// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "07/03/2021 17:13:53"

// 
// Device: Altera EP4CE115F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_processor (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	fast_clock,
	start_process,
	g1,
	g2,
	g3);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	fast_clock;
input 	start_process;
output 	g1;
output 	g2;
output 	g3;

// Design Ports Information
// g1	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g2	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g3	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fast_clock	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_process	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("matrix_multiplication_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \processor1|alu|Mult0|auto_generated|mac_out2~0 ;
wire \processor1|alu|Mult0|auto_generated|mac_out2~1 ;
wire \processor1|alu|Mult0|auto_generated|mac_out2~2 ;
wire \processor1|alu|Mult0|auto_generated|mac_out2~3 ;
wire \processor1|alu|Mult0|auto_generated|mac_out2~4 ;
wire \processor1|alu|Mult0|auto_generated|mac_out2~5 ;
wire \processor1|alu|Mult0|auto_generated|mac_out2~6 ;
wire \processor1|alu|Mult0|auto_generated|mac_out2~7 ;
wire \processor1|alu|Mult0|auto_generated|mac_out2~8 ;
wire \processor1|alu|Mult0|auto_generated|mac_out2~9 ;
wire \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \processor1|alu|Mult0|auto_generated|mac_out4~0 ;
wire \processor1|alu|Mult0|auto_generated|mac_out4~1 ;
wire \processor1|alu|Mult0|auto_generated|mac_out4~2 ;
wire \processor1|alu|Mult0|auto_generated|mac_out4~3 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~46 ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~17 ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~28_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~29_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~26_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~27_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~24_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~25_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~11_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~13_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~8_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~12_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~11_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \fast_clock~input_o ;
wire \fast_clock~inputclkctrl_outclk ;
wire \clock_divider1|counter~0_combout ;
wire \clock_divider1|counter~q ;
wire \clock_divider1|clockout~0_combout ;
wire \clock_divider1|clockout~q ;
wire \clock_divider1|clockout~clkctrl_outclk ;
wire \process_switch_buffer[0]~10_combout ;
wire \start_process~input_o ;
wire \process_switch_buffer[0]~12_combout ;
wire \process_switch_buffer[0]~11 ;
wire \process_switch_buffer[1]~13_combout ;
wire \process_switch_buffer[1]~14 ;
wire \process_switch_buffer[2]~15_combout ;
wire \process_switch_buffer[2]~16 ;
wire \process_switch_buffer[3]~17_combout ;
wire \process_switch_buffer[3]~18 ;
wire \process_switch_buffer[4]~19_combout ;
wire \process_switch_buffer[4]~20 ;
wire \process_switch_buffer[5]~21_combout ;
wire \process_switch_buffer[5]~22 ;
wire \process_switch_buffer[6]~23_combout ;
wire \process_switch_buffer[6]~24 ;
wire \process_switch_buffer[7]~25_combout ;
wire \process_switch_buffer[7]~26 ;
wire \process_switch_buffer[8]~27_combout ;
wire \Equal0~1_combout ;
wire \process_switch_buffer[8]~28 ;
wire \process_switch_buffer[9]~29_combout ;
wire \Equal0~0_combout ;
wire \Equal0~2_combout ;
wire \rst~0_combout ;
wire \rst~q ;
wire \processor1|ControlUnit|Mux5~0_combout ;
wire \processor1|ControlUnit|Mux5~1_combout ;
wire \processor1|ControlUnit|WideOr38~0_combout ;
wire \processor1|ControlUnit|Decoder2~8_combout ;
wire \processor1|ControlUnit|Mux6~0_combout ;
wire \processor1|ControlUnit|Decoder2~10_combout ;
wire \processor1|ControlUnit|Decoder2~4_combout ;
wire \processor1|ControlUnit|Mux6~1_combout ;
wire \processor1|ControlUnit|WideOr38~1_combout ;
wire \processor1|ControlUnit|WideOr38~1clkctrl_outclk ;
wire \processor1|AC|data_out[0]~24_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ;
wire \processor1|ControlUnit|WideOr22~2_combout ;
wire \processor1|ControlUnit|WideOr22~3_combout ;
wire \processor1|ControlUnit|WideOr22~0_combout ;
wire \processor1|ControlUnit|Decoder2~5_combout ;
wire \processor1|ControlUnit|Selector31~0_combout ;
wire \processor1|ControlUnit|Selector31~1_combout ;
wire \processor1|ControlUnit|Selector31~2_combout ;
wire \processor1|ControlUnit|Selector31~2clkctrl_outclk ;
wire \processor1|ControlUnit|WideOr19~3_combout ;
wire \processor1|ControlUnit|WideOr19~1_combout ;
wire \processor1|ControlUnit|WideOr19~0_combout ;
wire \processor1|ControlUnit|WideOr19~2_combout ;
wire \processor1|ControlUnit|WideOr19~4_combout ;
wire \processor1|ControlUnit|WideOr24~0_combout ;
wire \processor1|ControlUnit|WideOr24~1_combout ;
wire \processor1|ControlUnit|WideOr24~2_combout ;
wire \processor1|ControlUnit|WideOr24~3_combout ;
wire \processor1|ControlUnit|WideOr24~4_combout ;
wire \processor1|ControlUnit|WideOr18~2_combout ;
wire \processor1|ControlUnit|WideOr18~0_combout ;
wire \processor1|ControlUnit|WideOr18~1_combout ;
wire \processor1|ControlUnit|WideOr18~3_combout ;
wire \processor1|bus1|Mux23~12_combout ;
wire \processor1|ControlUnit|WideOr16~1_combout ;
wire \processor1|ControlUnit|WideOr3~2_combout ;
wire \processor1|ControlUnit|WideOr16~0_combout ;
wire \processor1|ControlUnit|WideOr16~2_combout ;
wire \processor1|bus1|Mux23~13_combout ;
wire \processor1|AR|Add0~0_combout ;
wire \processor1|bus1|Mux23~14_combout ;
wire \processor1|AR|data_out~4_combout ;
wire \processor1|ControlUnit|Selector40~0_combout ;
wire \processor1|ControlUnit|Selector40~1_combout ;
wire \processor1|ControlUnit|Selector40~1clkctrl_outclk ;
wire \processor1|ControlUnit|write_enable~0_combout ;
wire \processor1|ControlUnit|write_enable~1_combout ;
wire \processor1|AR|data_out[11]~1_combout ;
wire \processor1|AR|Add0~1 ;
wire \processor1|AR|Add0~2_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ;
wire \processor1|bus1|Mux22~8_combout ;
wire \processor1|ControlUnit|WideOr32~0_combout ;
wire \processor1|ControlUnit|WideOr32~1_combout ;
wire \processor1|ControlUnit|WideOr32~2_combout ;
wire \processor1|IR|data_out~17_combout ;
wire \processor1|ControlUnit|WideOr9~0_combout ;
wire \processor1|ControlUnit|WideOr9~1_combout ;
wire \processor1|ControlUnit|WideOr9~2_combout ;
wire \processor1|IR|data_out[7]~16_combout ;
wire \processor1|PC|Add0~0_combout ;
wire \processor1|PC|Add0~2_combout ;
wire \processor1|ControlUnit|Decoder2~11_combout ;
wire \processor1|PC|data_out[0]~0_combout ;
wire \processor1|IR|data_out~18_combout ;
wire \processor1|PC|Add0~1 ;
wire \processor1|PC|Add0~3_combout ;
wire \processor1|PC|Add0~5_combout ;
wire \processor1|PC|Add0~4 ;
wire \processor1|PC|Add0~6_combout ;
wire \processor1|IR|data_out~19_combout ;
wire \processor1|PC|Add0~8_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0_combout ;
wire \processor1|bus1|Mux20~8_combout ;
wire \processor1|AR|Add0~3 ;
wire \processor1|AR|Add0~5 ;
wire \processor1|AR|Add0~6_combout ;
wire \processor1|AR|data_out~7_combout ;
wire \processor1|AR|Add0~7 ;
wire \processor1|AR|Add0~8_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ;
wire \processor1|bus1|Mux19~8_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode967w[3]~0_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~17_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1000w[3]~0_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~19_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4_combout ;
wire \processor1|bus1|Mux18~8_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~21_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~23_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~25_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~27_combout ;
wire \processor1|bus1|Mux23~9_combout ;
wire \processor1|PC|Add0~7 ;
wire \processor1|PC|Add0~10 ;
wire \processor1|PC|Add0~12_combout ;
wire \processor1|IR|data_out~21_combout ;
wire \processor1|PC|Add0~14_combout ;
wire \processor1|IR|data_out~22_combout ;
wire \processor1|PC|Add0~13 ;
wire \processor1|PC|Add0~15_combout ;
wire \processor1|PC|Add0~17_combout ;
wire \processor1|PC|Add0~16 ;
wire \processor1|PC|Add0~18_combout ;
wire \processor1|IR|data_out~23_combout ;
wire \processor1|PC|Add0~20_combout ;
wire \processor1|bus1|Mux16~7_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~29_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~31_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~8_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~31_combout ;
wire \processor1|ControlUnit|Decoder2~13_combout ;
wire \processor1|reg_r3|Add0~0_combout ;
wire \processor1|reg_r3|data_out~0_combout ;
wire \processor1|reg_r3|data_out[0]~1_combout ;
wire \processor1|reg_r3|Add0~1 ;
wire \processor1|reg_r3|Add0~2_combout ;
wire \processor1|reg_r3|data_out~2_combout ;
wire \processor1|reg_r3|Add0~3 ;
wire \processor1|reg_r3|Add0~4_combout ;
wire \processor1|reg_r3|data_out~3_combout ;
wire \processor1|reg_r3|Add0~5 ;
wire \processor1|reg_r3|Add0~6_combout ;
wire \processor1|reg_r3|data_out~4_combout ;
wire \processor1|reg_r3|Add0~7 ;
wire \processor1|reg_r3|Add0~8_combout ;
wire \processor1|reg_r3|data_out~5_combout ;
wire \processor1|reg_r3|Add0~9 ;
wire \processor1|reg_r3|Add0~10_combout ;
wire \processor1|reg_r3|data_out~6_combout ;
wire \processor1|reg_r3|Add0~11 ;
wire \processor1|reg_r3|Add0~12_combout ;
wire \processor1|reg_r3|data_out~7_combout ;
wire \processor1|reg_r3|Add0~13 ;
wire \processor1|reg_r3|Add0~14_combout ;
wire \processor1|reg_r3|data_out~8_combout ;
wire \processor1|bus1|Mux16~3_combout ;
wire \processor1|ControlUnit|Decoder2~12_combout ;
wire \processor1|reg_r|Add0~0_combout ;
wire \processor1|reg_r|data_out~0_combout ;
wire \processor1|reg_r|data_out[6]~1_combout ;
wire \processor1|reg_r|Add0~1 ;
wire \processor1|reg_r|Add0~2_combout ;
wire \processor1|reg_r|data_out~2_combout ;
wire \processor1|reg_r|Add0~3 ;
wire \processor1|reg_r|Add0~4_combout ;
wire \processor1|reg_r|data_out~3_combout ;
wire \processor1|reg_r|Add0~5 ;
wire \processor1|reg_r|Add0~6_combout ;
wire \processor1|reg_r|data_out~4_combout ;
wire \processor1|reg_r|Add0~7 ;
wire \processor1|reg_r|Add0~8_combout ;
wire \processor1|reg_r|data_out~5_combout ;
wire \processor1|reg_r|Add0~9 ;
wire \processor1|reg_r|Add0~10_combout ;
wire \processor1|reg_r|data_out~6_combout ;
wire \processor1|reg_r|Add0~11 ;
wire \processor1|reg_r|Add0~12_combout ;
wire \processor1|reg_r|data_out~7_combout ;
wire \processor1|reg_r|Add0~13 ;
wire \processor1|reg_r|Add0~14_combout ;
wire \processor1|reg_r|data_out~8_combout ;
wire \processor1|bus1|Mux16~2_combout ;
wire \processor1|bus1|Mux16~4_combout ;
wire \processor1|bus1|Mux23~8_combout ;
wire \processor1|ControlUnit|Decoder2~9_combout ;
wire \processor1|STXZ|Add0~0_combout ;
wire \processor1|STXZ|data_out~0_combout ;
wire \processor1|STXZ|data_out[0]~1_combout ;
wire \processor1|STXZ|Add0~1 ;
wire \processor1|STXZ|Add0~2_combout ;
wire \processor1|STXZ|data_out~2_combout ;
wire \processor1|STXZ|Add0~3 ;
wire \processor1|STXZ|Add0~4_combout ;
wire \processor1|STXZ|data_out~3_combout ;
wire \processor1|STXZ|Add0~5 ;
wire \processor1|STXZ|Add0~6_combout ;
wire \processor1|STXZ|data_out~4_combout ;
wire \processor1|STXZ|Add0~7 ;
wire \processor1|STXZ|Add0~8_combout ;
wire \processor1|STXZ|data_out~5_combout ;
wire \processor1|STXZ|Add0~9 ;
wire \processor1|STXZ|Add0~10_combout ;
wire \processor1|STXZ|data_out~6_combout ;
wire \processor1|STXZ|Add0~11 ;
wire \processor1|STXZ|Add0~12_combout ;
wire \processor1|STXZ|data_out~7_combout ;
wire \processor1|STXZ|Add0~13 ;
wire \processor1|STXZ|Add0~14_combout ;
wire \processor1|STXZ|data_out~8_combout ;
wire \processor1|bus1|Mux16~0_combout ;
wire \processor1|bus1|Mux16~1_combout ;
wire \processor1|bus1|Mux16~5_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~29_combout ;
wire \processor1|bus1|Mux16~6_combout ;
wire \processor1|IR|data_out~24_combout ;
wire \processor1|PC|Add0~19 ;
wire \processor1|PC|Add0~21_combout ;
wire \processor1|PC|Add0~23_combout ;
wire \processor1|bus1|Mux17~0_combout ;
wire \processor1|bus1|Mux17~1_combout ;
wire \processor1|bus1|Mux23~4_combout ;
wire \processor1|bus1|Mux23~3_combout ;
wire \processor1|bus1|Mux17~2_combout ;
wire \processor1|bus1|Mux17~3_combout ;
wire \processor1|bus1|Mux17~4_combout ;
wire \processor1|bus1|Mux17~5_combout ;
wire \processor1|bus1|Mux17~6_combout ;
wire \processor1|bus1|Mux17~7_combout ;
wire \processor1|bus1|Mux17~8_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~25_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~27_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~17_combout ;
wire \processor1|bus1|Mux19~2_combout ;
wire \processor1|bus1|Mux19~3_combout ;
wire \processor1|bus1|Mux19~4_combout ;
wire \processor1|bus1|Mux19~5_combout ;
wire \processor1|bus1|Mux19~0_combout ;
wire \processor1|bus1|Mux19~1_combout ;
wire \processor1|bus1|Mux19~6_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~19_combout ;
wire \processor1|bus1|Mux19~7_combout ;
wire \processor1|AR|data_out~8_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~13_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~15_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~15_combout ;
wire \processor1|bus1|Mux20~2_combout ;
wire \processor1|bus1|Mux20~3_combout ;
wire \processor1|bus1|Mux20~4_combout ;
wire \processor1|bus1|Mux20~5_combout ;
wire \processor1|bus1|Mux20~0_combout ;
wire \processor1|bus1|Mux20~1_combout ;
wire \processor1|bus1|Mux20~6_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~13_combout ;
wire \processor1|bus1|Mux20~7_combout ;
wire \processor1|IR|data_out~20_combout ;
wire \processor1|PC|Add0~9_combout ;
wire \processor1|PC|Add0~11_combout ;
wire \processor1|bus1|Mux21~0_combout ;
wire \processor1|bus1|Mux21~1_combout ;
wire \processor1|bus1|Mux21~2_combout ;
wire \processor1|bus1|Mux21~3_combout ;
wire \processor1|bus1|Mux21~4_combout ;
wire \processor1|bus1|Mux21~5_combout ;
wire \processor1|bus1|Mux21~6_combout ;
wire \processor1|bus1|Mux21~8_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~11_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~9_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~11_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~9_combout ;
wire \processor1|bus1|Mux21~7_combout ;
wire \processor1|AR|Add0~4_combout ;
wire \processor1|AR|data_out~6_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~5_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~7_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~7_combout ;
wire \processor1|bus1|Mux22~2_combout ;
wire \processor1|bus1|Mux22~3_combout ;
wire \processor1|bus1|Mux22~4_combout ;
wire \processor1|bus1|Mux22~5_combout ;
wire \processor1|bus1|Mux22~0_combout ;
wire \processor1|bus1|Mux22~1_combout ;
wire \processor1|bus1|Mux22~6_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~5_combout ;
wire \processor1|bus1|Mux22~7_combout ;
wire \processor1|AR|data_out~5_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~1_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~3_combout ;
wire \processor1|bus1|Mux23~2_combout ;
wire \processor1|bus1|Mux23~5_combout ;
wire \processor1|bus1|Mux23~6_combout ;
wire \processor1|bus1|Mux23~7_combout ;
wire \processor1|bus1|Mux23~0_combout ;
wire \processor1|bus1|Mux23~1_combout ;
wire \processor1|bus1|Mux23~10_combout ;
wire \processor1|bus1|Mux23~11_combout ;
wire \processor1|ControlUnit|WideOr34~0_combout ;
wire \processor1|ControlUnit|WideOr34~2_combout ;
wire \processor1|ControlUnit|WideOr34~1_combout ;
wire \processor1|ControlUnit|WideOr34~3_combout ;
wire \processor1|alu|Add1~0_combout ;
wire \processor1|ControlUnit|alu~0_combout ;
wire \processor1|ControlUnit|alu~1_combout ;
wire \processor1|alu|Add0~0_combout ;
wire \processor1|alu|Mux1~0_combout ;
wire \processor1|AC|data_out[7]~47 ;
wire \processor1|AC|data_out[8]~49_combout ;
wire \processor1|AC|data_out[8]~50 ;
wire \processor1|AC|data_out[9]~52_combout ;
wire \processor1|ControlUnit|WideOr3~3_combout ;
wire \processor1|ControlUnit|WideOr3~4_combout ;
wire \processor1|alu|Add0~1 ;
wire \processor1|alu|Add0~3 ;
wire \processor1|alu|Add0~5 ;
wire \processor1|alu|Add0~7 ;
wire \processor1|alu|Add0~9 ;
wire \processor1|alu|Add0~11 ;
wire \processor1|alu|Add0~13 ;
wire \processor1|alu|Add0~15 ;
wire \processor1|alu|Add0~17 ;
wire \processor1|alu|Add0~18_combout ;
wire \processor1|AC|data_out[16]~74 ;
wire \processor1|AC|data_out[17]~76_combout ;
wire \processor1|alu|Mux24~0_combout ;
wire \processor1|alu|Add0~19 ;
wire \processor1|alu|Add0~21 ;
wire \processor1|alu|Add0~23 ;
wire \processor1|alu|Add0~25 ;
wire \processor1|alu|Add0~27 ;
wire \processor1|alu|Add0~29 ;
wire \processor1|alu|Add0~31 ;
wire \processor1|alu|Add0~33 ;
wire \processor1|alu|Add0~34_combout ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~0 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~1 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~2 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~3 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~4 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~5 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~6 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~7 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~8 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~9 ;
wire \processor1|alu|Mux24~1_combout ;
wire \processor1|alu|Add1~1 ;
wire \processor1|alu|Add1~3 ;
wire \processor1|alu|Add1~5 ;
wire \processor1|alu|Add1~7 ;
wire \processor1|alu|Add1~9 ;
wire \processor1|alu|Add1~11 ;
wire \processor1|alu|Add1~13 ;
wire \processor1|alu|Add1~15 ;
wire \processor1|alu|Add1~17 ;
wire \processor1|alu|Add1~19 ;
wire \processor1|alu|Add1~21 ;
wire \processor1|alu|Add1~23 ;
wire \processor1|alu|Add1~25 ;
wire \processor1|alu|Add1~27 ;
wire \processor1|alu|Add1~29 ;
wire \processor1|alu|Add1~31 ;
wire \processor1|alu|Add1~33 ;
wire \processor1|alu|Add1~34_combout ;
wire \processor1|alu|Mux24~2_combout ;
wire \processor1|alu|Mux18~0_combout ;
wire \processor1|alu|Mux18~combout ;
wire \processor1|alu|Mux25~0_combout ;
wire \processor1|alu|Mux25~0clkctrl_outclk ;
wire \processor1|AC|data_out~78_combout ;
wire \rst~clkctrl_outclk ;
wire \processor1|ControlUnit|WideOr12~0_combout ;
wire \processor1|ControlUnit|Decoder2~7_combout ;
wire \processor1|ControlUnit|WideOr12~2_combout ;
wire \processor1|ControlUnit|WideOr12~1_combout ;
wire \processor1|ControlUnit|WideOr12~3_combout ;
wire \processor1|AC|data_out[6]~27_combout ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \processor1|alu|Mux10~0_combout ;
wire \processor1|alu|Add1~18_combout ;
wire \processor1|alu|Mux10~1_combout ;
wire \processor1|alu|Mux10~2_combout ;
wire \processor1|AC|data_out~54_combout ;
wire \processor1|AC|data_out[9]~53 ;
wire \processor1|AC|data_out[10]~55_combout ;
wire \processor1|AC|data_out[17]~77 ;
wire \processor1|AC|data_out[18]~79_combout ;
wire \processor1|alu|Add1~35 ;
wire \processor1|alu|Add1~36_combout ;
wire \processor1|alu|Mux19~0_combout ;
wire \processor1|alu|Add0~35 ;
wire \processor1|alu|Add0~36_combout ;
wire \processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \processor1|AC|data_out[18]~80 ;
wire \processor1|AC|data_out[19]~82_combout ;
wire \processor1|AC|data_out[19]~83 ;
wire \processor1|AC|data_out[20]~85_combout ;
wire \processor1|alu|Add1~37 ;
wire \processor1|alu|Add1~39 ;
wire \processor1|alu|Add1~40_combout ;
wire \processor1|alu|Mux21~0_combout ;
wire \processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \processor1|AC|data_out[20]~86 ;
wire \processor1|AC|data_out[21]~88_combout ;
wire \processor1|AC|data_out[21]~89 ;
wire \processor1|AC|data_out[22]~91_combout ;
wire \processor1|alu|Add0~37 ;
wire \processor1|alu|Add0~39 ;
wire \processor1|alu|Add0~41 ;
wire \processor1|alu|Add0~43 ;
wire \processor1|alu|Add0~44_combout ;
wire \processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \processor1|AC|data_out[22]~92 ;
wire \processor1|AC|data_out[23]~94_combout ;
wire \processor1|alu|Add1~41 ;
wire \processor1|alu|Add1~43 ;
wire \processor1|alu|Add1~45 ;
wire \processor1|alu|Add1~46_combout ;
wire \processor1|alu|Mux24~3_combout ;
wire \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult3~0 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult3~1 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult3~2 ;
wire \processor1|alu|Mult0|auto_generated|mac_mult3~3 ;
wire \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \processor1|alu|Mult0|auto_generated|op_1~1 ;
wire \processor1|alu|Mult0|auto_generated|op_1~3 ;
wire \processor1|alu|Mult0|auto_generated|op_1~5 ;
wire \processor1|alu|Mult0|auto_generated|op_1~7 ;
wire \processor1|alu|Mult0|auto_generated|op_1~9 ;
wire \processor1|alu|Mult0|auto_generated|op_1~10_combout ;
wire \processor1|alu|Add0~45 ;
wire \processor1|alu|Add0~46_combout ;
wire \processor1|alu|Mux24~combout ;
wire \processor1|AC|data_out~96_combout ;
wire \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \processor1|alu|Mult0|auto_generated|op_1~8_combout ;
wire \processor1|alu|Add1~44_combout ;
wire \processor1|alu|Mux23~0_combout ;
wire \processor1|alu|Mux23~combout ;
wire \processor1|AC|data_out~93_combout ;
wire \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \processor1|alu|Mult0|auto_generated|op_1~6_combout ;
wire \processor1|alu|Add1~42_combout ;
wire \processor1|alu|Mux22~0_combout ;
wire \processor1|alu|Add0~42_combout ;
wire \processor1|alu|Mux22~combout ;
wire \processor1|AC|data_out~90_combout ;
wire \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \processor1|alu|Mult0|auto_generated|op_1~4_combout ;
wire \processor1|alu|Add0~40_combout ;
wire \processor1|alu|Mux21~combout ;
wire \processor1|AC|data_out~87_combout ;
wire \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \processor1|alu|Mult0|auto_generated|op_1~2_combout ;
wire \processor1|alu|Add0~38_combout ;
wire \processor1|alu|Add1~38_combout ;
wire \processor1|alu|Mux20~0_combout ;
wire \processor1|alu|Mux20~combout ;
wire \processor1|AC|data_out~84_combout ;
wire \processor1|alu|Mult0|auto_generated|mac_mult3~dataout ;
wire \processor1|alu|Mult0|auto_generated|mac_out4~dataout ;
wire \processor1|alu|Mult0|auto_generated|op_1~0_combout ;
wire \processor1|alu|Mux19~combout ;
wire \processor1|AC|data_out~81_combout ;
wire \processor1|alu|Add1~20_combout ;
wire \processor1|alu|Add0~20_combout ;
wire \processor1|alu|Mux11~0_combout ;
wire \processor1|alu|Mux11~1_combout ;
wire \processor1|alu|Mux11~2_combout ;
wire \processor1|AC|data_out~57_combout ;
wire \processor1|AC|data_out[10]~56 ;
wire \processor1|AC|data_out[11]~58_combout ;
wire \processor1|alu|Add0~22_combout ;
wire \processor1|alu|Mux12~0_combout ;
wire \processor1|alu|Add1~22_combout ;
wire \processor1|alu|Mux12~1_combout ;
wire \processor1|alu|Mux12~2_combout ;
wire \processor1|AC|data_out~60_combout ;
wire \processor1|AC|data_out[11]~59 ;
wire \processor1|AC|data_out[12]~61_combout ;
wire \processor1|alu|Add0~24_combout ;
wire \processor1|alu|Mux13~0_combout ;
wire \processor1|alu|Add1~24_combout ;
wire \processor1|alu|Mux13~1_combout ;
wire \processor1|alu|Mux13~2_combout ;
wire \processor1|AC|data_out~63_combout ;
wire \processor1|AC|data_out[12]~62 ;
wire \processor1|AC|data_out[13]~64_combout ;
wire \processor1|alu|Add1~26_combout ;
wire \processor1|alu|Add0~26_combout ;
wire \processor1|alu|Mux14~0_combout ;
wire \processor1|alu|Mux14~1_combout ;
wire \processor1|alu|Mux14~2_combout ;
wire \processor1|AC|data_out~66_combout ;
wire \processor1|AC|data_out[13]~65 ;
wire \processor1|AC|data_out[14]~67_combout ;
wire \processor1|alu|Add1~28_combout ;
wire \processor1|alu|Add0~28_combout ;
wire \processor1|alu|Mux15~0_combout ;
wire \processor1|alu|Mux15~1_combout ;
wire \processor1|alu|Mux15~2_combout ;
wire \processor1|AC|data_out~69_combout ;
wire \processor1|AC|data_out[14]~68 ;
wire \processor1|AC|data_out[15]~70_combout ;
wire \processor1|alu|Add1~30_combout ;
wire \processor1|alu|Add0~30_combout ;
wire \processor1|alu|Mux16~0_combout ;
wire \processor1|alu|Mux16~1_combout ;
wire \processor1|alu|Mux16~2_combout ;
wire \processor1|AC|data_out~72_combout ;
wire \processor1|AC|data_out[15]~71 ;
wire \processor1|AC|data_out[16]~73_combout ;
wire \processor1|alu|Add1~32_combout ;
wire \processor1|alu|Mux17~0_combout ;
wire \processor1|alu|Add0~32_combout ;
wire \processor1|alu|Mux17~combout ;
wire \processor1|AC|data_out~75_combout ;
wire \processor1|alu|Add0~16_combout ;
wire \processor1|alu|Add1~16_combout ;
wire \processor1|alu|Mux9~0_combout ;
wire \processor1|alu|Mux9~1_combout ;
wire \processor1|alu|Mux9~2_combout ;
wire \processor1|AC|data_out~51_combout ;
wire \processor1|alu|Mult0|auto_generated|mac_mult1~dataout ;
wire \processor1|alu|Mux1~1_combout ;
wire \processor1|alu|Mux1~2_combout ;
wire \processor1|AC|data_out~26_combout ;
wire \processor1|AC|data_out[0]~25 ;
wire \processor1|AC|data_out[1]~28_combout ;
wire \processor1|alu|Add1~2_combout ;
wire \processor1|alu|Add0~2_combout ;
wire \processor1|alu|Mux2~0_combout ;
wire \processor1|alu|Mux2~1_combout ;
wire \processor1|alu|Mux2~2_combout ;
wire \processor1|AC|data_out~30_combout ;
wire \processor1|AC|data_out[1]~29 ;
wire \processor1|AC|data_out[2]~31_combout ;
wire \processor1|alu|Add1~4_combout ;
wire \processor1|alu|Add0~4_combout ;
wire \processor1|alu|Mux3~0_combout ;
wire \processor1|alu|Mux3~1_combout ;
wire \processor1|alu|Mux3~2_combout ;
wire \processor1|AC|data_out~33_combout ;
wire \processor1|AC|data_out[2]~32 ;
wire \processor1|AC|data_out[3]~34_combout ;
wire \processor1|alu|Add1~6_combout ;
wire \processor1|alu|Add0~6_combout ;
wire \processor1|alu|Mux4~0_combout ;
wire \processor1|alu|Mux4~1_combout ;
wire \processor1|alu|Mux4~2_combout ;
wire \processor1|AC|data_out~36_combout ;
wire \processor1|AC|data_out[3]~35 ;
wire \processor1|AC|data_out[4]~37_combout ;
wire \processor1|alu|Add0~8_combout ;
wire \processor1|alu|Mux5~0_combout ;
wire \processor1|alu|Add1~8_combout ;
wire \processor1|alu|Mux5~1_combout ;
wire \processor1|alu|Mux5~2_combout ;
wire \processor1|AC|data_out~39_combout ;
wire \processor1|AC|data_out[4]~38 ;
wire \processor1|AC|data_out[5]~40_combout ;
wire \processor1|alu|Add0~10_combout ;
wire \processor1|alu|Add1~10_combout ;
wire \processor1|alu|Mux6~0_combout ;
wire \processor1|alu|Mux6~1_combout ;
wire \processor1|alu|Mux6~2_combout ;
wire \processor1|AC|data_out~42_combout ;
wire \processor1|AC|data_out[5]~41 ;
wire \processor1|AC|data_out[6]~43_combout ;
wire \processor1|alu|Add1~12_combout ;
wire \processor1|alu|Add0~12_combout ;
wire \processor1|alu|Mux7~0_combout ;
wire \processor1|alu|Mux7~1_combout ;
wire \processor1|alu|Mux7~2_combout ;
wire \processor1|AC|data_out~45_combout ;
wire \processor1|AC|data_out[6]~44 ;
wire \processor1|AC|data_out[7]~46_combout ;
wire \processor1|alu|Add0~14_combout ;
wire \processor1|alu|Add1~14_combout ;
wire \processor1|alu|Mux8~0_combout ;
wire \processor1|alu|Mux8~1_combout ;
wire \processor1|alu|Mux8~2_combout ;
wire \processor1|AC|data_out~48_combout ;
wire \processor1|alu|Equal3~1_combout ;
wire \processor1|alu|Mux0~0_combout ;
wire \processor1|alu|Mux0~1_combout ;
wire \processor1|alu|Equal3~0_combout ;
wire \processor1|alu|Mux0~2_combout ;
wire \processor1|alu|Equal3~3_combout ;
wire \processor1|alu|Equal3~2_combout ;
wire \processor1|alu|Equal3~4_combout ;
wire \processor1|alu|Equal1~6_combout ;
wire \processor1|alu|Equal1~3_combout ;
wire \processor1|alu|Equal1~1_combout ;
wire \processor1|alu|Equal1~2_combout ;
wire \processor1|alu|Equal1~0_combout ;
wire \processor1|alu|Equal1~4_combout ;
wire \processor1|alu|Equal1~5_combout ;
wire \processor1|alu|Equal1~7_combout ;
wire \processor1|alu|Equal0~0_combout ;
wire \processor1|alu|Equal0~2_combout ;
wire \processor1|alu|Equal0~3_combout ;
wire \processor1|alu|Equal0~4_combout ;
wire \processor1|alu|Equal0~1_combout ;
wire \processor1|alu|Equal0~5_combout ;
wire \processor1|alu|Equal0~6_combout ;
wire \processor1|alu|Equal0~7_combout ;
wire \processor1|alu|Mux0~3_combout ;
wire \processor1|alu|Equal2~5_combout ;
wire \processor1|alu|Equal2~6_combout ;
wire \processor1|alu|Equal2~3_combout ;
wire \processor1|alu|Equal2~1_combout ;
wire \processor1|alu|Equal2~2_combout ;
wire \processor1|alu|Equal2~0_combout ;
wire \processor1|alu|Equal2~4_combout ;
wire \processor1|alu|Equal2~7_combout ;
wire \processor1|alu|Mux0~4_combout ;
wire \processor1|alu|Mux0~5_combout ;
wire \processor1|alu|Z~combout ;
wire \processor1|ControlUnit|Mux0~2_combout ;
wire \processor1|ControlUnit|Mux0~3_combout ;
wire \processor1|ControlUnit|Mux0~4_combout ;
wire \processor1|ControlUnit|Mux0~1_combout ;
wire \processor1|ControlUnit|Mux0~5_combout ;
wire \processor1|ControlUnit|Mux0~6_combout ;
wire \processor1|ControlUnit|Decoder2~6_combout ;
wire \processor1|ControlUnit|Mux0~0_combout ;
wire \processor1|ControlUnit|Mux2~0_combout ;
wire \processor1|ControlUnit|Mux2~1_combout ;
wire \processor1|ControlUnit|Mux2~2_combout ;
wire \processor1|ControlUnit|Mux2~3_combout ;
wire \processor1|ControlUnit|Mux4~0_combout ;
wire \processor1|ControlUnit|Mux4~1_combout ;
wire \processor1|ControlUnit|Mux4~2_combout ;
wire \processor1|ControlUnit|Mux4~3_combout ;
wire \processor1|ControlUnit|Mux3~1_combout ;
wire \processor1|ControlUnit|Mux3~0_combout ;
wire \processor1|ControlUnit|Mux3~2_combout ;
wire \processor1|ControlUnit|Mux3~3_combout ;
wire \processor1|ControlUnit|WideOr22~1_combout ;
wire \processor1|AR|Add0~29 ;
wire \processor1|AR|Add0~30_combout ;
wire \processor1|AR|data_out~2_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~21_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~23_combout ;
wire \processor1|bus1|Mux18~2_combout ;
wire \processor1|bus1|Mux18~3_combout ;
wire \processor1|bus1|Mux18~4_combout ;
wire \processor1|bus1|Mux18~5_combout ;
wire \processor1|bus1|Mux18~0_combout ;
wire \processor1|bus1|Mux18~1_combout ;
wire \processor1|bus1|Mux18~6_combout ;
wire \processor1|bus1|Mux18~7_combout ;
wire \processor1|AR|Add0~9 ;
wire \processor1|AR|Add0~10_combout ;
wire \processor1|AR|data_out~9_combout ;
wire \processor1|AR|Add0~11 ;
wire \processor1|AR|Add0~12_combout ;
wire \processor1|AR|data_out~10_combout ;
wire \processor1|AR|Add0~13 ;
wire \processor1|AR|Add0~14_combout ;
wire \processor1|AR|data_out~11_combout ;
wire \processor1|AR|Add0~15 ;
wire \processor1|AR|Add0~16_combout ;
wire \processor1|AR|data_out~12_combout ;
wire \processor1|AR|Add0~17 ;
wire \processor1|AR|Add0~18_combout ;
wire \processor1|AR|data_out~13_combout ;
wire \processor1|AR|Add0~19 ;
wire \processor1|AR|Add0~20_combout ;
wire \processor1|AR|data_out~14_combout ;
wire \processor1|AR|Add0~21 ;
wire \processor1|AR|Add0~22_combout ;
wire \processor1|AR|data_out~15_combout ;
wire \processor1|AR|Add0~23 ;
wire \processor1|AR|Add0~24_combout ;
wire \processor1|AR|data_out~16_combout ;
wire \processor1|AR|Add0~25 ;
wire \processor1|AR|Add0~26_combout ;
wire \processor1|AR|data_out~0_combout ;
wire \processor1|AR|Add0~27 ;
wire \processor1|AR|Add0~28_combout ;
wire \processor1|AR|data_out~3_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~1_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout ;
wire \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~3_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \datamemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TDO ;
wire [7:0] \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [15:0] \processor1|reg_r3|data_out ;
wire [15:0] \instructionmemory|altsyncram_component|auto_generated|q_a ;
wire [15:0] \processor1|reg_r|data_out ;
wire [15:0] \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [23:0] \processor1|AC|data_out ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [15:0] \processor1|AR|data_out ;
wire [15:0] \processor1|STXZ|data_out ;
wire [7:0] \processor1|PC|data_out ;
wire [3:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode949w ;
wire [9:0] process_switch_buffer;
wire [32:0] \processor1|alu|Mult0|auto_generated|w153w ;
wire [2:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [6:0] \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [3:0] \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [3:0] \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [3:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w ;
wire [2:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a ;
wire [15:0] \processor1|IR|data_out ;
wire [3:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w ;
wire [0:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [3:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w ;
wire [5:0] \processor1|ControlUnit|CONTROL_COMMAND ;
wire [3:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w ;
wire [3:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w ;
wire [4:0] \processor1|ControlUnit|read_enable ;
wire [3:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w ;
wire [2:0] \processor1|ControlUnit|alu ;
wire [3:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w ;
wire [3:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w ;
wire [6:0] \processor1|ControlUnit|increment ;
wire [16:0] \processor1|ControlUnit|write_enable ;
wire [23:0] \processor1|alu|C_out ;
wire [5:0] \processor1|ControlUnit|NEXT_COMMAND ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [8:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [17:0] \instructionmemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [35:0] \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [17:0] \processor1|alu|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [17:0] \processor1|alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \instructionmemory|altsyncram_component|auto_generated|q_a [0] = \instructionmemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \instructionmemory|altsyncram_component|auto_generated|q_a [1] = \instructionmemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \instructionmemory|altsyncram_component|auto_generated|q_a [2] = \instructionmemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \instructionmemory|altsyncram_component|auto_generated|q_a [3] = \instructionmemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \instructionmemory|altsyncram_component|auto_generated|q_a [4] = \instructionmemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \instructionmemory|altsyncram_component|auto_generated|q_a [5] = \instructionmemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \instructionmemory|altsyncram_component|auto_generated|q_a [6] = \instructionmemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \instructionmemory|altsyncram_component|auto_generated|q_a [7] = \instructionmemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \processor1|alu|Mult0|auto_generated|mac_out2~0  = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \processor1|alu|Mult0|auto_generated|mac_out2~1  = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \processor1|alu|Mult0|auto_generated|mac_out2~2  = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \processor1|alu|Mult0|auto_generated|mac_out2~3  = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \processor1|alu|Mult0|auto_generated|mac_out2~4  = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \processor1|alu|Mult0|auto_generated|mac_out2~5  = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \processor1|alu|Mult0|auto_generated|mac_out2~6  = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \processor1|alu|Mult0|auto_generated|mac_out2~7  = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \processor1|alu|Mult0|auto_generated|mac_out2~8  = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \processor1|alu|Mult0|auto_generated|mac_out2~9  = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \processor1|alu|Mult0|auto_generated|w153w [0] = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \processor1|alu|Mult0|auto_generated|w153w [1] = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \processor1|alu|Mult0|auto_generated|w153w [2] = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \processor1|alu|Mult0|auto_generated|w153w [3] = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \processor1|alu|Mult0|auto_generated|w153w [4] = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \processor1|alu|Mult0|auto_generated|w153w [5] = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \processor1|alu|Mult0|auto_generated|w153w [6] = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \processor1|alu|Mult0|auto_generated|w153w [7] = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \processor1|alu|Mult0|auto_generated|w153w [8] = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \processor1|alu|Mult0|auto_generated|w153w [9] = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \processor1|alu|Mult0|auto_generated|w153w [10] = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \processor1|alu|Mult0|auto_generated|w153w [11] = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \processor1|alu|Mult0|auto_generated|w153w [12] = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \processor1|alu|Mult0|auto_generated|w153w [13] = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \processor1|alu|Mult0|auto_generated|w153w [14] = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \processor1|alu|Mult0|auto_generated|w153w [15] = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \processor1|alu|Mult0|auto_generated|w153w [16] = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \processor1|alu|Mult0|auto_generated|w153w [17] = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT18  = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT19  = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT20  = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT21  = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT22  = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT23  = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT24  = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT25  = \processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \processor1|alu|Mult0|auto_generated|mac_mult1~0  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~1  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~2  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~3  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~4  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~5  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~6  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~7  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~8  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~9  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~dataout  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT1  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT2  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT3  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT4  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT5  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT6  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT7  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT8  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT9  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT10  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT11  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT12  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT13  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT14  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT15  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT16  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT17  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT18  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT19  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT20  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT21  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT22  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT23  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT24  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT25  = \processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \processor1|alu|Mult0|auto_generated|mac_out4~0  = \processor1|alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \processor1|alu|Mult0|auto_generated|mac_out4~1  = \processor1|alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \processor1|alu|Mult0|auto_generated|mac_out4~2  = \processor1|alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \processor1|alu|Mult0|auto_generated|mac_out4~3  = \processor1|alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \processor1|alu|Mult0|auto_generated|mac_out4~dataout  = \processor1|alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT1  = \processor1|alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT2  = \processor1|alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT3  = \processor1|alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT4  = \processor1|alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT5  = \processor1|alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT6  = \processor1|alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT7  = \processor1|alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT8  = \processor1|alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT9  = \processor1|alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT10  = \processor1|alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT11  = \processor1|alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT12  = \processor1|alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT13  = \processor1|alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];

assign \processor1|alu|Mult0|auto_generated|mac_mult3~0  = \processor1|alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \processor1|alu|Mult0|auto_generated|mac_mult3~1  = \processor1|alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \processor1|alu|Mult0|auto_generated|mac_mult3~2  = \processor1|alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \processor1|alu|Mult0|auto_generated|mac_mult3~3  = \processor1|alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \processor1|alu|Mult0|auto_generated|mac_mult3~dataout  = \processor1|alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT1  = \processor1|alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT2  = \processor1|alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT3  = \processor1|alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT4  = \processor1|alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT5  = \processor1|alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT6  = \processor1|alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT7  = \processor1|alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT8  = \processor1|alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT9  = \processor1|alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT10  = \processor1|alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT11  = \processor1|alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT12  = \processor1|alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT13  = \processor1|alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];

// Location: LCCOMB_X46_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \g1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g1),
	.obar());
// synopsys translate_off
defparam \g1~output .bus_hold = "false";
defparam \g1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \g2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g2),
	.obar());
// synopsys translate_off
defparam \g2~output .bus_hold = "false";
defparam \g2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \g3~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g3),
	.obar());
// synopsys translate_off
defparam \g3~output .bus_hold = "false";
defparam \g3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N1
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N1
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N1
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N1
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y37_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: CLKCTRL_G3
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hC8C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y39_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hC8C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y40_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y40_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y40_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 .lut_mask = 16'hBAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hA50A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y39_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y39_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hC3C3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y39_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .lut_mask = 16'hFFEF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 .lut_mask = 16'hCD05;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h00B0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h1331;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hF4F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 .lut_mask = 16'hFAEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h5044;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h5044;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'h5444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N0
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 (
	.dataa(gnd),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16_combout ),
	.cout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~17 ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 .lut_mask = 16'h33CC;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N10
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N4
cycloneive_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hA080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'hC1E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h0088;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .lut_mask = 16'hC000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'hF878;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h0303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'hD850;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y40_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N2
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 (
	.dataa(gnd),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~17 ),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ),
	.cout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 .lut_mask = 16'h3C3F;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N4
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 (
	.dataa(gnd),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ),
	.cout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 .lut_mask = 16'hC30C;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 16'hFABA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N14
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'hEE40;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'hF780;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'h004C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hBA10;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N6
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0800;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N15
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 16'hB830;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .lut_mask = 16'hF870;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 16'h8800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N26
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~5 .lut_mask = 16'h0800;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N20
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h4000;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N10
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_1~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .lut_mask = 16'h0033;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N8
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'hFBFF;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N24
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h52D2;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N25
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N10
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h52F0;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N11
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N12
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h43C3;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N13
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N4
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h2000;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N22
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18 .lut_mask = 16'hFEFE;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N5
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N6
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 (
	.dataa(gnd),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ),
	.cout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 .lut_mask = 16'h3C3F;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y39_N7
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N8
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 (
	.dataa(gnd),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ),
	.cout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 .lut_mask = 16'hC30C;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y39_N9
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N10
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 (
	.dataa(gnd),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ),
	.cout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 .lut_mask = 16'h3C3F;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y39_N11
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N12
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 (
	.dataa(gnd),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ),
	.cout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 .lut_mask = 16'hC30C;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N14
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 (
	.dataa(gnd),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ),
	.cout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 .lut_mask = 16'h3C3F;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N16
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ),
	.cout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 .lut_mask = 16'hA50A;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N18
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ),
	.cout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 .lut_mask = 16'h5A5F;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N20
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ),
	.cout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 .lut_mask = 16'hA50A;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N22
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ),
	.cout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 .lut_mask = 16'h5A5F;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N24
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ),
	.cout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 .lut_mask = 16'hA50A;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N26
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ),
	.cout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 .lut_mask = 16'h5A5F;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N28
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ),
	.cout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~46 ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 .lut_mask = 16'hA50A;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N30
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~46 ),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47 .lut_mask = 16'h5A5A;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y39_N31
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N29
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N27
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N25
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N23
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N21
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N19
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N17
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N15
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N13
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N22
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hF0F0;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N23
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 16'hA820;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N12
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N13
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'hE2E2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N18
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N19
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N16
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N17
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N8
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFAA;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N11
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hE2E2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N24
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'h00F0;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N25
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N1
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16_combout ),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N3
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N4
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N5
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hFFEE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y39_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y39_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h00CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y39_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y39_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h0E02;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hE2E2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .lut_mask = 16'h3C3C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y39_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~11 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~11_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 .lut_mask = 16'hCD05;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y39_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y39_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y39_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y39_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~28 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~28 .lut_mask = 16'h8368;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~29 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~28_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~29 .lut_mask = 16'h7310;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h00C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y39_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~20 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~20_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~21 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~29_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~21_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~26 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~26 .lut_mask = 16'h4230;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~27 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~26_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~27 .lut_mask = 16'h0D4E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~27_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~21_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~24 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~24 .lut_mask = 16'hB22C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~25 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~24_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~25 .lut_mask = 16'h2262;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~21_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~25_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22 .lut_mask = 16'h7C61;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23 .lut_mask = 16'h0C84;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~21_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y39_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y39_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hEAC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h0A08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y39_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'hF0F2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'h000A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hAA20;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N12
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .lut_mask = 16'hAA00;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N2
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~8_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .lut_mask = 16'h0440;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N8
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0 .lut_mask = 16'h4440;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N22
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~11 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~11 .lut_mask = 16'hD222;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N3
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N8
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1 .lut_mask = 16'h7788;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N24
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~8_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~13_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~13 .lut_mask = 16'h40C0;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N25
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N28
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .lut_mask = 16'h78F0;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N0
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~8_combout ),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .lut_mask = 16'h7000;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N1
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N14
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~8 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~8 .lut_mask = 16'hBFFF;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N6
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~8_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~12_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~12 .lut_mask = 16'h040C;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N7
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N4
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h000F;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N12
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h0020;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N24
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h3320;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N28
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~11 .lut_mask = 16'h66CC;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N25
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N26
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'hF000;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N6
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h2230;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N7
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N18
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h0010;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N10
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h3320;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N11
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N26
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h8040;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N0
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h3320;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N1
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N24
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N25
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N30
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0800;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N8
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3] (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3] = (!\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (\datamemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3] .lut_mask = 16'h4000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \fast_clock~input (
	.i(fast_clock),
	.ibar(gnd),
	.o(\fast_clock~input_o ));
// synopsys translate_off
defparam \fast_clock~input .bus_hold = "false";
defparam \fast_clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \fast_clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\fast_clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\fast_clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \fast_clock~inputclkctrl .clock_type = "global clock";
defparam \fast_clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N10
cycloneive_lcell_comb \clock_divider1|counter~0 (
// Equation(s):
// \clock_divider1|counter~0_combout  = !\clock_divider1|counter~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_divider1|counter~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_divider1|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider1|counter~0 .lut_mask = 16'h0F0F;
defparam \clock_divider1|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N11
dffeas \clock_divider1|counter (
	.clk(\fast_clock~inputclkctrl_outclk ),
	.d(\clock_divider1|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider1|counter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider1|counter .is_wysiwyg = "true";
defparam \clock_divider1|counter .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N8
cycloneive_lcell_comb \clock_divider1|clockout~0 (
// Equation(s):
// \clock_divider1|clockout~0_combout  = \clock_divider1|clockout~q  $ (\clock_divider1|counter~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_divider1|clockout~q ),
	.datad(\clock_divider1|counter~q ),
	.cin(gnd),
	.combout(\clock_divider1|clockout~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider1|clockout~0 .lut_mask = 16'h0FF0;
defparam \clock_divider1|clockout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N9
dffeas \clock_divider1|clockout (
	.clk(\fast_clock~inputclkctrl_outclk ),
	.d(\clock_divider1|clockout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider1|clockout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider1|clockout .is_wysiwyg = "true";
defparam \clock_divider1|clockout .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \clock_divider1|clockout~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock_divider1|clockout~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_divider1|clockout~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_divider1|clockout~clkctrl .clock_type = "global clock";
defparam \clock_divider1|clockout~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N8
cycloneive_lcell_comb \process_switch_buffer[0]~10 (
// Equation(s):
// \process_switch_buffer[0]~10_combout  = process_switch_buffer[0] $ (VCC)
// \process_switch_buffer[0]~11  = CARRY(process_switch_buffer[0])

	.dataa(gnd),
	.datab(process_switch_buffer[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\process_switch_buffer[0]~10_combout ),
	.cout(\process_switch_buffer[0]~11 ));
// synopsys translate_off
defparam \process_switch_buffer[0]~10 .lut_mask = 16'h33CC;
defparam \process_switch_buffer[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \start_process~input (
	.i(start_process),
	.ibar(gnd),
	.o(\start_process~input_o ));
// synopsys translate_off
defparam \start_process~input .bus_hold = "false";
defparam \start_process~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N4
cycloneive_lcell_comb \process_switch_buffer[0]~12 (
// Equation(s):
// \process_switch_buffer[0]~12_combout  = (\Equal0~2_combout ) # (!\start_process~input_o )

	.dataa(\Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\start_process~input_o ),
	.cin(gnd),
	.combout(\process_switch_buffer[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \process_switch_buffer[0]~12 .lut_mask = 16'hAAFF;
defparam \process_switch_buffer[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N9
dffeas \process_switch_buffer[0] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\process_switch_buffer[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\start_process~input_o ),
	.sload(gnd),
	.ena(\process_switch_buffer[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(process_switch_buffer[0]),
	.prn(vcc));
// synopsys translate_off
defparam \process_switch_buffer[0] .is_wysiwyg = "true";
defparam \process_switch_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N10
cycloneive_lcell_comb \process_switch_buffer[1]~13 (
// Equation(s):
// \process_switch_buffer[1]~13_combout  = (process_switch_buffer[1] & (!\process_switch_buffer[0]~11 )) # (!process_switch_buffer[1] & ((\process_switch_buffer[0]~11 ) # (GND)))
// \process_switch_buffer[1]~14  = CARRY((!\process_switch_buffer[0]~11 ) # (!process_switch_buffer[1]))

	.dataa(process_switch_buffer[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\process_switch_buffer[0]~11 ),
	.combout(\process_switch_buffer[1]~13_combout ),
	.cout(\process_switch_buffer[1]~14 ));
// synopsys translate_off
defparam \process_switch_buffer[1]~13 .lut_mask = 16'h5A5F;
defparam \process_switch_buffer[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y45_N11
dffeas \process_switch_buffer[1] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\process_switch_buffer[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\start_process~input_o ),
	.sload(gnd),
	.ena(\process_switch_buffer[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(process_switch_buffer[1]),
	.prn(vcc));
// synopsys translate_off
defparam \process_switch_buffer[1] .is_wysiwyg = "true";
defparam \process_switch_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N12
cycloneive_lcell_comb \process_switch_buffer[2]~15 (
// Equation(s):
// \process_switch_buffer[2]~15_combout  = (process_switch_buffer[2] & (\process_switch_buffer[1]~14  $ (GND))) # (!process_switch_buffer[2] & (!\process_switch_buffer[1]~14  & VCC))
// \process_switch_buffer[2]~16  = CARRY((process_switch_buffer[2] & !\process_switch_buffer[1]~14 ))

	.dataa(process_switch_buffer[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\process_switch_buffer[1]~14 ),
	.combout(\process_switch_buffer[2]~15_combout ),
	.cout(\process_switch_buffer[2]~16 ));
// synopsys translate_off
defparam \process_switch_buffer[2]~15 .lut_mask = 16'hA50A;
defparam \process_switch_buffer[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y45_N13
dffeas \process_switch_buffer[2] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\process_switch_buffer[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\start_process~input_o ),
	.sload(gnd),
	.ena(\process_switch_buffer[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(process_switch_buffer[2]),
	.prn(vcc));
// synopsys translate_off
defparam \process_switch_buffer[2] .is_wysiwyg = "true";
defparam \process_switch_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N14
cycloneive_lcell_comb \process_switch_buffer[3]~17 (
// Equation(s):
// \process_switch_buffer[3]~17_combout  = (process_switch_buffer[3] & (!\process_switch_buffer[2]~16 )) # (!process_switch_buffer[3] & ((\process_switch_buffer[2]~16 ) # (GND)))
// \process_switch_buffer[3]~18  = CARRY((!\process_switch_buffer[2]~16 ) # (!process_switch_buffer[3]))

	.dataa(gnd),
	.datab(process_switch_buffer[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\process_switch_buffer[2]~16 ),
	.combout(\process_switch_buffer[3]~17_combout ),
	.cout(\process_switch_buffer[3]~18 ));
// synopsys translate_off
defparam \process_switch_buffer[3]~17 .lut_mask = 16'h3C3F;
defparam \process_switch_buffer[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y45_N15
dffeas \process_switch_buffer[3] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\process_switch_buffer[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\start_process~input_o ),
	.sload(gnd),
	.ena(\process_switch_buffer[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(process_switch_buffer[3]),
	.prn(vcc));
// synopsys translate_off
defparam \process_switch_buffer[3] .is_wysiwyg = "true";
defparam \process_switch_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N16
cycloneive_lcell_comb \process_switch_buffer[4]~19 (
// Equation(s):
// \process_switch_buffer[4]~19_combout  = (process_switch_buffer[4] & (\process_switch_buffer[3]~18  $ (GND))) # (!process_switch_buffer[4] & (!\process_switch_buffer[3]~18  & VCC))
// \process_switch_buffer[4]~20  = CARRY((process_switch_buffer[4] & !\process_switch_buffer[3]~18 ))

	.dataa(gnd),
	.datab(process_switch_buffer[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\process_switch_buffer[3]~18 ),
	.combout(\process_switch_buffer[4]~19_combout ),
	.cout(\process_switch_buffer[4]~20 ));
// synopsys translate_off
defparam \process_switch_buffer[4]~19 .lut_mask = 16'hC30C;
defparam \process_switch_buffer[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y45_N17
dffeas \process_switch_buffer[4] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\process_switch_buffer[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\start_process~input_o ),
	.sload(gnd),
	.ena(\process_switch_buffer[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(process_switch_buffer[4]),
	.prn(vcc));
// synopsys translate_off
defparam \process_switch_buffer[4] .is_wysiwyg = "true";
defparam \process_switch_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N18
cycloneive_lcell_comb \process_switch_buffer[5]~21 (
// Equation(s):
// \process_switch_buffer[5]~21_combout  = (process_switch_buffer[5] & (!\process_switch_buffer[4]~20 )) # (!process_switch_buffer[5] & ((\process_switch_buffer[4]~20 ) # (GND)))
// \process_switch_buffer[5]~22  = CARRY((!\process_switch_buffer[4]~20 ) # (!process_switch_buffer[5]))

	.dataa(gnd),
	.datab(process_switch_buffer[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\process_switch_buffer[4]~20 ),
	.combout(\process_switch_buffer[5]~21_combout ),
	.cout(\process_switch_buffer[5]~22 ));
// synopsys translate_off
defparam \process_switch_buffer[5]~21 .lut_mask = 16'h3C3F;
defparam \process_switch_buffer[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y45_N19
dffeas \process_switch_buffer[5] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\process_switch_buffer[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\start_process~input_o ),
	.sload(gnd),
	.ena(\process_switch_buffer[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(process_switch_buffer[5]),
	.prn(vcc));
// synopsys translate_off
defparam \process_switch_buffer[5] .is_wysiwyg = "true";
defparam \process_switch_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N20
cycloneive_lcell_comb \process_switch_buffer[6]~23 (
// Equation(s):
// \process_switch_buffer[6]~23_combout  = (process_switch_buffer[6] & (\process_switch_buffer[5]~22  $ (GND))) # (!process_switch_buffer[6] & (!\process_switch_buffer[5]~22  & VCC))
// \process_switch_buffer[6]~24  = CARRY((process_switch_buffer[6] & !\process_switch_buffer[5]~22 ))

	.dataa(gnd),
	.datab(process_switch_buffer[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\process_switch_buffer[5]~22 ),
	.combout(\process_switch_buffer[6]~23_combout ),
	.cout(\process_switch_buffer[6]~24 ));
// synopsys translate_off
defparam \process_switch_buffer[6]~23 .lut_mask = 16'hC30C;
defparam \process_switch_buffer[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y45_N21
dffeas \process_switch_buffer[6] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\process_switch_buffer[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\start_process~input_o ),
	.sload(gnd),
	.ena(\process_switch_buffer[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(process_switch_buffer[6]),
	.prn(vcc));
// synopsys translate_off
defparam \process_switch_buffer[6] .is_wysiwyg = "true";
defparam \process_switch_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N22
cycloneive_lcell_comb \process_switch_buffer[7]~25 (
// Equation(s):
// \process_switch_buffer[7]~25_combout  = (process_switch_buffer[7] & (!\process_switch_buffer[6]~24 )) # (!process_switch_buffer[7] & ((\process_switch_buffer[6]~24 ) # (GND)))
// \process_switch_buffer[7]~26  = CARRY((!\process_switch_buffer[6]~24 ) # (!process_switch_buffer[7]))

	.dataa(process_switch_buffer[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\process_switch_buffer[6]~24 ),
	.combout(\process_switch_buffer[7]~25_combout ),
	.cout(\process_switch_buffer[7]~26 ));
// synopsys translate_off
defparam \process_switch_buffer[7]~25 .lut_mask = 16'h5A5F;
defparam \process_switch_buffer[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y45_N23
dffeas \process_switch_buffer[7] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\process_switch_buffer[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\start_process~input_o ),
	.sload(gnd),
	.ena(\process_switch_buffer[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(process_switch_buffer[7]),
	.prn(vcc));
// synopsys translate_off
defparam \process_switch_buffer[7] .is_wysiwyg = "true";
defparam \process_switch_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N24
cycloneive_lcell_comb \process_switch_buffer[8]~27 (
// Equation(s):
// \process_switch_buffer[8]~27_combout  = (process_switch_buffer[8] & (\process_switch_buffer[7]~26  $ (GND))) # (!process_switch_buffer[8] & (!\process_switch_buffer[7]~26  & VCC))
// \process_switch_buffer[8]~28  = CARRY((process_switch_buffer[8] & !\process_switch_buffer[7]~26 ))

	.dataa(gnd),
	.datab(process_switch_buffer[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\process_switch_buffer[7]~26 ),
	.combout(\process_switch_buffer[8]~27_combout ),
	.cout(\process_switch_buffer[8]~28 ));
// synopsys translate_off
defparam \process_switch_buffer[8]~27 .lut_mask = 16'hC30C;
defparam \process_switch_buffer[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y45_N25
dffeas \process_switch_buffer[8] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\process_switch_buffer[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\start_process~input_o ),
	.sload(gnd),
	.ena(\process_switch_buffer[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(process_switch_buffer[8]),
	.prn(vcc));
// synopsys translate_off
defparam \process_switch_buffer[8] .is_wysiwyg = "true";
defparam \process_switch_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N28
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (((!process_switch_buffer[4]) # (!process_switch_buffer[7])) # (!process_switch_buffer[5])) # (!process_switch_buffer[6])

	.dataa(process_switch_buffer[6]),
	.datab(process_switch_buffer[5]),
	.datac(process_switch_buffer[7]),
	.datad(process_switch_buffer[4]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h7FFF;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N26
cycloneive_lcell_comb \process_switch_buffer[9]~29 (
// Equation(s):
// \process_switch_buffer[9]~29_combout  = process_switch_buffer[9] $ (\process_switch_buffer[8]~28 )

	.dataa(process_switch_buffer[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\process_switch_buffer[8]~28 ),
	.combout(\process_switch_buffer[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \process_switch_buffer[9]~29 .lut_mask = 16'h5A5A;
defparam \process_switch_buffer[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y45_N27
dffeas \process_switch_buffer[9] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\process_switch_buffer[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\start_process~input_o ),
	.sload(gnd),
	.ena(\process_switch_buffer[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(process_switch_buffer[9]),
	.prn(vcc));
// synopsys translate_off
defparam \process_switch_buffer[9] .is_wysiwyg = "true";
defparam \process_switch_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N2
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (((!process_switch_buffer[1]) # (!process_switch_buffer[0])) # (!process_switch_buffer[3])) # (!process_switch_buffer[2])

	.dataa(process_switch_buffer[2]),
	.datab(process_switch_buffer[3]),
	.datac(process_switch_buffer[0]),
	.datad(process_switch_buffer[1]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h7FFF;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N6
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ((\Equal0~1_combout ) # ((\Equal0~0_combout ) # (!process_switch_buffer[9]))) # (!process_switch_buffer[8])

	.dataa(process_switch_buffer[8]),
	.datab(\Equal0~1_combout ),
	.datac(process_switch_buffer[9]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'hFFDF;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N0
cycloneive_lcell_comb \rst~0 (
// Equation(s):
// \rst~0_combout  = (\Equal0~2_combout  & \start_process~input_o )

	.dataa(\Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\start_process~input_o ),
	.cin(gnd),
	.combout(\rst~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst~0 .lut_mask = 16'hAA00;
defparam \rst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N1
dffeas rst(
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\rst~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam rst.is_wysiwyg = "true";
defparam rst.power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N9
dffeas \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor1|AR|data_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N20
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3] (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3] = (\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (\datamemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3] .lut_mask = 16'h0080;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N14
cycloneive_lcell_comb \processor1|ControlUnit|Mux5~0 (
// Equation(s):
// \processor1|ControlUnit|Mux5~0_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [0] & (((\processor1|ControlUnit|CONTROL_COMMAND [1] & \processor1|ControlUnit|CONTROL_COMMAND [2])) # (!\processor1|ControlUnit|CONTROL_COMMAND [3]))) # 
// (!\processor1|ControlUnit|CONTROL_COMMAND [0] & (\processor1|ControlUnit|CONTROL_COMMAND [2] & ((\processor1|ControlUnit|CONTROL_COMMAND [3]) # (!\processor1|ControlUnit|CONTROL_COMMAND [1]))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux5~0 .lut_mask = 16'hDB0A;
defparam \processor1|ControlUnit|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N24
cycloneive_lcell_comb \processor1|ControlUnit|Mux5~1 (
// Equation(s):
// \processor1|ControlUnit|Mux5~1_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [4] & !\processor1|ControlUnit|Mux5~0_combout )

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datab(gnd),
	.datac(\processor1|ControlUnit|Mux5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux5~1 .lut_mask = 16'h0A0A;
defparam \processor1|ControlUnit|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N24
cycloneive_lcell_comb \processor1|ControlUnit|WideOr38~0 (
// Equation(s):
// \processor1|ControlUnit|WideOr38~0_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [2] & (\processor1|ControlUnit|CONTROL_COMMAND [3] & ((\processor1|ControlUnit|CONTROL_COMMAND [0]) # (\processor1|ControlUnit|CONTROL_COMMAND [1]))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr38~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr38~0 .lut_mask = 16'hC080;
defparam \processor1|ControlUnit|WideOr38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N0
cycloneive_lcell_comb \processor1|ControlUnit|Decoder2~8 (
// Equation(s):
// \processor1|ControlUnit|Decoder2~8_combout  = (!\processor1|ControlUnit|CONTROL_COMMAND [3] & \processor1|ControlUnit|CONTROL_COMMAND [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Decoder2~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Decoder2~8 .lut_mask = 16'h0F00;
defparam \processor1|ControlUnit|Decoder2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N24
cycloneive_lcell_comb \processor1|ControlUnit|Mux6~0 (
// Equation(s):
// \processor1|ControlUnit|Mux6~0_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [3] & (((!\processor1|ControlUnit|CONTROL_COMMAND [2])))) # (!\processor1|ControlUnit|CONTROL_COMMAND [3] & (!\processor1|ControlUnit|CONTROL_COMMAND [0] & 
// (\processor1|ControlUnit|CONTROL_COMMAND [1] $ (\processor1|ControlUnit|CONTROL_COMMAND [2]))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux6~0 .lut_mask = 16'h01F2;
defparam \processor1|ControlUnit|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N16
cycloneive_lcell_comb \processor1|ControlUnit|Decoder2~10 (
// Equation(s):
// \processor1|ControlUnit|Decoder2~10_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [4] & (!\processor1|ControlUnit|CONTROL_COMMAND [5] & (\processor1|ControlUnit|CONTROL_COMMAND [1] & !\processor1|ControlUnit|CONTROL_COMMAND [2])))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Decoder2~10_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Decoder2~10 .lut_mask = 16'h0020;
defparam \processor1|ControlUnit|Decoder2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N2
cycloneive_lcell_comb \processor1|ControlUnit|Decoder2~4 (
// Equation(s):
// \processor1|ControlUnit|Decoder2~4_combout  = (!\processor1|ControlUnit|CONTROL_COMMAND [4] & \processor1|ControlUnit|CONTROL_COMMAND [5])

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Decoder2~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Decoder2~4 .lut_mask = 16'h5500;
defparam \processor1|ControlUnit|Decoder2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N18
cycloneive_lcell_comb \processor1|ControlUnit|Mux6~1 (
// Equation(s):
// \processor1|ControlUnit|Mux6~1_combout  = (\processor1|ControlUnit|Decoder2~8_combout  & ((\processor1|ControlUnit|Decoder2~10_combout ) # ((\processor1|ControlUnit|Mux6~0_combout  & \processor1|ControlUnit|Decoder2~4_combout )))) # 
// (!\processor1|ControlUnit|Decoder2~8_combout  & (\processor1|ControlUnit|Mux6~0_combout  & ((\processor1|ControlUnit|Decoder2~4_combout ))))

	.dataa(\processor1|ControlUnit|Decoder2~8_combout ),
	.datab(\processor1|ControlUnit|Mux6~0_combout ),
	.datac(\processor1|ControlUnit|Decoder2~10_combout ),
	.datad(\processor1|ControlUnit|Decoder2~4_combout ),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux6~1 .lut_mask = 16'hECA0;
defparam \processor1|ControlUnit|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N16
cycloneive_lcell_comb \processor1|ControlUnit|NEXT_COMMAND[5] (
// Equation(s):
// \processor1|ControlUnit|NEXT_COMMAND [5] = (GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & (\processor1|ControlUnit|Mux6~1_combout )) # (!GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & ((\processor1|ControlUnit|NEXT_COMMAND 
// [5])))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|Mux6~1_combout ),
	.datac(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ),
	.datad(\processor1|ControlUnit|NEXT_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|NEXT_COMMAND [5]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|NEXT_COMMAND[5] .lut_mask = 16'hCFC0;
defparam \processor1|ControlUnit|NEXT_COMMAND[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N17
dffeas \processor1|ControlUnit|CONTROL_COMMAND[5] (
	.clk(!\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|ControlUnit|NEXT_COMMAND [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|ControlUnit|CONTROL_COMMAND[5] .is_wysiwyg = "true";
defparam \processor1|ControlUnit|CONTROL_COMMAND[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N2
cycloneive_lcell_comb \processor1|ControlUnit|WideOr38~1 (
// Equation(s):
// \processor1|ControlUnit|WideOr38~1_combout  = ((!\processor1|ControlUnit|CONTROL_COMMAND [4] & !\processor1|ControlUnit|WideOr38~0_combout )) # (!\processor1|ControlUnit|CONTROL_COMMAND [5])

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datab(\processor1|ControlUnit|WideOr38~0_combout ),
	.datac(gnd),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr38~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr38~1 .lut_mask = 16'h11FF;
defparam \processor1|ControlUnit|WideOr38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \processor1|ControlUnit|WideOr38~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\processor1|ControlUnit|WideOr38~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ));
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr38~1clkctrl .clock_type = "global clock";
defparam \processor1|ControlUnit|WideOr38~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N18
cycloneive_lcell_comb \processor1|ControlUnit|NEXT_COMMAND[4] (
// Equation(s):
// \processor1|ControlUnit|NEXT_COMMAND [4] = (GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & (\processor1|ControlUnit|Mux5~1_combout )) # (!GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & ((\processor1|ControlUnit|NEXT_COMMAND 
// [4])))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|Mux5~1_combout ),
	.datac(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ),
	.datad(\processor1|ControlUnit|NEXT_COMMAND [4]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|NEXT_COMMAND [4]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|NEXT_COMMAND[4] .lut_mask = 16'hCFC0;
defparam \processor1|ControlUnit|NEXT_COMMAND[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N19
dffeas \processor1|ControlUnit|CONTROL_COMMAND[4] (
	.clk(!\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|ControlUnit|NEXT_COMMAND [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|ControlUnit|CONTROL_COMMAND[4] .is_wysiwyg = "true";
defparam \processor1|ControlUnit|CONTROL_COMMAND[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N8
cycloneive_lcell_comb \processor1|AC|data_out[0]~24 (
// Equation(s):
// \processor1|AC|data_out[0]~24_combout  = \processor1|AC|data_out [0] $ (VCC)
// \processor1|AC|data_out[0]~25  = CARRY(\processor1|AC|data_out [0])

	.dataa(gnd),
	.datab(\processor1|AC|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\processor1|AC|data_out[0]~24_combout ),
	.cout(\processor1|AC|data_out[0]~25 ));
// synopsys translate_off
defparam \processor1|AC|data_out[0]~24 .lut_mask = 16'h33CC;
defparam \processor1|AC|data_out[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N16
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3] (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3] = (\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (\datamemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (!\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3] .lut_mask = 16'h0800;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N12
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout  = (!\processor1|AR|data_out [14] & (\processor1|AR|data_out [13] & \processor1|AR|data_out [15]))

	.dataa(\processor1|AR|data_out [14]),
	.datab(\processor1|AR|data_out [13]),
	.datac(\processor1|AR|data_out [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0 .lut_mask = 16'h4040;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N10
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout  = (\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (!\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(gnd),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0 .lut_mask = 16'h0C00;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N26
cycloneive_lcell_comb \processor1|ControlUnit|WideOr22~2 (
// Equation(s):
// \processor1|ControlUnit|WideOr22~2_combout  = (!\processor1|ControlUnit|CONTROL_COMMAND [5] & (\processor1|ControlUnit|CONTROL_COMMAND [4] $ (((\processor1|ControlUnit|CONTROL_COMMAND [1] & \processor1|ControlUnit|CONTROL_COMMAND [2])))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr22~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr22~2 .lut_mask = 16'h1222;
defparam \processor1|ControlUnit|WideOr22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N28
cycloneive_lcell_comb \processor1|ControlUnit|WideOr22~3 (
// Equation(s):
// \processor1|ControlUnit|WideOr22~3_combout  = (\processor1|ControlUnit|WideOr22~2_combout  & ((\processor1|ControlUnit|CONTROL_COMMAND [0] & (!\processor1|ControlUnit|CONTROL_COMMAND [3] & !\processor1|ControlUnit|CONTROL_COMMAND [4])) # 
// (!\processor1|ControlUnit|CONTROL_COMMAND [0] & (\processor1|ControlUnit|CONTROL_COMMAND [3] $ (\processor1|ControlUnit|CONTROL_COMMAND [4])))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datad(\processor1|ControlUnit|WideOr22~2_combout ),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr22~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr22~3 .lut_mask = 16'h1600;
defparam \processor1|ControlUnit|WideOr22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N20
cycloneive_lcell_comb \processor1|ControlUnit|WideOr22~0 (
// Equation(s):
// \processor1|ControlUnit|WideOr22~0_combout  = (\processor1|ControlUnit|WideOr22~3_combout ) # ((\processor1|ControlUnit|CONTROL_COMMAND [0] & (\processor1|ControlUnit|Decoder2~6_combout  & \processor1|ControlUnit|CONTROL_COMMAND [3])))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|WideOr22~3_combout ),
	.datac(\processor1|ControlUnit|Decoder2~6_combout ),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr22~0 .lut_mask = 16'hECCC;
defparam \processor1|ControlUnit|WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N12
cycloneive_lcell_comb \processor1|ControlUnit|Decoder2~5 (
// Equation(s):
// \processor1|ControlUnit|Decoder2~5_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [0] & (!\processor1|ControlUnit|CONTROL_COMMAND [3] & !\processor1|ControlUnit|CONTROL_COMMAND [1]))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(gnd),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Decoder2~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Decoder2~5 .lut_mask = 16'h000A;
defparam \processor1|ControlUnit|Decoder2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N16
cycloneive_lcell_comb \processor1|ControlUnit|Selector31~0 (
// Equation(s):
// \processor1|ControlUnit|Selector31~0_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [2] & ((\processor1|ControlUnit|CONTROL_COMMAND [0] & (\processor1|ControlUnit|CONTROL_COMMAND [3])) # (!\processor1|ControlUnit|CONTROL_COMMAND [0] & 
// ((\processor1|ControlUnit|CONTROL_COMMAND [1])))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Selector31~0 .lut_mask = 16'hC480;
defparam \processor1|ControlUnit|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N26
cycloneive_lcell_comb \processor1|ControlUnit|Selector31~1 (
// Equation(s):
// \processor1|ControlUnit|Selector31~1_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [5] & ((\processor1|ControlUnit|CONTROL_COMMAND [4]) # (\processor1|ControlUnit|Selector31~0_combout )))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datab(\processor1|ControlUnit|Selector31~0_combout ),
	.datac(gnd),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Selector31~1 .lut_mask = 16'hEE00;
defparam \processor1|ControlUnit|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N30
cycloneive_lcell_comb \processor1|ControlUnit|Selector31~2 (
// Equation(s):
// \processor1|ControlUnit|Selector31~2_combout  = (\processor1|ControlUnit|Selector31~1_combout ) # ((\processor1|ControlUnit|Decoder2~5_combout  & (\processor1|ControlUnit|CONTROL_COMMAND [2] & !\processor1|ControlUnit|CONTROL_COMMAND [5])))

	.dataa(\processor1|ControlUnit|Decoder2~5_combout ),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datac(\processor1|ControlUnit|Selector31~1_combout ),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Selector31~2 .lut_mask = 16'hF0F8;
defparam \processor1|ControlUnit|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \processor1|ControlUnit|Selector31~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\processor1|ControlUnit|Selector31~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\processor1|ControlUnit|Selector31~2clkctrl_outclk ));
// synopsys translate_off
defparam \processor1|ControlUnit|Selector31~2clkctrl .clock_type = "global clock";
defparam \processor1|ControlUnit|Selector31~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N6
cycloneive_lcell_comb \processor1|ControlUnit|read_enable[1] (
// Equation(s):
// \processor1|ControlUnit|read_enable [1] = (GLOBAL(\processor1|ControlUnit|Selector31~2clkctrl_outclk ) & ((\processor1|ControlUnit|read_enable [1]))) # (!GLOBAL(\processor1|ControlUnit|Selector31~2clkctrl_outclk ) & 
// (\processor1|ControlUnit|WideOr22~0_combout ))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|WideOr22~0_combout ),
	.datac(\processor1|ControlUnit|Selector31~2clkctrl_outclk ),
	.datad(\processor1|ControlUnit|read_enable [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|read_enable [1]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|read_enable[1] .lut_mask = 16'hFC0C;
defparam \processor1|ControlUnit|read_enable[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N14
cycloneive_lcell_comb \processor1|ControlUnit|WideOr19~3 (
// Equation(s):
// \processor1|ControlUnit|WideOr19~3_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [0] & (((\processor1|ControlUnit|CONTROL_COMMAND [3])))) # (!\processor1|ControlUnit|CONTROL_COMMAND [0] & (\processor1|ControlUnit|CONTROL_COMMAND [2] & 
// ((\processor1|ControlUnit|CONTROL_COMMAND [1]))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr19~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr19~3 .lut_mask = 16'hE4A0;
defparam \processor1|ControlUnit|WideOr19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N26
cycloneive_lcell_comb \processor1|ControlUnit|WideOr19~1 (
// Equation(s):
// \processor1|ControlUnit|WideOr19~1_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [0] & ((\processor1|ControlUnit|CONTROL_COMMAND [3] & ((!\processor1|ControlUnit|CONTROL_COMMAND [1]))) # (!\processor1|ControlUnit|CONTROL_COMMAND [3] & 
// (\processor1|ControlUnit|CONTROL_COMMAND [2]))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr19~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr19~1 .lut_mask = 16'h08A8;
defparam \processor1|ControlUnit|WideOr19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N8
cycloneive_lcell_comb \processor1|ControlUnit|WideOr19~0 (
// Equation(s):
// \processor1|ControlUnit|WideOr19~0_combout  = (!\processor1|ControlUnit|CONTROL_COMMAND [3] & ((\processor1|ControlUnit|CONTROL_COMMAND [2] & ((!\processor1|ControlUnit|CONTROL_COMMAND [1]))) # (!\processor1|ControlUnit|CONTROL_COMMAND [2] & 
// (!\processor1|ControlUnit|CONTROL_COMMAND [0] & \processor1|ControlUnit|CONTROL_COMMAND [1]))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr19~0 .lut_mask = 16'h010C;
defparam \processor1|ControlUnit|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N12
cycloneive_lcell_comb \processor1|ControlUnit|WideOr19~2 (
// Equation(s):
// \processor1|ControlUnit|WideOr19~2_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [5] & (((\processor1|ControlUnit|CONTROL_COMMAND [4])))) # (!\processor1|ControlUnit|CONTROL_COMMAND [5] & ((\processor1|ControlUnit|CONTROL_COMMAND [4] & 
// ((\processor1|ControlUnit|WideOr19~0_combout ))) # (!\processor1|ControlUnit|CONTROL_COMMAND [4] & (\processor1|ControlUnit|WideOr19~1_combout ))))

	.dataa(\processor1|ControlUnit|WideOr19~1_combout ),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.datac(\processor1|ControlUnit|WideOr19~0_combout ),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr19~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr19~2 .lut_mask = 16'hFC22;
defparam \processor1|ControlUnit|WideOr19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N0
cycloneive_lcell_comb \processor1|ControlUnit|WideOr19~4 (
// Equation(s):
// \processor1|ControlUnit|WideOr19~4_combout  = (\processor1|ControlUnit|WideOr19~2_combout ) # ((\processor1|ControlUnit|CONTROL_COMMAND [5] & \processor1|ControlUnit|WideOr19~3_combout ))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.datac(\processor1|ControlUnit|WideOr19~3_combout ),
	.datad(\processor1|ControlUnit|WideOr19~2_combout ),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr19~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr19~4 .lut_mask = 16'hFFC0;
defparam \processor1|ControlUnit|WideOr19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N24
cycloneive_lcell_comb \processor1|ControlUnit|read_enable[2] (
// Equation(s):
// \processor1|ControlUnit|read_enable [2] = (GLOBAL(\processor1|ControlUnit|Selector31~2clkctrl_outclk ) & ((\processor1|ControlUnit|read_enable [2]))) # (!GLOBAL(\processor1|ControlUnit|Selector31~2clkctrl_outclk ) & 
// (\processor1|ControlUnit|WideOr19~4_combout ))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|WideOr19~4_combout ),
	.datac(\processor1|ControlUnit|Selector31~2clkctrl_outclk ),
	.datad(\processor1|ControlUnit|read_enable [2]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|read_enable [2]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|read_enable[2] .lut_mask = 16'hFC0C;
defparam \processor1|ControlUnit|read_enable[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N26
cycloneive_lcell_comb \processor1|ControlUnit|WideOr24~0 (
// Equation(s):
// \processor1|ControlUnit|WideOr24~0_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [3] & (((!\processor1|ControlUnit|CONTROL_COMMAND [2] & !\processor1|ControlUnit|CONTROL_COMMAND [1])))) # (!\processor1|ControlUnit|CONTROL_COMMAND [3] & 
// (\processor1|ControlUnit|CONTROL_COMMAND [0] & ((!\processor1|ControlUnit|CONTROL_COMMAND [1]) # (!\processor1|ControlUnit|CONTROL_COMMAND [2]))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr24~0 .lut_mask = 16'h022E;
defparam \processor1|ControlUnit|WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N20
cycloneive_lcell_comb \processor1|ControlUnit|WideOr24~1 (
// Equation(s):
// \processor1|ControlUnit|WideOr24~1_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [3] & (\processor1|ControlUnit|CONTROL_COMMAND [0] $ (((\processor1|ControlUnit|CONTROL_COMMAND [2] & !\processor1|ControlUnit|CONTROL_COMMAND [1]))))) # 
// (!\processor1|ControlUnit|CONTROL_COMMAND [3] & ((\processor1|ControlUnit|CONTROL_COMMAND [0] & ((!\processor1|ControlUnit|CONTROL_COMMAND [1]))) # (!\processor1|ControlUnit|CONTROL_COMMAND [0] & (!\processor1|ControlUnit|CONTROL_COMMAND [2] & 
// \processor1|ControlUnit|CONTROL_COMMAND [1]))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr24~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr24~1 .lut_mask = 16'h896A;
defparam \processor1|ControlUnit|WideOr24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N14
cycloneive_lcell_comb \processor1|ControlUnit|WideOr24~2 (
// Equation(s):
// \processor1|ControlUnit|WideOr24~2_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [4] & ((\processor1|ControlUnit|WideOr24~0_combout ) # ((\processor1|ControlUnit|CONTROL_COMMAND [5])))) # (!\processor1|ControlUnit|CONTROL_COMMAND [4] & 
// (((\processor1|ControlUnit|WideOr24~1_combout  & !\processor1|ControlUnit|CONTROL_COMMAND [5]))))

	.dataa(\processor1|ControlUnit|WideOr24~0_combout ),
	.datab(\processor1|ControlUnit|WideOr24~1_combout ),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr24~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr24~2 .lut_mask = 16'hF0AC;
defparam \processor1|ControlUnit|WideOr24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N8
cycloneive_lcell_comb \processor1|ControlUnit|WideOr24~3 (
// Equation(s):
// \processor1|ControlUnit|WideOr24~3_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [3] & ((\processor1|ControlUnit|CONTROL_COMMAND [2]) # ((!\processor1|ControlUnit|CONTROL_COMMAND [0] & \processor1|ControlUnit|CONTROL_COMMAND [1])))) # 
// (!\processor1|ControlUnit|CONTROL_COMMAND [3] & (!\processor1|ControlUnit|CONTROL_COMMAND [0] & (\processor1|ControlUnit|CONTROL_COMMAND [2] & \processor1|ControlUnit|CONTROL_COMMAND [1])))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr24~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr24~3 .lut_mask = 16'hD4C0;
defparam \processor1|ControlUnit|WideOr24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N10
cycloneive_lcell_comb \processor1|ControlUnit|WideOr24~4 (
// Equation(s):
// \processor1|ControlUnit|WideOr24~4_combout  = (\processor1|ControlUnit|WideOr24~2_combout ) # ((\processor1|ControlUnit|WideOr24~3_combout  & \processor1|ControlUnit|CONTROL_COMMAND [5]))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|WideOr24~2_combout ),
	.datac(\processor1|ControlUnit|WideOr24~3_combout ),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr24~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr24~4 .lut_mask = 16'hFCCC;
defparam \processor1|ControlUnit|WideOr24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N24
cycloneive_lcell_comb \processor1|ControlUnit|read_enable[0] (
// Equation(s):
// \processor1|ControlUnit|read_enable [0] = (GLOBAL(\processor1|ControlUnit|Selector31~2clkctrl_outclk ) & ((\processor1|ControlUnit|read_enable [0]))) # (!GLOBAL(\processor1|ControlUnit|Selector31~2clkctrl_outclk ) & 
// (\processor1|ControlUnit|WideOr24~4_combout ))

	.dataa(\processor1|ControlUnit|WideOr24~4_combout ),
	.datab(gnd),
	.datac(\processor1|ControlUnit|Selector31~2clkctrl_outclk ),
	.datad(\processor1|ControlUnit|read_enable [0]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|read_enable [0]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|read_enable[0] .lut_mask = 16'hFA0A;
defparam \processor1|ControlUnit|read_enable[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N20
cycloneive_lcell_comb \processor1|ControlUnit|WideOr18~2 (
// Equation(s):
// \processor1|ControlUnit|WideOr18~2_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [4] & \processor1|ControlUnit|CONTROL_COMMAND [2])

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr18~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr18~2 .lut_mask = 16'hAA00;
defparam \processor1|ControlUnit|WideOr18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N0
cycloneive_lcell_comb \processor1|ControlUnit|WideOr18~0 (
// Equation(s):
// \processor1|ControlUnit|WideOr18~0_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [0] & ((\processor1|ControlUnit|CONTROL_COMMAND [2] & (!\processor1|ControlUnit|CONTROL_COMMAND [3])) # (!\processor1|ControlUnit|CONTROL_COMMAND [2] & 
// (\processor1|ControlUnit|CONTROL_COMMAND [3] & !\processor1|ControlUnit|CONTROL_COMMAND [1]))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr18~0 .lut_mask = 16'h0828;
defparam \processor1|ControlUnit|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N10
cycloneive_lcell_comb \processor1|ControlUnit|WideOr18~1 (
// Equation(s):
// \processor1|ControlUnit|WideOr18~1_combout  = (!\processor1|ControlUnit|CONTROL_COMMAND [4] & (\processor1|ControlUnit|WideOr18~0_combout  & !\processor1|ControlUnit|CONTROL_COMMAND [5]))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datab(\processor1|ControlUnit|WideOr18~0_combout ),
	.datac(gnd),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr18~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr18~1 .lut_mask = 16'h0044;
defparam \processor1|ControlUnit|WideOr18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N6
cycloneive_lcell_comb \processor1|ControlUnit|WideOr18~3 (
// Equation(s):
// \processor1|ControlUnit|WideOr18~3_combout  = (\processor1|ControlUnit|Selector31~1_combout ) # ((\processor1|ControlUnit|WideOr18~1_combout ) # ((\processor1|ControlUnit|Decoder2~5_combout  & \processor1|ControlUnit|WideOr18~2_combout )))

	.dataa(\processor1|ControlUnit|Decoder2~5_combout ),
	.datab(\processor1|ControlUnit|WideOr18~2_combout ),
	.datac(\processor1|ControlUnit|Selector31~1_combout ),
	.datad(\processor1|ControlUnit|WideOr18~1_combout ),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr18~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr18~3 .lut_mask = 16'hFFF8;
defparam \processor1|ControlUnit|WideOr18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N28
cycloneive_lcell_comb \processor1|ControlUnit|read_enable[3] (
// Equation(s):
// \processor1|ControlUnit|read_enable [3] = (GLOBAL(\processor1|ControlUnit|Selector31~2clkctrl_outclk ) & ((\processor1|ControlUnit|read_enable [3]))) # (!GLOBAL(\processor1|ControlUnit|Selector31~2clkctrl_outclk ) & 
// (\processor1|ControlUnit|WideOr18~3_combout ))

	.dataa(\processor1|ControlUnit|WideOr18~3_combout ),
	.datab(gnd),
	.datac(\processor1|ControlUnit|Selector31~2clkctrl_outclk ),
	.datad(\processor1|ControlUnit|read_enable [3]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|read_enable [3]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|read_enable[3] .lut_mask = 16'hFA0A;
defparam \processor1|ControlUnit|read_enable[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N14
cycloneive_lcell_comb \processor1|bus1|Mux23~12 (
// Equation(s):
// \processor1|bus1|Mux23~12_combout  = (!\processor1|ControlUnit|read_enable [1] & (!\processor1|ControlUnit|read_enable [2] & (!\processor1|ControlUnit|read_enable [0] & !\processor1|ControlUnit|read_enable [3])))

	.dataa(\processor1|ControlUnit|read_enable [1]),
	.datab(\processor1|ControlUnit|read_enable [2]),
	.datac(\processor1|ControlUnit|read_enable [0]),
	.datad(\processor1|ControlUnit|read_enable [3]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux23~12 .lut_mask = 16'h0001;
defparam \processor1|bus1|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N10
cycloneive_lcell_comb \processor1|ControlUnit|WideOr16~1 (
// Equation(s):
// \processor1|ControlUnit|WideOr16~1_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [4] & (!\processor1|ControlUnit|CONTROL_COMMAND [2] & (!\processor1|ControlUnit|CONTROL_COMMAND [3]))) # (!\processor1|ControlUnit|CONTROL_COMMAND [4] & 
// (\processor1|ControlUnit|CONTROL_COMMAND [2] & (\processor1|ControlUnit|CONTROL_COMMAND [3] & \processor1|ControlUnit|CONTROL_COMMAND [1])))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr16~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr16~1 .lut_mask = 16'h4202;
defparam \processor1|ControlUnit|WideOr16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N28
cycloneive_lcell_comb \processor1|ControlUnit|WideOr3~2 (
// Equation(s):
// \processor1|ControlUnit|WideOr3~2_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [0] & !\processor1|ControlUnit|CONTROL_COMMAND [5])

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr3~2 .lut_mask = 16'h00AA;
defparam \processor1|ControlUnit|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N24
cycloneive_lcell_comb \processor1|ControlUnit|WideOr16~0 (
// Equation(s):
// \processor1|ControlUnit|WideOr16~0_combout  = (!\processor1|ControlUnit|CONTROL_COMMAND [0] & (\processor1|ControlUnit|CONTROL_COMMAND [3] & (\processor1|ControlUnit|CONTROL_COMMAND [2] $ (\processor1|ControlUnit|CONTROL_COMMAND [1]))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr16~0 .lut_mask = 16'h1040;
defparam \processor1|ControlUnit|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N22
cycloneive_lcell_comb \processor1|ControlUnit|WideOr16~2 (
// Equation(s):
// \processor1|ControlUnit|WideOr16~2_combout  = (\processor1|ControlUnit|WideOr16~1_combout  & ((\processor1|ControlUnit|WideOr3~2_combout ) # ((\processor1|ControlUnit|Decoder2~4_combout  & \processor1|ControlUnit|WideOr16~0_combout )))) # 
// (!\processor1|ControlUnit|WideOr16~1_combout  & (((\processor1|ControlUnit|Decoder2~4_combout  & \processor1|ControlUnit|WideOr16~0_combout ))))

	.dataa(\processor1|ControlUnit|WideOr16~1_combout ),
	.datab(\processor1|ControlUnit|WideOr3~2_combout ),
	.datac(\processor1|ControlUnit|Decoder2~4_combout ),
	.datad(\processor1|ControlUnit|WideOr16~0_combout ),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr16~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr16~2 .lut_mask = 16'hF888;
defparam \processor1|ControlUnit|WideOr16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N28
cycloneive_lcell_comb \processor1|ControlUnit|read_enable[4] (
// Equation(s):
// \processor1|ControlUnit|read_enable [4] = (GLOBAL(\processor1|ControlUnit|Selector31~2clkctrl_outclk ) & ((\processor1|ControlUnit|read_enable [4]))) # (!GLOBAL(\processor1|ControlUnit|Selector31~2clkctrl_outclk ) & 
// (\processor1|ControlUnit|WideOr16~2_combout ))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|WideOr16~2_combout ),
	.datac(\processor1|ControlUnit|Selector31~2clkctrl_outclk ),
	.datad(\processor1|ControlUnit|read_enable [4]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|read_enable [4]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|read_enable[4] .lut_mask = 16'hFC0C;
defparam \processor1|ControlUnit|read_enable[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N26
cycloneive_lcell_comb \processor1|bus1|Mux23~13 (
// Equation(s):
// \processor1|bus1|Mux23~13_combout  = (\processor1|bus1|Mux23~11_combout  & ((\processor1|bus1|Mux23~12_combout ) # (!\processor1|ControlUnit|read_enable [4])))

	.dataa(\processor1|bus1|Mux23~11_combout ),
	.datab(gnd),
	.datac(\processor1|bus1|Mux23~12_combout ),
	.datad(\processor1|ControlUnit|read_enable [4]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux23~13 .lut_mask = 16'hA0AA;
defparam \processor1|bus1|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N0
cycloneive_lcell_comb \processor1|AR|Add0~0 (
// Equation(s):
// \processor1|AR|Add0~0_combout  = \processor1|AR|data_out [0] $ (VCC)
// \processor1|AR|Add0~1  = CARRY(\processor1|AR|data_out [0])

	.dataa(gnd),
	.datab(\processor1|AR|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\processor1|AR|Add0~0_combout ),
	.cout(\processor1|AR|Add0~1 ));
// synopsys translate_off
defparam \processor1|AR|Add0~0 .lut_mask = 16'h33CC;
defparam \processor1|AR|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N8
cycloneive_lcell_comb \processor1|bus1|Mux23~14 (
// Equation(s):
// \processor1|bus1|Mux23~14_combout  = (\processor1|bus1|Mux23~12_combout ) # (!\processor1|ControlUnit|read_enable [4])

	.dataa(gnd),
	.datab(\processor1|bus1|Mux23~12_combout ),
	.datac(\processor1|ControlUnit|read_enable [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|bus1|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux23~14 .lut_mask = 16'hCFCF;
defparam \processor1|bus1|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N0
cycloneive_lcell_comb \processor1|AR|data_out~4 (
// Equation(s):
// \processor1|AR|data_out~4_combout  = (\processor1|ControlUnit|increment [6] & (((\processor1|AR|Add0~0_combout )))) # (!\processor1|ControlUnit|increment [6] & (\processor1|bus1|Mux23~11_combout  & ((\processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|bus1|Mux23~11_combout ),
	.datab(\processor1|ControlUnit|increment [6]),
	.datac(\processor1|AR|Add0~0_combout ),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|AR|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AR|data_out~4 .lut_mask = 16'hE2C0;
defparam \processor1|AR|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N4
cycloneive_lcell_comb \processor1|ControlUnit|Selector40~0 (
// Equation(s):
// \processor1|ControlUnit|Selector40~0_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [0]) # ((\processor1|ControlUnit|CONTROL_COMMAND [1]) # ((\processor1|ControlUnit|CONTROL_COMMAND [3]) # (!\processor1|ControlUnit|WideOr18~2_combout )))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|WideOr18~2_combout ),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Selector40~0 .lut_mask = 16'hFEFF;
defparam \processor1|ControlUnit|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N22
cycloneive_lcell_comb \processor1|ControlUnit|Selector40~1 (
// Equation(s):
// \processor1|ControlUnit|Selector40~1_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [4] & (((\processor1|ControlUnit|Selector40~0_combout  & !\processor1|ControlUnit|CONTROL_COMMAND [5])))) # (!\processor1|ControlUnit|CONTROL_COMMAND [4] & 
// (((\processor1|ControlUnit|Selector40~0_combout  & !\processor1|ControlUnit|CONTROL_COMMAND [5])) # (!\processor1|ControlUnit|WideOr38~0_combout )))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datab(\processor1|ControlUnit|WideOr38~0_combout ),
	.datac(\processor1|ControlUnit|Selector40~0_combout ),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Selector40~1 .lut_mask = 16'h11F1;
defparam \processor1|ControlUnit|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \processor1|ControlUnit|Selector40~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\processor1|ControlUnit|Selector40~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\processor1|ControlUnit|Selector40~1clkctrl_outclk ));
// synopsys translate_off
defparam \processor1|ControlUnit|Selector40~1clkctrl .clock_type = "global clock";
defparam \processor1|ControlUnit|Selector40~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N2
cycloneive_lcell_comb \processor1|ControlUnit|write_enable~0 (
// Equation(s):
// \processor1|ControlUnit|write_enable~0_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [0] & (!\processor1|ControlUnit|CONTROL_COMMAND [1] & (\processor1|ControlUnit|CONTROL_COMMAND [3] & !\processor1|ControlUnit|CONTROL_COMMAND [5]))) # 
// (!\processor1|ControlUnit|CONTROL_COMMAND [0] & (\processor1|ControlUnit|CONTROL_COMMAND [1] & (!\processor1|ControlUnit|CONTROL_COMMAND [3] & \processor1|ControlUnit|CONTROL_COMMAND [5])))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|write_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|write_enable~0 .lut_mask = 16'h0420;
defparam \processor1|ControlUnit|write_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N4
cycloneive_lcell_comb \processor1|ControlUnit|write_enable~1 (
// Equation(s):
// \processor1|ControlUnit|write_enable~1_combout  = (!\processor1|ControlUnit|CONTROL_COMMAND [4] & (\processor1|ControlUnit|CONTROL_COMMAND [2] & \processor1|ControlUnit|write_enable~0_combout ))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datac(gnd),
	.datad(\processor1|ControlUnit|write_enable~0_combout ),
	.cin(gnd),
	.combout(\processor1|ControlUnit|write_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|write_enable~1 .lut_mask = 16'h4400;
defparam \processor1|ControlUnit|write_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N12
cycloneive_lcell_comb \processor1|ControlUnit|write_enable[4] (
// Equation(s):
// \processor1|ControlUnit|write_enable [4] = (GLOBAL(\processor1|ControlUnit|Selector40~1clkctrl_outclk ) & (\processor1|ControlUnit|write_enable~1_combout )) # (!GLOBAL(\processor1|ControlUnit|Selector40~1clkctrl_outclk ) & 
// ((\processor1|ControlUnit|write_enable [4])))

	.dataa(\processor1|ControlUnit|Selector40~1clkctrl_outclk ),
	.datab(gnd),
	.datac(\processor1|ControlUnit|write_enable~1_combout ),
	.datad(\processor1|ControlUnit|write_enable [4]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|write_enable [4]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|write_enable[4] .lut_mask = 16'hF5A0;
defparam \processor1|ControlUnit|write_enable[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N0
cycloneive_lcell_comb \processor1|AR|data_out[11]~1 (
// Equation(s):
// \processor1|AR|data_out[11]~1_combout  = (\processor1|ControlUnit|increment [6]) # ((\rst~q ) # (\processor1|ControlUnit|write_enable [4]))

	.dataa(\processor1|ControlUnit|increment [6]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\processor1|ControlUnit|write_enable [4]),
	.cin(gnd),
	.combout(\processor1|AR|data_out[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AR|data_out[11]~1 .lut_mask = 16'hFFFA;
defparam \processor1|AR|data_out[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N1
dffeas \processor1|AR|data_out[0] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AR|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|AR|data_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AR|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AR|data_out[0] .is_wysiwyg = "true";
defparam \processor1|AR|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N2
cycloneive_lcell_comb \processor1|AR|Add0~2 (
// Equation(s):
// \processor1|AR|Add0~2_combout  = (\processor1|AR|data_out [1] & (!\processor1|AR|Add0~1 )) # (!\processor1|AR|data_out [1] & ((\processor1|AR|Add0~1 ) # (GND)))
// \processor1|AR|Add0~3  = CARRY((!\processor1|AR|Add0~1 ) # (!\processor1|AR|data_out [1]))

	.dataa(\processor1|AR|data_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AR|Add0~1 ),
	.combout(\processor1|AR|Add0~2_combout ),
	.cout(\processor1|AR|Add0~3 ));
// synopsys translate_off
defparam \processor1|AR|Add0~2 .lut_mask = 16'h5A5F;
defparam \processor1|AR|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N26
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3] (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3] = (!\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (\datamemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3] .lut_mask = 16'h0040;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N0
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout  = (\processor1|AR|data_out [14] & (!\processor1|AR|data_out [13] & !\processor1|AR|data_out [15]))

	.dataa(\processor1|AR|data_out [14]),
	.datab(\processor1|AR|data_out [13]),
	.datac(\processor1|AR|data_out [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0 .lut_mask = 16'h0202;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N28
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout  = (!\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(gnd),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0 .lut_mask = 16'h0030;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N10
cycloneive_lcell_comb \processor1|bus1|Mux22~8 (
// Equation(s):
// \processor1|bus1|Mux22~8_combout  = (\processor1|bus1|Mux22~7_combout  & ((\processor1|bus1|Mux23~12_combout ) # (!\processor1|ControlUnit|read_enable [4])))

	.dataa(\processor1|ControlUnit|read_enable [4]),
	.datab(gnd),
	.datac(\processor1|bus1|Mux22~7_combout ),
	.datad(\processor1|bus1|Mux23~12_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux22~8 .lut_mask = 16'hF050;
defparam \processor1|bus1|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N10
cycloneive_lcell_comb \processor1|ControlUnit|WideOr32~0 (
// Equation(s):
// \processor1|ControlUnit|WideOr32~0_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [1] & (!\processor1|ControlUnit|CONTROL_COMMAND [2] & (!\processor1|ControlUnit|CONTROL_COMMAND [4] & \processor1|ControlUnit|Decoder2~8_combout )))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datad(\processor1|ControlUnit|Decoder2~8_combout ),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr32~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr32~0 .lut_mask = 16'h0200;
defparam \processor1|ControlUnit|WideOr32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N20
cycloneive_lcell_comb \processor1|ControlUnit|WideOr32~1 (
// Equation(s):
// \processor1|ControlUnit|WideOr32~1_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [2] & ((\processor1|ControlUnit|CONTROL_COMMAND [4] & (!\processor1|ControlUnit|CONTROL_COMMAND [0])) # (!\processor1|ControlUnit|CONTROL_COMMAND [4] & 
// (\processor1|ControlUnit|CONTROL_COMMAND [0] & !\processor1|ControlUnit|CONTROL_COMMAND [1]))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr32~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr32~1 .lut_mask = 16'h2600;
defparam \processor1|ControlUnit|WideOr32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N22
cycloneive_lcell_comb \processor1|ControlUnit|WideOr32~2 (
// Equation(s):
// \processor1|ControlUnit|WideOr32~2_combout  = (!\processor1|ControlUnit|CONTROL_COMMAND [5] & ((\processor1|ControlUnit|WideOr32~0_combout ) # ((\processor1|ControlUnit|WideOr32~1_combout  & \processor1|ControlUnit|CONTROL_COMMAND [3]))))

	.dataa(\processor1|ControlUnit|WideOr32~0_combout ),
	.datab(\processor1|ControlUnit|WideOr32~1_combout ),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr32~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr32~2 .lut_mask = 16'h00EA;
defparam \processor1|ControlUnit|WideOr32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N6
cycloneive_lcell_comb \processor1|ControlUnit|increment[0] (
// Equation(s):
// \processor1|ControlUnit|increment [0] = (GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & (\processor1|ControlUnit|WideOr32~2_combout )) # (!GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & ((\processor1|ControlUnit|increment [0])))

	.dataa(\processor1|ControlUnit|WideOr32~2_combout ),
	.datab(gnd),
	.datac(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ),
	.datad(\processor1|ControlUnit|increment [0]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|increment [0]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|increment[0] .lut_mask = 16'hAFA0;
defparam \processor1|ControlUnit|increment[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N24
cycloneive_lcell_comb \processor1|IR|data_out~17 (
// Equation(s):
// \processor1|IR|data_out~17_combout  = (!\rst~q  & (\processor1|bus1|Mux23~11_combout  & ((\processor1|bus1|Mux23~12_combout ) # (!\processor1|ControlUnit|read_enable [4]))))

	.dataa(\processor1|bus1|Mux23~12_combout ),
	.datab(\processor1|ControlUnit|read_enable [4]),
	.datac(\rst~q ),
	.datad(\processor1|bus1|Mux23~11_combout ),
	.cin(gnd),
	.combout(\processor1|IR|data_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|IR|data_out~17 .lut_mask = 16'h0B00;
defparam \processor1|IR|data_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N6
cycloneive_lcell_comb \processor1|ControlUnit|WideOr9~0 (
// Equation(s):
// \processor1|ControlUnit|WideOr9~0_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [0] & (\processor1|ControlUnit|CONTROL_COMMAND [3] & (!\processor1|ControlUnit|CONTROL_COMMAND [2] & !\processor1|ControlUnit|CONTROL_COMMAND [1])))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr9~0 .lut_mask = 16'h0008;
defparam \processor1|ControlUnit|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N24
cycloneive_lcell_comb \processor1|ControlUnit|WideOr9~1 (
// Equation(s):
// \processor1|ControlUnit|WideOr9~1_combout  = (!\processor1|ControlUnit|CONTROL_COMMAND [0] & ((\processor1|ControlUnit|CONTROL_COMMAND [3] & (\processor1|ControlUnit|CONTROL_COMMAND [2] & !\processor1|ControlUnit|CONTROL_COMMAND [1])) # 
// (!\processor1|ControlUnit|CONTROL_COMMAND [3] & (!\processor1|ControlUnit|CONTROL_COMMAND [2] & \processor1|ControlUnit|CONTROL_COMMAND [1]))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr9~1 .lut_mask = 16'h0140;
defparam \processor1|ControlUnit|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N18
cycloneive_lcell_comb \processor1|ControlUnit|WideOr9~2 (
// Equation(s):
// \processor1|ControlUnit|WideOr9~2_combout  = (!\processor1|ControlUnit|CONTROL_COMMAND [5] & ((\processor1|ControlUnit|CONTROL_COMMAND [4] & (\processor1|ControlUnit|WideOr9~0_combout )) # (!\processor1|ControlUnit|CONTROL_COMMAND [4] & 
// ((\processor1|ControlUnit|WideOr9~1_combout )))))

	.dataa(\processor1|ControlUnit|WideOr9~0_combout ),
	.datab(\processor1|ControlUnit|WideOr9~1_combout ),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr9~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr9~2 .lut_mask = 16'h00AC;
defparam \processor1|ControlUnit|WideOr9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N6
cycloneive_lcell_comb \processor1|ControlUnit|write_enable[3] (
// Equation(s):
// \processor1|ControlUnit|write_enable [3] = (GLOBAL(\processor1|ControlUnit|Selector40~1clkctrl_outclk ) & (\processor1|ControlUnit|WideOr9~2_combout )) # (!GLOBAL(\processor1|ControlUnit|Selector40~1clkctrl_outclk ) & 
// ((\processor1|ControlUnit|write_enable [3])))

	.dataa(\processor1|ControlUnit|Selector40~1clkctrl_outclk ),
	.datab(\processor1|ControlUnit|WideOr9~2_combout ),
	.datac(gnd),
	.datad(\processor1|ControlUnit|write_enable [3]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|write_enable [3]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|write_enable[3] .lut_mask = 16'hDD88;
defparam \processor1|ControlUnit|write_enable[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N10
cycloneive_lcell_comb \processor1|IR|data_out[7]~16 (
// Equation(s):
// \processor1|IR|data_out[7]~16_combout  = (\processor1|ControlUnit|write_enable [3]) # (\rst~q )

	.dataa(\processor1|ControlUnit|write_enable [3]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|IR|data_out[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|IR|data_out[7]~16 .lut_mask = 16'hFAFA;
defparam \processor1|IR|data_out[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N25
dffeas \processor1|IR|data_out[0] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|IR|data_out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor1|IR|data_out[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|IR|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|IR|data_out[0] .is_wysiwyg = "true";
defparam \processor1|IR|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N0
cycloneive_lcell_comb \processor1|PC|Add0~0 (
// Equation(s):
// \processor1|PC|Add0~0_combout  = \processor1|PC|data_out [0] $ (VCC)
// \processor1|PC|Add0~1  = CARRY(\processor1|PC|data_out [0])

	.dataa(gnd),
	.datab(\processor1|PC|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\processor1|PC|Add0~0_combout ),
	.cout(\processor1|PC|Add0~1 ));
// synopsys translate_off
defparam \processor1|PC|Add0~0 .lut_mask = 16'h33CC;
defparam \processor1|PC|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N24
cycloneive_lcell_comb \processor1|PC|Add0~2 (
// Equation(s):
// \processor1|PC|Add0~2_combout  = (\processor1|ControlUnit|increment [0] & ((\processor1|PC|Add0~0_combout ))) # (!\processor1|ControlUnit|increment [0] & (\processor1|IR|data_out [0]))

	.dataa(\processor1|ControlUnit|increment [0]),
	.datab(\processor1|IR|data_out [0]),
	.datac(gnd),
	.datad(\processor1|PC|Add0~0_combout ),
	.cin(gnd),
	.combout(\processor1|PC|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|PC|Add0~2 .lut_mask = 16'hEE44;
defparam \processor1|PC|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N12
cycloneive_lcell_comb \processor1|ControlUnit|Decoder2~11 (
// Equation(s):
// \processor1|ControlUnit|Decoder2~11_combout  = (\processor1|ControlUnit|Decoder2~10_combout  & (\processor1|ControlUnit|CONTROL_COMMAND [3] & !\processor1|ControlUnit|CONTROL_COMMAND [0]))

	.dataa(\processor1|ControlUnit|Decoder2~10_combout ),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datac(gnd),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Decoder2~11_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Decoder2~11 .lut_mask = 16'h0088;
defparam \processor1|ControlUnit|Decoder2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N30
cycloneive_lcell_comb \processor1|ControlUnit|write_enable[2] (
// Equation(s):
// \processor1|ControlUnit|write_enable [2] = (GLOBAL(\processor1|ControlUnit|Selector40~1clkctrl_outclk ) & (\processor1|ControlUnit|Decoder2~11_combout )) # (!GLOBAL(\processor1|ControlUnit|Selector40~1clkctrl_outclk ) & 
// ((\processor1|ControlUnit|write_enable [2])))

	.dataa(\processor1|ControlUnit|Decoder2~11_combout ),
	.datab(gnd),
	.datac(\processor1|ControlUnit|write_enable [2]),
	.datad(\processor1|ControlUnit|Selector40~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\processor1|ControlUnit|write_enable [2]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|write_enable[2] .lut_mask = 16'hAAF0;
defparam \processor1|ControlUnit|write_enable[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N18
cycloneive_lcell_comb \processor1|PC|data_out[0]~0 (
// Equation(s):
// \processor1|PC|data_out[0]~0_combout  = (\processor1|ControlUnit|write_enable [2]) # ((\rst~q ) # (\processor1|ControlUnit|increment [0]))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|write_enable [2]),
	.datac(\rst~q ),
	.datad(\processor1|ControlUnit|increment [0]),
	.cin(gnd),
	.combout(\processor1|PC|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|PC|data_out[0]~0 .lut_mask = 16'hFFFC;
defparam \processor1|PC|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N25
dffeas \processor1|PC|data_out[0] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|PC|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|PC|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|PC|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|PC|data_out[0] .is_wysiwyg = "true";
defparam \processor1|PC|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N18
cycloneive_lcell_comb \processor1|IR|data_out~18 (
// Equation(s):
// \processor1|IR|data_out~18_combout  = (!\rst~q  & (\processor1|bus1|Mux22~7_combout  & ((\processor1|bus1|Mux23~12_combout ) # (!\processor1|ControlUnit|read_enable [4]))))

	.dataa(\processor1|ControlUnit|read_enable [4]),
	.datab(\rst~q ),
	.datac(\processor1|bus1|Mux22~7_combout ),
	.datad(\processor1|bus1|Mux23~12_combout ),
	.cin(gnd),
	.combout(\processor1|IR|data_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|IR|data_out~18 .lut_mask = 16'h3010;
defparam \processor1|IR|data_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N19
dffeas \processor1|IR|data_out[1] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|IR|data_out~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor1|IR|data_out[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|IR|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|IR|data_out[1] .is_wysiwyg = "true";
defparam \processor1|IR|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N2
cycloneive_lcell_comb \processor1|PC|Add0~3 (
// Equation(s):
// \processor1|PC|Add0~3_combout  = (\processor1|PC|data_out [1] & (!\processor1|PC|Add0~1 )) # (!\processor1|PC|data_out [1] & ((\processor1|PC|Add0~1 ) # (GND)))
// \processor1|PC|Add0~4  = CARRY((!\processor1|PC|Add0~1 ) # (!\processor1|PC|data_out [1]))

	.dataa(\processor1|PC|data_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|PC|Add0~1 ),
	.combout(\processor1|PC|Add0~3_combout ),
	.cout(\processor1|PC|Add0~4 ));
// synopsys translate_off
defparam \processor1|PC|Add0~3 .lut_mask = 16'h5A5F;
defparam \processor1|PC|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N26
cycloneive_lcell_comb \processor1|PC|Add0~5 (
// Equation(s):
// \processor1|PC|Add0~5_combout  = (\processor1|ControlUnit|increment [0] & ((\processor1|PC|Add0~3_combout ))) # (!\processor1|ControlUnit|increment [0] & (\processor1|IR|data_out [1]))

	.dataa(\processor1|ControlUnit|increment [0]),
	.datab(\processor1|IR|data_out [1]),
	.datac(gnd),
	.datad(\processor1|PC|Add0~3_combout ),
	.cin(gnd),
	.combout(\processor1|PC|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|PC|Add0~5 .lut_mask = 16'hEE44;
defparam \processor1|PC|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N27
dffeas \processor1|PC|data_out[1] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|PC|Add0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|PC|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|PC|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|PC|data_out[1] .is_wysiwyg = "true";
defparam \processor1|PC|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N4
cycloneive_lcell_comb \processor1|PC|Add0~6 (
// Equation(s):
// \processor1|PC|Add0~6_combout  = (\processor1|PC|data_out [2] & (\processor1|PC|Add0~4  $ (GND))) # (!\processor1|PC|data_out [2] & (!\processor1|PC|Add0~4  & VCC))
// \processor1|PC|Add0~7  = CARRY((\processor1|PC|data_out [2] & !\processor1|PC|Add0~4 ))

	.dataa(gnd),
	.datab(\processor1|PC|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|PC|Add0~4 ),
	.combout(\processor1|PC|Add0~6_combout ),
	.cout(\processor1|PC|Add0~7 ));
// synopsys translate_off
defparam \processor1|PC|Add0~6 .lut_mask = 16'hC30C;
defparam \processor1|PC|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N12
cycloneive_lcell_comb \processor1|IR|data_out~19 (
// Equation(s):
// \processor1|IR|data_out~19_combout  = (!\rst~q  & (\processor1|bus1|Mux21~7_combout  & ((\processor1|bus1|Mux23~12_combout ) # (!\processor1|ControlUnit|read_enable [4]))))

	.dataa(\processor1|ControlUnit|read_enable [4]),
	.datab(\rst~q ),
	.datac(\processor1|bus1|Mux21~7_combout ),
	.datad(\processor1|bus1|Mux23~12_combout ),
	.cin(gnd),
	.combout(\processor1|IR|data_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|IR|data_out~19 .lut_mask = 16'h3010;
defparam \processor1|IR|data_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N13
dffeas \processor1|IR|data_out[2] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|IR|data_out~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor1|IR|data_out[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|IR|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|IR|data_out[2] .is_wysiwyg = "true";
defparam \processor1|IR|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N20
cycloneive_lcell_comb \processor1|PC|Add0~8 (
// Equation(s):
// \processor1|PC|Add0~8_combout  = (\processor1|ControlUnit|increment [0] & (\processor1|PC|Add0~6_combout )) # (!\processor1|ControlUnit|increment [0] & ((\processor1|IR|data_out [2])))

	.dataa(\processor1|ControlUnit|increment [0]),
	.datab(gnd),
	.datac(\processor1|PC|Add0~6_combout ),
	.datad(\processor1|IR|data_out [2]),
	.cin(gnd),
	.combout(\processor1|PC|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|PC|Add0~8 .lut_mask = 16'hF5A0;
defparam \processor1|PC|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N21
dffeas \processor1|PC|data_out[2] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|PC|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|PC|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|PC|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|PC|data_out[2] .is_wysiwyg = "true";
defparam \processor1|PC|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N14
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3] (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3] = (!\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (\datamemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (!\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3] .lut_mask = 16'h0004;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N6
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode949w[3] (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode949w [3] = (!\processor1|AR|data_out [14] & (!\processor1|AR|data_out [15] & !\processor1|AR|data_out [13]))

	.dataa(\processor1|AR|data_out [14]),
	.datab(\processor1|AR|data_out [15]),
	.datac(gnd),
	.datad(\processor1|AR|data_out [13]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode949w [3]),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode949w[3] .lut_mask = 16'h0011;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode949w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0_combout  = (!\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (!\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))

	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(gnd),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0 .lut_mask = 16'h0011;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N20
cycloneive_lcell_comb \processor1|bus1|Mux20~8 (
// Equation(s):
// \processor1|bus1|Mux20~8_combout  = (\processor1|bus1|Mux20~7_combout  & ((\processor1|bus1|Mux23~12_combout ) # (!\processor1|ControlUnit|read_enable [4])))

	.dataa(\processor1|ControlUnit|read_enable [4]),
	.datab(gnd),
	.datac(\processor1|bus1|Mux20~7_combout ),
	.datad(\processor1|bus1|Mux23~12_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux20~8 .lut_mask = 16'hF050;
defparam \processor1|bus1|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N4
cycloneive_lcell_comb \processor1|AR|Add0~4 (
// Equation(s):
// \processor1|AR|Add0~4_combout  = (\processor1|AR|data_out [2] & (\processor1|AR|Add0~3  $ (GND))) # (!\processor1|AR|data_out [2] & (!\processor1|AR|Add0~3  & VCC))
// \processor1|AR|Add0~5  = CARRY((\processor1|AR|data_out [2] & !\processor1|AR|Add0~3 ))

	.dataa(\processor1|AR|data_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AR|Add0~3 ),
	.combout(\processor1|AR|Add0~4_combout ),
	.cout(\processor1|AR|Add0~5 ));
// synopsys translate_off
defparam \processor1|AR|Add0~4 .lut_mask = 16'hA50A;
defparam \processor1|AR|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N6
cycloneive_lcell_comb \processor1|AR|Add0~6 (
// Equation(s):
// \processor1|AR|Add0~6_combout  = (\processor1|AR|data_out [3] & (!\processor1|AR|Add0~5 )) # (!\processor1|AR|data_out [3] & ((\processor1|AR|Add0~5 ) # (GND)))
// \processor1|AR|Add0~7  = CARRY((!\processor1|AR|Add0~5 ) # (!\processor1|AR|data_out [3]))

	.dataa(gnd),
	.datab(\processor1|AR|data_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AR|Add0~5 ),
	.combout(\processor1|AR|Add0~6_combout ),
	.cout(\processor1|AR|Add0~7 ));
// synopsys translate_off
defparam \processor1|AR|Add0~6 .lut_mask = 16'h3C3F;
defparam \processor1|AR|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N24
cycloneive_lcell_comb \processor1|AR|data_out~7 (
// Equation(s):
// \processor1|AR|data_out~7_combout  = (\processor1|ControlUnit|increment [6] & (((\processor1|AR|Add0~6_combout )))) # (!\processor1|ControlUnit|increment [6] & (\processor1|bus1|Mux20~7_combout  & ((\processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|bus1|Mux20~7_combout ),
	.datab(\processor1|ControlUnit|increment [6]),
	.datac(\processor1|AR|Add0~6_combout ),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|AR|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AR|data_out~7 .lut_mask = 16'hE2C0;
defparam \processor1|AR|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N25
dffeas \processor1|AR|data_out[3] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AR|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|AR|data_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AR|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AR|data_out[3] .is_wysiwyg = "true";
defparam \processor1|AR|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N8
cycloneive_lcell_comb \processor1|AR|Add0~8 (
// Equation(s):
// \processor1|AR|Add0~8_combout  = (\processor1|AR|data_out [4] & (\processor1|AR|Add0~7  $ (GND))) # (!\processor1|AR|data_out [4] & (!\processor1|AR|Add0~7  & VCC))
// \processor1|AR|Add0~9  = CARRY((\processor1|AR|data_out [4] & !\processor1|AR|Add0~7 ))

	.dataa(gnd),
	.datab(\processor1|AR|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AR|Add0~7 ),
	.combout(\processor1|AR|Add0~8_combout ),
	.cout(\processor1|AR|Add0~9 ));
// synopsys translate_off
defparam \processor1|AR|Add0~8 .lut_mask = 16'hC30C;
defparam \processor1|AR|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N6
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout  = (!\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(gnd),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0 .lut_mask = 16'h3000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N30
cycloneive_lcell_comb \processor1|bus1|Mux19~8 (
// Equation(s):
// \processor1|bus1|Mux19~8_combout  = (\processor1|bus1|Mux19~7_combout  & ((\processor1|bus1|Mux23~12_combout ) # (!\processor1|ControlUnit|read_enable [4])))

	.dataa(\processor1|ControlUnit|read_enable [4]),
	.datab(\processor1|bus1|Mux19~7_combout ),
	.datac(gnd),
	.datad(\processor1|bus1|Mux23~12_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux19~8 .lut_mask = 16'hCC44;
defparam \processor1|bus1|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N18
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout  = (\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(gnd),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0 .lut_mask = 16'h00C0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux19~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N24
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3] (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3] = (!\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (\datamemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (!\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3] .lut_mask = 16'h0400;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N14
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode967w[3]~0 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode967w[3]~0_combout  = (!\processor1|AR|data_out [14] & (!\processor1|AR|data_out [15] & \processor1|AR|data_out [13]))

	.dataa(\processor1|AR|data_out [14]),
	.datab(\processor1|AR|data_out [15]),
	.datac(gnd),
	.datad(\processor1|AR|data_out [13]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode967w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode967w[3]~0 .lut_mask = 16'h1100;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode967w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N14
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout  = (\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (!\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))

	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(gnd),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0 .lut_mask = 16'h0022;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux19~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003236;
// synopsys translate_on

// Location: FF_X52_Y39_N9
dffeas \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode949w [3]),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux19~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h66E9980360F19FE584E56CBBD604461D6671B2CFDA6DB000E3CA25507EA9DD009A1C13ABAD0141F812C1F02C5D5E9DDDAC30C1B520BB1A62FCE4EA3B75AAF2FC0074C1F29639244DEAA62554969883CBDF9BD2FACE44347B43F4128D30650B7D5F1A671759ECA0B1C012D63BE2C5E6D038371A75472B17A8B27F8B56D4F67EC1A5A25582D202221EFEFFB01C0A8A226278DE6F3E58665F747B8527177546EEB41E117CC8294802DE87361D0113070D55105E02B4C064A496B15A3BC54E8D1B1B903BC617B8D37018A1C35AD6479AD53CD579960424A45EC7D223428B16C22A34E739637097F848EB232CCC3BB653E76ED83F32BD8C5260A4BC629567EA547901;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h4F011CBA11656DDE834BD06462E3DF5406396B91EE048635B04F3C57C196D3EC2056C36A957DB2CDB41957220F1AF6896BE8A86DEFAE227AE60BA00DA83DCAD9FA46559C5B31D947DBAA14CC4E48CD91ABF4CFB08BFFA6E11600016FD7CB257803FA29F2EA7E697D3FD44B520FC7CD67632D9F97AACAFF871976DF0CFD9C79381847D5A5AF73676D4C526F4A7C61579BF5A377BEBA8D5019F323571FFE527A9F292F8E3722AAE68A7B51B491B4C4F78F1A33785CA51936A71674CBE28E469F0449BA177D92535392BB532E39E54002A87212AC77E49CA79F540DFDE621DCEF6414112F3B95D4F898D069F6EBB30C65BAC9BB0113E3F6D407A94FEAB376EA3477;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h6B4826373CD55539BA7996C8C6B0EBE535555C16E1F337DE2AC47CC5902182369EBF32A5CDFA0DCEA35BBCECBDE4533983DEBF0D6537D0091DCD23927332182D3B16B8C2DA9B1ADF15879666338D65B08BD221E233190B187C80ACA5747A7FB4C39A7425207E64F4DA8CB4EB8AFD3802216232B68820B38E3DBFAD8B74141666A49BB150994F257B4B9AE2D7C9E5A667C47DAE304D33B2DBB860230ABFE6C81884C0B6F50B9CA50F75C2A564031AAF145BBCDE23700007108978975DB0EB267556F0BE766AD09C80251B2588437476A871087B6745DDEFD6C6E8F44FAE6110F6232E1F160221DEAF2F01131B5E3CC0EE30D6AEA19DF16EF92BC9BAA7622495C5;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h49E964A4A441D4EA95CC32949CE84BCE25C950241A923AAC502E06DDC3BA6639BCA73DDC98B355626A8B3F462927B68F7F649742A4B4FBFDC07DDB93A6024B9442C0DA082961B82E7EF9A878E478E9735E945F2ECDCDEE91A50D0F642143EDF7EA7DFEE63E84F951483F2620AA25B9F7F2086FA2FC04909E1323E32B33D1E267DB751AAA12FB43CF9284F18C31474F0698BE9BDE05B72617921E32FCD277B1EA66A87409290EC7A229BE812E283EA90E988C99255A89907BBE18C5A8215A7BD67D5B578DF2B0CB82F6C9E6F0BE8B0A49C3CA9D4BBE1AEC82EFB6DF9E58FB817CB6465F300AC7657B3C68FF96390CCDE21D533846AE1223191875E6E99233D020;
// synopsys translate_on

// Location: FF_X52_Y39_N27
dffeas \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux19~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~16 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 
// ))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~16 .lut_mask = 16'hF2C2;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~17 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~17_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 )) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ))))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~17 .lut_mask = 16'hAFC0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N0
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3] (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3] = (\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (\datamemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3] .lut_mask = 16'h8000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N28
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout  = (\processor1|AR|data_out [14] & (\processor1|AR|data_out [15] & \processor1|AR|data_out [13]))

	.dataa(\processor1|AR|data_out [14]),
	.datab(\processor1|AR|data_out [15]),
	.datac(gnd),
	.datad(\processor1|AR|data_out [13]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0 .lut_mask = 16'h8800;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N2
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout  = (\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(gnd),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0 .lut_mask = 16'hC000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux19~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux19~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N12
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3] (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3] = (\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (\datamemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (!\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3] .lut_mask = 16'h0008;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N10
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1000w[3]~0 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1000w[3]~0_combout  = (!\processor1|AR|data_out [14] & (\processor1|AR|data_out [15] & !\processor1|AR|data_out [13]))

	.dataa(\processor1|AR|data_out [14]),
	.datab(\processor1|AR|data_out [15]),
	.datac(gnd),
	.datad(\processor1|AR|data_out [13]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1000w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1000w[3]~0 .lut_mask = 16'h0044;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1000w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N30
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0_combout  = (!\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (!\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(gnd),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0 .lut_mask = 16'h0300;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux19~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N2
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~18 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ) # 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~18 .lut_mask = 16'hCBC8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux19~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~19 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~19_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout  & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ) 
// # ((!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout  & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~19 .lut_mask = 16'hBC8C;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout  = \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N17
dffeas \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4 (
	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~17_combout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~19_combout ),
	.datac(gnd),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4 .lut_mask = 16'hCCAA;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N2
cycloneive_lcell_comb \processor1|bus1|Mux18~8 (
// Equation(s):
// \processor1|bus1|Mux18~8_combout  = (\processor1|bus1|Mux18~7_combout  & ((\processor1|bus1|Mux23~12_combout ) # (!\processor1|ControlUnit|read_enable [4])))

	.dataa(\processor1|bus1|Mux23~12_combout ),
	.datab(\processor1|bus1|Mux18~7_combout ),
	.datac(gnd),
	.datad(\processor1|ControlUnit|read_enable [4]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux18~8 .lut_mask = 16'h88CC;
defparam \processor1|bus1|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux18~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 5;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 5;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C1C;
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux18~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 5;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 5;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode949w [3]),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux18~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = 2048'h9B375EB07D9AC47431B1CA4F9586404CBA4C5080EEC14243A89B8FE99016D6C50D58B016B4E519385A90C348813DA554546DC0E621CA595B65E9C59C3A9A881F1277338C2AC9A0126695D4ACAA7DBC655C342E272A2DF14B619E0B20D5D41BDDB736A93A7945F2224D0D6BC1349D3BB00C8BAE9B5252464303B12822E072C3EC51DF3BE4A28C64384D673FDA0354517AEED7E4E21D6ACF37F685199603903A2FBB579D0A224F42535BD8F7B06CA81140A23D4C30EC7C4712B80766D19EE680994F8296C340B90D1ED9BACF5BF5D151F3CC6CAA0F4FF9E4A7E2A836E0FDD5F6057288EE34149DF8B4E48C6735A3B83E2052FEFC1AD8BF8E1B2132330BB2D5C221;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = 2048'hAECB133E20ED71D87C700464328954B477936E8C4E6BFC4BF1116F26AA330E7476887EC50ABD02D914CEE01B15DC6433016B5632B4C73BA474D9A07A0F0551CE002E3679395214B8446709AE3F637E38A453E5F424704CC3B9D9A2BB4E9F645BB2010CEC474E4D396EA973230C674A9BE236974F903F031A1554F2E36A6FD2CBDFA460FA8FED286A5DE50E0546F2ECA51AB41E7D6977E44169E099F4A6B4E8B996981FC08D8D103D0DF3CD308B504337CDBF37EF2BE0A2755A68B48092D20CDC915B7493AB938563612270F50E2C762751BAED74143CFD0AC1F929EEAB4D34F4EC9A89EBC2BA3F8FA1EAEB42E7B150A251FE105310AE79B1734188BC5832724B;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = 2048'h4287C1A205D944E9A4E8975588C4F03DEAB1B1AACFC1F55303FEDF2F74AB3FF01128BF8624CF079763D3909E1009414B397419C1A0517BD50E96BF03155FE8ADF99B9227730D1E2FCC3037692F6F0B084B9758BE2FD7B105C975631755D0B86A44060B5099AC25D38E9378D1BE8A64BFBB5B8B662459028BBADEF40CD68FFA04D3AE81E71C27140443C154FB3FD76AEE407A64E6DA18B9342BE9B15A862A094D29251270078CB6A487E67A766E322E35424EA8C5F7CDC50E9418E3687F1B3D4AC48677600154697FC5F57402C32DACECD96D8E444489192F7F61D8CFFACFED97F6AA6C0C2FFA2A994F2F1938663C0B80E2F88D92A6DE32D68D0B1D767BB4DBC0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = 2048'h287557F48ED42FCB54BBF534F1802D5EF3EC8882F8FC46F2290F33CAFD6968FA8C77640BC955EFEAB34CF089AA1A7521668DC6ED2DAC11F2F4A49E9361A01A6A8EBC42266B18E6F1E7AF7A21922D9EEAAEFB10043B741D8CD1C5FFCAF478F041FCF5BB018052B986B82893492DDBFDEFB2149FBA583C9E9BF7DFC1C138F7B31C9CAA502163C83FA438A518F4FB473375676458DA5A5A1047D1DFD6399769F3545CCDE72DE052AF6B0376B1A6F5878D8D2A60053761907A38F653B0AB86C405A30FDA4EA9D031DA1D6DE8B7A70D4CA153FFBAA6C93EDA270213AC0B7CCD518F6960516AF2565B9AE2498E8F09F9F27592EF423057AA4ED764C5EDCE700FC20080;
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux18~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 5;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 5;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~20 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 )))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  & (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~20 .lut_mask = 16'hCEC2;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~21 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~21_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 )))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~21 .lut_mask = 16'hCFA0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux18~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 5;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 5;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux18~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 5;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 5;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~22 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 )))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  & (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~22 .lut_mask = 16'hCEC2;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux18~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 5;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 5;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux18~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 5;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 5;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~23 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~23_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 )))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout ))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~23 .lut_mask = 16'hEC64;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N18
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5 (
	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~21_combout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~23_combout ),
	.datac(gnd),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5 .lut_mask = 16'hCCAA;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux17~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 6;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 6;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux17~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 6;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 6;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux17~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 6;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 6;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux17~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 6;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 6;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X59_Y43_N11
dffeas \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor1|AR|data_out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N0
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~24 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout )) 
// # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout )))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~24 .lut_mask = 16'hFA0C;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N22
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~25 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~25_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout  & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ) 
// # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~25 .lut_mask = 16'hCAF0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux17~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 6;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 6;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux17~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 6;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 6;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux17~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 6;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 6;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000348F;
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode949w [3]),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux17~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = 2048'h4C17F5CC12ADCF7CBB6A43B28F1FD4E96937949E712AEE28BE824A2CB7684FFC4BEEFB59A2DD4AD462E069250A8B094DB4347C485CED4F3813FE36778EC1E6A948A6B8DFFAC456FFEC48DD2D8B5763D4A15423398D3336ED6193F79889826DE0485F59278507BF6C9B6903427B6DFB1FBFFB8A2094695F9ED1B0D896034F5DE60E25A281F93695D4AC37D587E2D3F86EA8A86C1339C92B59006C9384F3FD75E1508A71C2561E2E16893589BC70ABB8699DFD5093F8B571523958BF414655FA54FC72E7566A5469D2B03987A6567F8DD9D0334CF7710C4EA299607E3A6EB32355EF4107210DA8F4A78113F9293C249502D30880FCCB5F48E409CA0325297A191F;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = 2048'h82FE4FBC4D1D8752FA62B4227C92A76A9E3723067B237D19A07E94268B21C984E57FF187CF4710B9317C64F6531D2DDA81C3FB092443BE95BC1E693E0E2832C4A9A9E24F63CC22C24174FCE54D1984D7E89843C113703C398F521E4967AEDF4F67C2D374C165EF68FA7B02ECED72BB8A7772F6F2F32ED6C3EF0B5176F3AA701BEDFF61B2850918BFB8EAAD2EA8B97DF7CBDE403BE04E8F9D6F471BCC70E201F3298CF8E3163250A5ED7B1CC2AB6DD60CAB1909DF84C3A9A4B40A4F7D83F60D01BBE5ECB9697BDB3A3F33FA4DAF0096DECC3299AE74FDDED573ACB5B2668C33D28C632BE9F9D50DAB8B7234AA1F499CD8F5F3680B54909E4DB95F1AAC0931055A;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'h8E70ADD608ACB4ACF9744CE4AC16BB23D2C6BE065E80D6C5577E861A08FF5F5B5EC68324D142333D22EFE520F1C54980F9BAD8AA6F3B70F4B25608B57825D0A561613930283BC6264B020A025D8A7F733781B03BAD9816796DAA34B98E29654CE53B51334F5E766E6FF54E3BEC84D176F4A5AF3984A6E47D705CDB938D1B90667BAD441670901313F8DF6E3D75FDCE34C959D2BDBF00E0B4E3BCDCC9E8D45B029624F854521552E5700C86DF255129781ECE5C7C9B3775AF1682FC10B0F55F54BA6E2D9DC8EC876326C4273092C7818243776B89DE3EE71240826E7CD67D1354479457F9BB5B766EA462D5E35DBF58ACDDA5E70C0A23ADCA49971749A1907960;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'hB39C19FC01F9AE826B2D3E5E68434D560F879B28405DDDBDEBE03380ADC971C1544D2C0C72AD6140EFFBE909814ED469FA5769BCCDC242096903D7A7745F6588A27DBDCCFFF7615FD334F245D085773120A33963BED35AF1E6011B5CBA89E26CB881EFA15D060774464A544AC82A477378B67F8F5694D5FF46222215E611E41BA09C41A26ECF4F8BB0D77541666993F2EB21ED3754754C40B8667BB5577BFC58A67F8C6784A54EA339F42BE180E1D50C594D004F80848123035E343AE676F4243FFC0AB009C038936293ADD862C7860FA32349AF9B9FB6E22E9C0A14EB1D7B088ADF52E7A4407144C6BACA83575270602966AD8A9D9AB0FCDDC8A3C4BA599007;
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~26 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ) # 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & !\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~26 .lut_mask = 16'hF0AC;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~27 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~27_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout )) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ))))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~27 .lut_mask = 16'hBBC0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N5
dffeas \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor1|AR|data_out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N4
cycloneive_lcell_comb \processor1|bus1|Mux23~9 (
// Equation(s):
// \processor1|bus1|Mux23~9_combout  = (\processor1|ControlUnit|read_enable [4] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) # (!\processor1|ControlUnit|read_enable [4] & (\processor1|ControlUnit|read_enable [1]))

	.dataa(\processor1|ControlUnit|read_enable [1]),
	.datab(\processor1|ControlUnit|read_enable [4]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|bus1|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux23~9 .lut_mask = 16'hE2E2;
defparam \processor1|bus1|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N6
cycloneive_lcell_comb \processor1|PC|Add0~9 (
// Equation(s):
// \processor1|PC|Add0~9_combout  = (\processor1|PC|data_out [3] & (!\processor1|PC|Add0~7 )) # (!\processor1|PC|data_out [3] & ((\processor1|PC|Add0~7 ) # (GND)))
// \processor1|PC|Add0~10  = CARRY((!\processor1|PC|Add0~7 ) # (!\processor1|PC|data_out [3]))

	.dataa(\processor1|PC|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|PC|Add0~7 ),
	.combout(\processor1|PC|Add0~9_combout ),
	.cout(\processor1|PC|Add0~10 ));
// synopsys translate_off
defparam \processor1|PC|Add0~9 .lut_mask = 16'h5A5F;
defparam \processor1|PC|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N8
cycloneive_lcell_comb \processor1|PC|Add0~12 (
// Equation(s):
// \processor1|PC|Add0~12_combout  = (\processor1|PC|data_out [4] & (\processor1|PC|Add0~10  $ (GND))) # (!\processor1|PC|data_out [4] & (!\processor1|PC|Add0~10  & VCC))
// \processor1|PC|Add0~13  = CARRY((\processor1|PC|data_out [4] & !\processor1|PC|Add0~10 ))

	.dataa(\processor1|PC|data_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|PC|Add0~10 ),
	.combout(\processor1|PC|Add0~12_combout ),
	.cout(\processor1|PC|Add0~13 ));
// synopsys translate_off
defparam \processor1|PC|Add0~12 .lut_mask = 16'hA50A;
defparam \processor1|PC|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N0
cycloneive_lcell_comb \processor1|IR|data_out~21 (
// Equation(s):
// \processor1|IR|data_out~21_combout  = (\processor1|bus1|Mux19~7_combout  & (!\rst~q  & ((\processor1|bus1|Mux23~12_combout ) # (!\processor1|ControlUnit|read_enable [4]))))

	.dataa(\processor1|ControlUnit|read_enable [4]),
	.datab(\processor1|bus1|Mux19~7_combout ),
	.datac(\rst~q ),
	.datad(\processor1|bus1|Mux23~12_combout ),
	.cin(gnd),
	.combout(\processor1|IR|data_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|IR|data_out~21 .lut_mask = 16'h0C04;
defparam \processor1|IR|data_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N1
dffeas \processor1|IR|data_out[4] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|IR|data_out~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor1|IR|data_out[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|IR|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|IR|data_out[4] .is_wysiwyg = "true";
defparam \processor1|IR|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N30
cycloneive_lcell_comb \processor1|PC|Add0~14 (
// Equation(s):
// \processor1|PC|Add0~14_combout  = (\processor1|ControlUnit|increment [0] & (\processor1|PC|Add0~12_combout )) # (!\processor1|ControlUnit|increment [0] & ((\processor1|IR|data_out [4])))

	.dataa(\processor1|ControlUnit|increment [0]),
	.datab(gnd),
	.datac(\processor1|PC|Add0~12_combout ),
	.datad(\processor1|IR|data_out [4]),
	.cin(gnd),
	.combout(\processor1|PC|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|PC|Add0~14 .lut_mask = 16'hF5A0;
defparam \processor1|PC|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N31
dffeas \processor1|PC|data_out[4] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|PC|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|PC|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|PC|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|PC|data_out[4] .is_wysiwyg = "true";
defparam \processor1|PC|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N22
cycloneive_lcell_comb \processor1|IR|data_out~22 (
// Equation(s):
// \processor1|IR|data_out~22_combout  = (!\rst~q  & (\processor1|bus1|Mux18~7_combout  & ((\processor1|bus1|Mux23~12_combout ) # (!\processor1|ControlUnit|read_enable [4]))))

	.dataa(\rst~q ),
	.datab(\processor1|bus1|Mux18~7_combout ),
	.datac(\processor1|bus1|Mux23~12_combout ),
	.datad(\processor1|ControlUnit|read_enable [4]),
	.cin(gnd),
	.combout(\processor1|IR|data_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|IR|data_out~22 .lut_mask = 16'h4044;
defparam \processor1|IR|data_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N23
dffeas \processor1|IR|data_out[5] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|IR|data_out~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor1|IR|data_out[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|IR|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|IR|data_out[5] .is_wysiwyg = "true";
defparam \processor1|IR|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N10
cycloneive_lcell_comb \processor1|PC|Add0~15 (
// Equation(s):
// \processor1|PC|Add0~15_combout  = (\processor1|PC|data_out [5] & (!\processor1|PC|Add0~13 )) # (!\processor1|PC|data_out [5] & ((\processor1|PC|Add0~13 ) # (GND)))
// \processor1|PC|Add0~16  = CARRY((!\processor1|PC|Add0~13 ) # (!\processor1|PC|data_out [5]))

	.dataa(gnd),
	.datab(\processor1|PC|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|PC|Add0~13 ),
	.combout(\processor1|PC|Add0~15_combout ),
	.cout(\processor1|PC|Add0~16 ));
// synopsys translate_off
defparam \processor1|PC|Add0~15 .lut_mask = 16'h3C3F;
defparam \processor1|PC|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N16
cycloneive_lcell_comb \processor1|PC|Add0~17 (
// Equation(s):
// \processor1|PC|Add0~17_combout  = (\processor1|ControlUnit|increment [0] & ((\processor1|PC|Add0~15_combout ))) # (!\processor1|ControlUnit|increment [0] & (\processor1|IR|data_out [5]))

	.dataa(\processor1|ControlUnit|increment [0]),
	.datab(gnd),
	.datac(\processor1|IR|data_out [5]),
	.datad(\processor1|PC|Add0~15_combout ),
	.cin(gnd),
	.combout(\processor1|PC|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|PC|Add0~17 .lut_mask = 16'hFA50;
defparam \processor1|PC|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N17
dffeas \processor1|PC|data_out[5] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|PC|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|PC|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|PC|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|PC|data_out[5] .is_wysiwyg = "true";
defparam \processor1|PC|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N12
cycloneive_lcell_comb \processor1|PC|Add0~18 (
// Equation(s):
// \processor1|PC|Add0~18_combout  = (\processor1|PC|data_out [6] & (\processor1|PC|Add0~16  $ (GND))) # (!\processor1|PC|data_out [6] & (!\processor1|PC|Add0~16  & VCC))
// \processor1|PC|Add0~19  = CARRY((\processor1|PC|data_out [6] & !\processor1|PC|Add0~16 ))

	.dataa(gnd),
	.datab(\processor1|PC|data_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|PC|Add0~16 ),
	.combout(\processor1|PC|Add0~18_combout ),
	.cout(\processor1|PC|Add0~19 ));
// synopsys translate_off
defparam \processor1|PC|Add0~18 .lut_mask = 16'hC30C;
defparam \processor1|PC|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N2
cycloneive_lcell_comb \processor1|IR|data_out~23 (
// Equation(s):
// \processor1|IR|data_out~23_combout  = (!\rst~q  & (\processor1|bus1|Mux17~7_combout  & ((\processor1|bus1|Mux23~12_combout ) # (!\processor1|ControlUnit|read_enable [4]))))

	.dataa(\processor1|ControlUnit|read_enable [4]),
	.datab(\processor1|bus1|Mux23~12_combout ),
	.datac(\rst~q ),
	.datad(\processor1|bus1|Mux17~7_combout ),
	.cin(gnd),
	.combout(\processor1|IR|data_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|IR|data_out~23 .lut_mask = 16'h0D00;
defparam \processor1|IR|data_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N3
dffeas \processor1|IR|data_out[6] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|IR|data_out~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor1|IR|data_out[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|IR|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|IR|data_out[6] .is_wysiwyg = "true";
defparam \processor1|IR|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N10
cycloneive_lcell_comb \processor1|PC|Add0~20 (
// Equation(s):
// \processor1|PC|Add0~20_combout  = (\processor1|ControlUnit|increment [0] & (\processor1|PC|Add0~18_combout )) # (!\processor1|ControlUnit|increment [0] & ((\processor1|IR|data_out [6])))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|increment [0]),
	.datac(\processor1|PC|Add0~18_combout ),
	.datad(\processor1|IR|data_out [6]),
	.cin(gnd),
	.combout(\processor1|PC|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|PC|Add0~20 .lut_mask = 16'hF3C0;
defparam \processor1|PC|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N11
dffeas \processor1|PC|data_out[6] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|PC|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|PC|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|PC|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|PC|data_out[6] .is_wysiwyg = "true";
defparam \processor1|PC|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N14
cycloneive_lcell_comb \processor1|bus1|Mux16~7 (
// Equation(s):
// \processor1|bus1|Mux16~7_combout  = (\processor1|bus1|Mux16~6_combout  & ((\processor1|bus1|Mux23~12_combout ) # (!\processor1|ControlUnit|read_enable [4])))

	.dataa(\processor1|ControlUnit|read_enable [4]),
	.datab(gnd),
	.datac(\processor1|bus1|Mux23~12_combout ),
	.datad(\processor1|bus1|Mux16~6_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux16~7 .lut_mask = 16'hF500;
defparam \processor1|bus1|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux16~7_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 7;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 7;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux16~7_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 7;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 7;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018A6;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux16~7_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 7;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 7;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode949w [3]),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux16~7_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = 2048'hCB14EF5EC1E6F3E868E319E32BDF43E43B375EFB2B3E3DE90039BDDB93C2A6BF256EA3C1DA356C42FA72BA016E7AF2004E23084B5C6C69EAF9460E5945343A307CE2D1B69B37961F1A4335664EE877A6B2568A0D41187188F88ED6C7C3A6BF0E72B9640DD339D26781DF28A8FCBE3FCA1493A2BF6DF4AF70341B83DBFE85998A8C7CAA9AB30D83C75D8DFD6D00193226FFC291B580FA7E4F8F3C43C2F30D66208EABAD2E9EDA1F8AE2EE26B0460768DB2C0117FBEDE8F277F40B4D24B28A58228639AD99ABDD10802B6A37E7492CBD832CF8CE3B42E2DB6449199C42128AEEBACF00F21922A5E3D78CDE877AEC72F22632786BD5ADCF7F0D727EC9F85BE18040;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = 2048'hA67B74D474D383056EE450866F2D5B8A59BE23DA81F62237C99BE0D7E1220F095F1FB0D25390930FA86BE77308CE6374CF0E4D94BEFCC024746EACFECF36AC58804BFC3AEC674971A9546A63F96262437F07842A50DE607E3D358C05239E6063DD14D915C456DD4DBE303539A2B0593179ABC8F9E5BFD7932F55445028F2D2676EF8A514CB3841C705FC7865EC1D9E84612953B9061035E9E7236C5CED65B8103ADEA7107B32416AC2D8814BB92498A0DA14770522AF93EB26EA1C09644A02214B9F8D015417C78AC17AE15CF2B96E3DCAA7028813E6F1DA2C3F14A4998E87EC97D3A01935A3EAF7A7F66CD47BEEB997F4524DCDEF7258ED389851B63CA7AD00;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = 2048'hCDB67A9360AECD7D07ECBE5BEBA591F697026B45449AF70D338C14D315B02FB4B497AB48B5AFB7B21605CC92EFF3E4867FB9C90DFFB65F52871C775D6F768D955DF5031E4DCFA9A20330BA8C0154562BA829AA23670204A9E32A591AB900BF544071153F6266FD35AE20D55969F7990840F83C679B777D4A34935EBF5E662F554B224B2E145F00DB6B33BAB7F66FF48179903AB35F0050267C0040324D21E1DBA9968FCEC0CADFB10E1085E8693A5C9AAF361ABF1363F3492891793419B7F684961689DD2F3709DAC500C21CC8F3B16A0D498644241D2BE9FF6BF5FE3C1E465DD129FFB6A8200139363ADADA5E361DE834995CCBBD3B15C78637BE86EE1F31C7;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = 2048'hFC28A91F03BC9C768E04D173C58F8015C345B2A86218D75773CE1EFBDF923CE4E21994C06A711A0B1CC1E1332F46B460707BD44D18D070EDAFD9490BE6A6366217D12F29DA98156F9C71ACB408CF85D60C89457AE3070D998EEC46B64146981C4B7254E9AF4ED30310319A01D741F852E9F50341613DD21630137298AE6D47A7569DD89A08247990FC19AA0B65261F818120E5B58CBF15E9BA417041C307EFE6491ED2C06798D32438E09381F33E5A3EBC77D1F6CB3A988560C3CC7416759D4F261899A5DA79ACAC8AAD264B33725B0B4D3CAC7BEF85321FD41FCBB2B6A2415DA4032EA8D2D09642161EEC76F8BF77EDEC44F487A6305A1F52C952C87C8E0000;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~28 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 )) 
// # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 )))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~28 .lut_mask = 16'hE3E0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~29 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~29_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 )) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ))))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~29 .lut_mask = 16'hAFC0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux16~7_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 7;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 7;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux16~7_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 7;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 7;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux16~7_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 7;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 7;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~30 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ) # 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~30 .lut_mask = 16'hCBC8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux16~7_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 7;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 7;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~31 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~31_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 )))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~31 .lut_mask = 16'hF858;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7 (
	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~29_combout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~31_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7 .lut_mask = 16'hEE22;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N6
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N16
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h000F;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N26
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(gnd),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~8 .lut_mask = 16'hFFAF;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N23
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N8
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~30 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ) # 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  
// & ((!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~30 .lut_mask = 16'hF0CA;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N10
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~31 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~31_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout )) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ))))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~31 .lut_mask = 16'hAFC0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N20
cycloneive_lcell_comb \processor1|ControlUnit|Decoder2~13 (
// Equation(s):
// \processor1|ControlUnit|Decoder2~13_combout  = (\processor1|ControlUnit|Decoder2~6_combout  & (\processor1|ControlUnit|CONTROL_COMMAND [0] & (!\processor1|ControlUnit|CONTROL_COMMAND [3] & !\processor1|ControlUnit|CONTROL_COMMAND [1])))

	.dataa(\processor1|ControlUnit|Decoder2~6_combout ),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Decoder2~13_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Decoder2~13 .lut_mask = 16'h0008;
defparam \processor1|ControlUnit|Decoder2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N22
cycloneive_lcell_comb \processor1|ControlUnit|increment[5] (
// Equation(s):
// \processor1|ControlUnit|increment [5] = (GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & (\processor1|ControlUnit|Decoder2~13_combout )) # (!GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & ((\processor1|ControlUnit|increment [5])))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|Decoder2~13_combout ),
	.datac(\processor1|ControlUnit|increment [5]),
	.datad(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\processor1|ControlUnit|increment [5]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|increment[5] .lut_mask = 16'hCCF0;
defparam \processor1|ControlUnit|increment[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N14
cycloneive_lcell_comb \processor1|reg_r3|Add0~0 (
// Equation(s):
// \processor1|reg_r3|Add0~0_combout  = \processor1|reg_r3|data_out [0] $ (VCC)
// \processor1|reg_r3|Add0~1  = CARRY(\processor1|reg_r3|data_out [0])

	.dataa(gnd),
	.datab(\processor1|reg_r3|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\processor1|reg_r3|Add0~0_combout ),
	.cout(\processor1|reg_r3|Add0~1 ));
// synopsys translate_off
defparam \processor1|reg_r3|Add0~0 .lut_mask = 16'h33CC;
defparam \processor1|reg_r3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N8
cycloneive_lcell_comb \processor1|reg_r3|data_out~0 (
// Equation(s):
// \processor1|reg_r3|data_out~0_combout  = (\processor1|ControlUnit|increment [5] & (((\processor1|reg_r3|Add0~0_combout )))) # (!\processor1|ControlUnit|increment [5] & (\processor1|bus1|Mux23~11_combout  & ((\processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|bus1|Mux23~11_combout ),
	.datab(\processor1|ControlUnit|increment [5]),
	.datac(\processor1|reg_r3|Add0~0_combout ),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|reg_r3|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|reg_r3|data_out~0 .lut_mask = 16'hE2C0;
defparam \processor1|reg_r3|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N20
cycloneive_lcell_comb \processor1|reg_r3|data_out[0]~1 (
// Equation(s):
// \processor1|reg_r3|data_out[0]~1_combout  = (\rst~q ) # (\processor1|ControlUnit|increment [5])

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\processor1|ControlUnit|increment [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|reg_r3|data_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|reg_r3|data_out[0]~1 .lut_mask = 16'hFAFA;
defparam \processor1|reg_r3|data_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N9
dffeas \processor1|reg_r3|data_out[0] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|reg_r3|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|reg_r3|data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|reg_r3|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|reg_r3|data_out[0] .is_wysiwyg = "true";
defparam \processor1|reg_r3|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N16
cycloneive_lcell_comb \processor1|reg_r3|Add0~2 (
// Equation(s):
// \processor1|reg_r3|Add0~2_combout  = (\processor1|reg_r3|data_out [1] & (!\processor1|reg_r3|Add0~1 )) # (!\processor1|reg_r3|data_out [1] & ((\processor1|reg_r3|Add0~1 ) # (GND)))
// \processor1|reg_r3|Add0~3  = CARRY((!\processor1|reg_r3|Add0~1 ) # (!\processor1|reg_r3|data_out [1]))

	.dataa(\processor1|reg_r3|data_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|reg_r3|Add0~1 ),
	.combout(\processor1|reg_r3|Add0~2_combout ),
	.cout(\processor1|reg_r3|Add0~3 ));
// synopsys translate_off
defparam \processor1|reg_r3|Add0~2 .lut_mask = 16'h5A5F;
defparam \processor1|reg_r3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N10
cycloneive_lcell_comb \processor1|reg_r3|data_out~2 (
// Equation(s):
// \processor1|reg_r3|data_out~2_combout  = (\processor1|ControlUnit|increment [5] & (((\processor1|reg_r3|Add0~2_combout )))) # (!\processor1|ControlUnit|increment [5] & (\processor1|bus1|Mux22~7_combout  & (\processor1|bus1|Mux23~14_combout )))

	.dataa(\processor1|bus1|Mux22~7_combout ),
	.datab(\processor1|bus1|Mux23~14_combout ),
	.datac(\processor1|ControlUnit|increment [5]),
	.datad(\processor1|reg_r3|Add0~2_combout ),
	.cin(gnd),
	.combout(\processor1|reg_r3|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|reg_r3|data_out~2 .lut_mask = 16'hF808;
defparam \processor1|reg_r3|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N11
dffeas \processor1|reg_r3|data_out[1] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|reg_r3|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|reg_r3|data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|reg_r3|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|reg_r3|data_out[1] .is_wysiwyg = "true";
defparam \processor1|reg_r3|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N18
cycloneive_lcell_comb \processor1|reg_r3|Add0~4 (
// Equation(s):
// \processor1|reg_r3|Add0~4_combout  = (\processor1|reg_r3|data_out [2] & (\processor1|reg_r3|Add0~3  $ (GND))) # (!\processor1|reg_r3|data_out [2] & (!\processor1|reg_r3|Add0~3  & VCC))
// \processor1|reg_r3|Add0~5  = CARRY((\processor1|reg_r3|data_out [2] & !\processor1|reg_r3|Add0~3 ))

	.dataa(\processor1|reg_r3|data_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|reg_r3|Add0~3 ),
	.combout(\processor1|reg_r3|Add0~4_combout ),
	.cout(\processor1|reg_r3|Add0~5 ));
// synopsys translate_off
defparam \processor1|reg_r3|Add0~4 .lut_mask = 16'hA50A;
defparam \processor1|reg_r3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N12
cycloneive_lcell_comb \processor1|reg_r3|data_out~3 (
// Equation(s):
// \processor1|reg_r3|data_out~3_combout  = (\processor1|ControlUnit|increment [5] & (((\processor1|reg_r3|Add0~4_combout )))) # (!\processor1|ControlUnit|increment [5] & (\processor1|bus1|Mux21~7_combout  & (\processor1|bus1|Mux23~14_combout )))

	.dataa(\processor1|bus1|Mux21~7_combout ),
	.datab(\processor1|bus1|Mux23~14_combout ),
	.datac(\processor1|ControlUnit|increment [5]),
	.datad(\processor1|reg_r3|Add0~4_combout ),
	.cin(gnd),
	.combout(\processor1|reg_r3|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|reg_r3|data_out~3 .lut_mask = 16'hF808;
defparam \processor1|reg_r3|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N13
dffeas \processor1|reg_r3|data_out[2] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|reg_r3|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|reg_r3|data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|reg_r3|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|reg_r3|data_out[2] .is_wysiwyg = "true";
defparam \processor1|reg_r3|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N20
cycloneive_lcell_comb \processor1|reg_r3|Add0~6 (
// Equation(s):
// \processor1|reg_r3|Add0~6_combout  = (\processor1|reg_r3|data_out [3] & (!\processor1|reg_r3|Add0~5 )) # (!\processor1|reg_r3|data_out [3] & ((\processor1|reg_r3|Add0~5 ) # (GND)))
// \processor1|reg_r3|Add0~7  = CARRY((!\processor1|reg_r3|Add0~5 ) # (!\processor1|reg_r3|data_out [3]))

	.dataa(\processor1|reg_r3|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|reg_r3|Add0~5 ),
	.combout(\processor1|reg_r3|Add0~6_combout ),
	.cout(\processor1|reg_r3|Add0~7 ));
// synopsys translate_off
defparam \processor1|reg_r3|Add0~6 .lut_mask = 16'h5A5F;
defparam \processor1|reg_r3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N30
cycloneive_lcell_comb \processor1|reg_r3|data_out~4 (
// Equation(s):
// \processor1|reg_r3|data_out~4_combout  = (\processor1|ControlUnit|increment [5] & (((\processor1|reg_r3|Add0~6_combout )))) # (!\processor1|ControlUnit|increment [5] & (\processor1|bus1|Mux20~7_combout  & (\processor1|bus1|Mux23~14_combout )))

	.dataa(\processor1|bus1|Mux20~7_combout ),
	.datab(\processor1|bus1|Mux23~14_combout ),
	.datac(\processor1|ControlUnit|increment [5]),
	.datad(\processor1|reg_r3|Add0~6_combout ),
	.cin(gnd),
	.combout(\processor1|reg_r3|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|reg_r3|data_out~4 .lut_mask = 16'hF808;
defparam \processor1|reg_r3|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N31
dffeas \processor1|reg_r3|data_out[3] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|reg_r3|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|reg_r3|data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|reg_r3|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|reg_r3|data_out[3] .is_wysiwyg = "true";
defparam \processor1|reg_r3|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N22
cycloneive_lcell_comb \processor1|reg_r3|Add0~8 (
// Equation(s):
// \processor1|reg_r3|Add0~8_combout  = (\processor1|reg_r3|data_out [4] & (\processor1|reg_r3|Add0~7  $ (GND))) # (!\processor1|reg_r3|data_out [4] & (!\processor1|reg_r3|Add0~7  & VCC))
// \processor1|reg_r3|Add0~9  = CARRY((\processor1|reg_r3|data_out [4] & !\processor1|reg_r3|Add0~7 ))

	.dataa(gnd),
	.datab(\processor1|reg_r3|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|reg_r3|Add0~7 ),
	.combout(\processor1|reg_r3|Add0~8_combout ),
	.cout(\processor1|reg_r3|Add0~9 ));
// synopsys translate_off
defparam \processor1|reg_r3|Add0~8 .lut_mask = 16'hC30C;
defparam \processor1|reg_r3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N0
cycloneive_lcell_comb \processor1|reg_r3|data_out~5 (
// Equation(s):
// \processor1|reg_r3|data_out~5_combout  = (\processor1|ControlUnit|increment [5] & (((\processor1|reg_r3|Add0~8_combout )))) # (!\processor1|ControlUnit|increment [5] & (\processor1|bus1|Mux19~7_combout  & ((\processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|bus1|Mux19~7_combout ),
	.datab(\processor1|ControlUnit|increment [5]),
	.datac(\processor1|reg_r3|Add0~8_combout ),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|reg_r3|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|reg_r3|data_out~5 .lut_mask = 16'hE2C0;
defparam \processor1|reg_r3|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N1
dffeas \processor1|reg_r3|data_out[4] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|reg_r3|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|reg_r3|data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|reg_r3|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|reg_r3|data_out[4] .is_wysiwyg = "true";
defparam \processor1|reg_r3|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N24
cycloneive_lcell_comb \processor1|reg_r3|Add0~10 (
// Equation(s):
// \processor1|reg_r3|Add0~10_combout  = (\processor1|reg_r3|data_out [5] & (!\processor1|reg_r3|Add0~9 )) # (!\processor1|reg_r3|data_out [5] & ((\processor1|reg_r3|Add0~9 ) # (GND)))
// \processor1|reg_r3|Add0~11  = CARRY((!\processor1|reg_r3|Add0~9 ) # (!\processor1|reg_r3|data_out [5]))

	.dataa(gnd),
	.datab(\processor1|reg_r3|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|reg_r3|Add0~9 ),
	.combout(\processor1|reg_r3|Add0~10_combout ),
	.cout(\processor1|reg_r3|Add0~11 ));
// synopsys translate_off
defparam \processor1|reg_r3|Add0~10 .lut_mask = 16'h3C3F;
defparam \processor1|reg_r3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N2
cycloneive_lcell_comb \processor1|reg_r3|data_out~6 (
// Equation(s):
// \processor1|reg_r3|data_out~6_combout  = (\processor1|ControlUnit|increment [5] & (((\processor1|reg_r3|Add0~10_combout )))) # (!\processor1|ControlUnit|increment [5] & (\processor1|bus1|Mux18~7_combout  & ((\processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|bus1|Mux18~7_combout ),
	.datab(\processor1|reg_r3|Add0~10_combout ),
	.datac(\processor1|ControlUnit|increment [5]),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|reg_r3|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|reg_r3|data_out~6 .lut_mask = 16'hCAC0;
defparam \processor1|reg_r3|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N3
dffeas \processor1|reg_r3|data_out[5] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|reg_r3|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|reg_r3|data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|reg_r3|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|reg_r3|data_out[5] .is_wysiwyg = "true";
defparam \processor1|reg_r3|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N26
cycloneive_lcell_comb \processor1|reg_r3|Add0~12 (
// Equation(s):
// \processor1|reg_r3|Add0~12_combout  = (\processor1|reg_r3|data_out [6] & (\processor1|reg_r3|Add0~11  $ (GND))) # (!\processor1|reg_r3|data_out [6] & (!\processor1|reg_r3|Add0~11  & VCC))
// \processor1|reg_r3|Add0~13  = CARRY((\processor1|reg_r3|data_out [6] & !\processor1|reg_r3|Add0~11 ))

	.dataa(gnd),
	.datab(\processor1|reg_r3|data_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|reg_r3|Add0~11 ),
	.combout(\processor1|reg_r3|Add0~12_combout ),
	.cout(\processor1|reg_r3|Add0~13 ));
// synopsys translate_off
defparam \processor1|reg_r3|Add0~12 .lut_mask = 16'hC30C;
defparam \processor1|reg_r3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N4
cycloneive_lcell_comb \processor1|reg_r3|data_out~7 (
// Equation(s):
// \processor1|reg_r3|data_out~7_combout  = (\processor1|ControlUnit|increment [5] & (((\processor1|reg_r3|Add0~12_combout )))) # (!\processor1|ControlUnit|increment [5] & (\processor1|bus1|Mux17~7_combout  & ((\processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|bus1|Mux17~7_combout ),
	.datab(\processor1|ControlUnit|increment [5]),
	.datac(\processor1|reg_r3|Add0~12_combout ),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|reg_r3|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|reg_r3|data_out~7 .lut_mask = 16'hE2C0;
defparam \processor1|reg_r3|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N5
dffeas \processor1|reg_r3|data_out[6] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|reg_r3|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|reg_r3|data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|reg_r3|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|reg_r3|data_out[6] .is_wysiwyg = "true";
defparam \processor1|reg_r3|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N28
cycloneive_lcell_comb \processor1|reg_r3|Add0~14 (
// Equation(s):
// \processor1|reg_r3|Add0~14_combout  = \processor1|reg_r3|Add0~13  $ (\processor1|reg_r3|data_out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor1|reg_r3|data_out [7]),
	.cin(\processor1|reg_r3|Add0~13 ),
	.combout(\processor1|reg_r3|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|reg_r3|Add0~14 .lut_mask = 16'h0FF0;
defparam \processor1|reg_r3|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N6
cycloneive_lcell_comb \processor1|reg_r3|data_out~8 (
// Equation(s):
// \processor1|reg_r3|data_out~8_combout  = (\processor1|ControlUnit|increment [5] & (((\processor1|reg_r3|Add0~14_combout )))) # (!\processor1|ControlUnit|increment [5] & (\processor1|bus1|Mux16~6_combout  & ((\processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|bus1|Mux16~6_combout ),
	.datab(\processor1|reg_r3|Add0~14_combout ),
	.datac(\processor1|ControlUnit|increment [5]),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|reg_r3|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|reg_r3|data_out~8 .lut_mask = 16'hCAC0;
defparam \processor1|reg_r3|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N7
dffeas \processor1|reg_r3|data_out[7] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|reg_r3|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|reg_r3|data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|reg_r3|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|reg_r3|data_out[7] .is_wysiwyg = "true";
defparam \processor1|reg_r3|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N12
cycloneive_lcell_comb \processor1|bus1|Mux16~3 (
// Equation(s):
// \processor1|bus1|Mux16~3_combout  = (\processor1|ControlUnit|read_enable [3] & (((\processor1|ControlUnit|read_enable [0]) # (\processor1|IR|data_out [7])))) # (!\processor1|ControlUnit|read_enable [3] & (\processor1|reg_r3|data_out [7] & 
// (!\processor1|ControlUnit|read_enable [0])))

	.dataa(\processor1|ControlUnit|read_enable [3]),
	.datab(\processor1|reg_r3|data_out [7]),
	.datac(\processor1|ControlUnit|read_enable [0]),
	.datad(\processor1|IR|data_out [7]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux16~3 .lut_mask = 16'hAEA4;
defparam \processor1|bus1|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N2
cycloneive_lcell_comb \processor1|ControlUnit|Decoder2~12 (
// Equation(s):
// \processor1|ControlUnit|Decoder2~12_combout  = (!\processor1|ControlUnit|CONTROL_COMMAND [0] & (!\processor1|ControlUnit|CONTROL_COMMAND [1] & (\processor1|ControlUnit|Decoder2~6_combout  & !\processor1|ControlUnit|CONTROL_COMMAND [3])))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.datac(\processor1|ControlUnit|Decoder2~6_combout ),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Decoder2~12_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Decoder2~12 .lut_mask = 16'h0010;
defparam \processor1|ControlUnit|Decoder2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N10
cycloneive_lcell_comb \processor1|ControlUnit|increment[4] (
// Equation(s):
// \processor1|ControlUnit|increment [4] = (GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & (\processor1|ControlUnit|Decoder2~12_combout )) # (!GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & ((\processor1|ControlUnit|increment [4])))

	.dataa(\processor1|ControlUnit|Decoder2~12_combout ),
	.datab(gnd),
	.datac(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ),
	.datad(\processor1|ControlUnit|increment [4]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|increment [4]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|increment[4] .lut_mask = 16'hAFA0;
defparam \processor1|ControlUnit|increment[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N10
cycloneive_lcell_comb \processor1|reg_r|Add0~0 (
// Equation(s):
// \processor1|reg_r|Add0~0_combout  = \processor1|reg_r|data_out [0] $ (VCC)
// \processor1|reg_r|Add0~1  = CARRY(\processor1|reg_r|data_out [0])

	.dataa(\processor1|reg_r|data_out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\processor1|reg_r|Add0~0_combout ),
	.cout(\processor1|reg_r|Add0~1 ));
// synopsys translate_off
defparam \processor1|reg_r|Add0~0 .lut_mask = 16'h55AA;
defparam \processor1|reg_r|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N2
cycloneive_lcell_comb \processor1|reg_r|data_out~0 (
// Equation(s):
// \processor1|reg_r|data_out~0_combout  = (\processor1|ControlUnit|increment [4] & (((\processor1|reg_r|Add0~0_combout )))) # (!\processor1|ControlUnit|increment [4] & (\processor1|bus1|Mux23~11_combout  & ((\processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|bus1|Mux23~11_combout ),
	.datab(\processor1|ControlUnit|increment [4]),
	.datac(\processor1|reg_r|Add0~0_combout ),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|reg_r|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|reg_r|data_out~0 .lut_mask = 16'hE2C0;
defparam \processor1|reg_r|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N26
cycloneive_lcell_comb \processor1|reg_r|data_out[6]~1 (
// Equation(s):
// \processor1|reg_r|data_out[6]~1_combout  = (\processor1|ControlUnit|increment [4]) # (\rst~q )

	.dataa(gnd),
	.datab(\processor1|ControlUnit|increment [4]),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|reg_r|data_out[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|reg_r|data_out[6]~1 .lut_mask = 16'hFCFC;
defparam \processor1|reg_r|data_out[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N3
dffeas \processor1|reg_r|data_out[0] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|reg_r|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|reg_r|data_out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|reg_r|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|reg_r|data_out[0] .is_wysiwyg = "true";
defparam \processor1|reg_r|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N12
cycloneive_lcell_comb \processor1|reg_r|Add0~2 (
// Equation(s):
// \processor1|reg_r|Add0~2_combout  = (\processor1|reg_r|data_out [1] & (!\processor1|reg_r|Add0~1 )) # (!\processor1|reg_r|data_out [1] & ((\processor1|reg_r|Add0~1 ) # (GND)))
// \processor1|reg_r|Add0~3  = CARRY((!\processor1|reg_r|Add0~1 ) # (!\processor1|reg_r|data_out [1]))

	.dataa(gnd),
	.datab(\processor1|reg_r|data_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|reg_r|Add0~1 ),
	.combout(\processor1|reg_r|Add0~2_combout ),
	.cout(\processor1|reg_r|Add0~3 ));
// synopsys translate_off
defparam \processor1|reg_r|Add0~2 .lut_mask = 16'h3C3F;
defparam \processor1|reg_r|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N18
cycloneive_lcell_comb \processor1|reg_r|data_out~2 (
// Equation(s):
// \processor1|reg_r|data_out~2_combout  = (\processor1|ControlUnit|increment [4] & (((\processor1|reg_r|Add0~2_combout )))) # (!\processor1|ControlUnit|increment [4] & (\processor1|bus1|Mux22~7_combout  & ((\processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|bus1|Mux22~7_combout ),
	.datab(\processor1|ControlUnit|increment [4]),
	.datac(\processor1|reg_r|Add0~2_combout ),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|reg_r|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|reg_r|data_out~2 .lut_mask = 16'hE2C0;
defparam \processor1|reg_r|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N19
dffeas \processor1|reg_r|data_out[1] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|reg_r|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|reg_r|data_out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|reg_r|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|reg_r|data_out[1] .is_wysiwyg = "true";
defparam \processor1|reg_r|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N14
cycloneive_lcell_comb \processor1|reg_r|Add0~4 (
// Equation(s):
// \processor1|reg_r|Add0~4_combout  = (\processor1|reg_r|data_out [2] & (\processor1|reg_r|Add0~3  $ (GND))) # (!\processor1|reg_r|data_out [2] & (!\processor1|reg_r|Add0~3  & VCC))
// \processor1|reg_r|Add0~5  = CARRY((\processor1|reg_r|data_out [2] & !\processor1|reg_r|Add0~3 ))

	.dataa(\processor1|reg_r|data_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|reg_r|Add0~3 ),
	.combout(\processor1|reg_r|Add0~4_combout ),
	.cout(\processor1|reg_r|Add0~5 ));
// synopsys translate_off
defparam \processor1|reg_r|Add0~4 .lut_mask = 16'hA50A;
defparam \processor1|reg_r|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N12
cycloneive_lcell_comb \processor1|reg_r|data_out~3 (
// Equation(s):
// \processor1|reg_r|data_out~3_combout  = (\processor1|ControlUnit|increment [4] & (((\processor1|reg_r|Add0~4_combout )))) # (!\processor1|ControlUnit|increment [4] & (\processor1|bus1|Mux21~7_combout  & ((\processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|bus1|Mux21~7_combout ),
	.datab(\processor1|ControlUnit|increment [4]),
	.datac(\processor1|reg_r|Add0~4_combout ),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|reg_r|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|reg_r|data_out~3 .lut_mask = 16'hE2C0;
defparam \processor1|reg_r|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N13
dffeas \processor1|reg_r|data_out[2] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|reg_r|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|reg_r|data_out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|reg_r|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|reg_r|data_out[2] .is_wysiwyg = "true";
defparam \processor1|reg_r|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N16
cycloneive_lcell_comb \processor1|reg_r|Add0~6 (
// Equation(s):
// \processor1|reg_r|Add0~6_combout  = (\processor1|reg_r|data_out [3] & (!\processor1|reg_r|Add0~5 )) # (!\processor1|reg_r|data_out [3] & ((\processor1|reg_r|Add0~5 ) # (GND)))
// \processor1|reg_r|Add0~7  = CARRY((!\processor1|reg_r|Add0~5 ) # (!\processor1|reg_r|data_out [3]))

	.dataa(\processor1|reg_r|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|reg_r|Add0~5 ),
	.combout(\processor1|reg_r|Add0~6_combout ),
	.cout(\processor1|reg_r|Add0~7 ));
// synopsys translate_off
defparam \processor1|reg_r|Add0~6 .lut_mask = 16'h5A5F;
defparam \processor1|reg_r|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N14
cycloneive_lcell_comb \processor1|reg_r|data_out~4 (
// Equation(s):
// \processor1|reg_r|data_out~4_combout  = (\processor1|ControlUnit|increment [4] & (((\processor1|reg_r|Add0~6_combout )))) # (!\processor1|ControlUnit|increment [4] & (\processor1|bus1|Mux20~7_combout  & ((\processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|bus1|Mux20~7_combout ),
	.datab(\processor1|reg_r|Add0~6_combout ),
	.datac(\processor1|ControlUnit|increment [4]),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|reg_r|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|reg_r|data_out~4 .lut_mask = 16'hCAC0;
defparam \processor1|reg_r|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N15
dffeas \processor1|reg_r|data_out[3] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|reg_r|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|reg_r|data_out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|reg_r|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|reg_r|data_out[3] .is_wysiwyg = "true";
defparam \processor1|reg_r|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N18
cycloneive_lcell_comb \processor1|reg_r|Add0~8 (
// Equation(s):
// \processor1|reg_r|Add0~8_combout  = (\processor1|reg_r|data_out [4] & (\processor1|reg_r|Add0~7  $ (GND))) # (!\processor1|reg_r|data_out [4] & (!\processor1|reg_r|Add0~7  & VCC))
// \processor1|reg_r|Add0~9  = CARRY((\processor1|reg_r|data_out [4] & !\processor1|reg_r|Add0~7 ))

	.dataa(\processor1|reg_r|data_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|reg_r|Add0~7 ),
	.combout(\processor1|reg_r|Add0~8_combout ),
	.cout(\processor1|reg_r|Add0~9 ));
// synopsys translate_off
defparam \processor1|reg_r|Add0~8 .lut_mask = 16'hA50A;
defparam \processor1|reg_r|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N8
cycloneive_lcell_comb \processor1|reg_r|data_out~5 (
// Equation(s):
// \processor1|reg_r|data_out~5_combout  = (\processor1|ControlUnit|increment [4] & (((\processor1|reg_r|Add0~8_combout )))) # (!\processor1|ControlUnit|increment [4] & (\processor1|bus1|Mux19~7_combout  & ((\processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|bus1|Mux19~7_combout ),
	.datab(\processor1|reg_r|Add0~8_combout ),
	.datac(\processor1|ControlUnit|increment [4]),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|reg_r|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|reg_r|data_out~5 .lut_mask = 16'hCAC0;
defparam \processor1|reg_r|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N9
dffeas \processor1|reg_r|data_out[4] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|reg_r|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|reg_r|data_out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|reg_r|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|reg_r|data_out[4] .is_wysiwyg = "true";
defparam \processor1|reg_r|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N20
cycloneive_lcell_comb \processor1|reg_r|Add0~10 (
// Equation(s):
// \processor1|reg_r|Add0~10_combout  = (\processor1|reg_r|data_out [5] & (!\processor1|reg_r|Add0~9 )) # (!\processor1|reg_r|data_out [5] & ((\processor1|reg_r|Add0~9 ) # (GND)))
// \processor1|reg_r|Add0~11  = CARRY((!\processor1|reg_r|Add0~9 ) # (!\processor1|reg_r|data_out [5]))

	.dataa(\processor1|reg_r|data_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|reg_r|Add0~9 ),
	.combout(\processor1|reg_r|Add0~10_combout ),
	.cout(\processor1|reg_r|Add0~11 ));
// synopsys translate_off
defparam \processor1|reg_r|Add0~10 .lut_mask = 16'h5A5F;
defparam \processor1|reg_r|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N10
cycloneive_lcell_comb \processor1|reg_r|data_out~6 (
// Equation(s):
// \processor1|reg_r|data_out~6_combout  = (\processor1|ControlUnit|increment [4] & (((\processor1|reg_r|Add0~10_combout )))) # (!\processor1|ControlUnit|increment [4] & (\processor1|bus1|Mux18~7_combout  & ((\processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|bus1|Mux18~7_combout ),
	.datab(\processor1|ControlUnit|increment [4]),
	.datac(\processor1|reg_r|Add0~10_combout ),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|reg_r|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|reg_r|data_out~6 .lut_mask = 16'hE2C0;
defparam \processor1|reg_r|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N11
dffeas \processor1|reg_r|data_out[5] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|reg_r|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|reg_r|data_out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|reg_r|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|reg_r|data_out[5] .is_wysiwyg = "true";
defparam \processor1|reg_r|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N22
cycloneive_lcell_comb \processor1|reg_r|Add0~12 (
// Equation(s):
// \processor1|reg_r|Add0~12_combout  = (\processor1|reg_r|data_out [6] & (\processor1|reg_r|Add0~11  $ (GND))) # (!\processor1|reg_r|data_out [6] & (!\processor1|reg_r|Add0~11  & VCC))
// \processor1|reg_r|Add0~13  = CARRY((\processor1|reg_r|data_out [6] & !\processor1|reg_r|Add0~11 ))

	.dataa(gnd),
	.datab(\processor1|reg_r|data_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|reg_r|Add0~11 ),
	.combout(\processor1|reg_r|Add0~12_combout ),
	.cout(\processor1|reg_r|Add0~13 ));
// synopsys translate_off
defparam \processor1|reg_r|Add0~12 .lut_mask = 16'hC30C;
defparam \processor1|reg_r|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N4
cycloneive_lcell_comb \processor1|reg_r|data_out~7 (
// Equation(s):
// \processor1|reg_r|data_out~7_combout  = (\processor1|ControlUnit|increment [4] & (((\processor1|reg_r|Add0~12_combout )))) # (!\processor1|ControlUnit|increment [4] & (\processor1|bus1|Mux17~7_combout  & ((\processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|bus1|Mux17~7_combout ),
	.datab(\processor1|reg_r|Add0~12_combout ),
	.datac(\processor1|ControlUnit|increment [4]),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|reg_r|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|reg_r|data_out~7 .lut_mask = 16'hCAC0;
defparam \processor1|reg_r|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N5
dffeas \processor1|reg_r|data_out[6] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|reg_r|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|reg_r|data_out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|reg_r|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|reg_r|data_out[6] .is_wysiwyg = "true";
defparam \processor1|reg_r|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N24
cycloneive_lcell_comb \processor1|reg_r|Add0~14 (
// Equation(s):
// \processor1|reg_r|Add0~14_combout  = \processor1|reg_r|Add0~13  $ (\processor1|reg_r|data_out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor1|reg_r|data_out [7]),
	.cin(\processor1|reg_r|Add0~13 ),
	.combout(\processor1|reg_r|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|reg_r|Add0~14 .lut_mask = 16'h0FF0;
defparam \processor1|reg_r|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N30
cycloneive_lcell_comb \processor1|reg_r|data_out~8 (
// Equation(s):
// \processor1|reg_r|data_out~8_combout  = (\processor1|ControlUnit|increment [4] & (((\processor1|reg_r|Add0~14_combout )))) # (!\processor1|ControlUnit|increment [4] & (\processor1|bus1|Mux16~6_combout  & ((\processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|bus1|Mux16~6_combout ),
	.datab(\processor1|reg_r|Add0~14_combout ),
	.datac(\processor1|ControlUnit|increment [4]),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|reg_r|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|reg_r|data_out~8 .lut_mask = 16'hCAC0;
defparam \processor1|reg_r|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N31
dffeas \processor1|reg_r|data_out[7] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|reg_r|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|reg_r|data_out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|reg_r|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|reg_r|data_out[7] .is_wysiwyg = "true";
defparam \processor1|reg_r|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N0
cycloneive_lcell_comb \processor1|bus1|Mux16~2 (
// Equation(s):
// \processor1|bus1|Mux16~2_combout  = (\processor1|ControlUnit|read_enable [3] & (\processor1|PC|data_out [7])) # (!\processor1|ControlUnit|read_enable [3] & ((\processor1|reg_r|data_out [7])))

	.dataa(\processor1|PC|data_out [7]),
	.datab(gnd),
	.datac(\processor1|reg_r|data_out [7]),
	.datad(\processor1|ControlUnit|read_enable [3]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux16~2 .lut_mask = 16'hAAF0;
defparam \processor1|bus1|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N30
cycloneive_lcell_comb \processor1|bus1|Mux16~4 (
// Equation(s):
// \processor1|bus1|Mux16~4_combout  = (\processor1|ControlUnit|read_enable [0] & (\processor1|bus1|Mux16~2_combout  & (\processor1|bus1|Mux16~3_combout  $ (!\processor1|ControlUnit|read_enable [2])))) # (!\processor1|ControlUnit|read_enable [0] & 
// (\processor1|bus1|Mux16~3_combout  & (\processor1|ControlUnit|read_enable [2])))

	.dataa(\processor1|bus1|Mux16~3_combout ),
	.datab(\processor1|ControlUnit|read_enable [2]),
	.datac(\processor1|ControlUnit|read_enable [0]),
	.datad(\processor1|bus1|Mux16~2_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux16~4 .lut_mask = 16'h9808;
defparam \processor1|bus1|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N4
cycloneive_lcell_comb \processor1|bus1|Mux23~8 (
// Equation(s):
// \processor1|bus1|Mux23~8_combout  = (!\processor1|ControlUnit|read_enable [4] & ((\processor1|ControlUnit|read_enable [3]) # (!\processor1|ControlUnit|read_enable [1])))

	.dataa(\processor1|ControlUnit|read_enable [4]),
	.datab(\processor1|ControlUnit|read_enable [3]),
	.datac(gnd),
	.datad(\processor1|ControlUnit|read_enable [1]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux23~8 .lut_mask = 16'h4455;
defparam \processor1|bus1|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N8
cycloneive_lcell_comb \processor1|ControlUnit|Decoder2~9 (
// Equation(s):
// \processor1|ControlUnit|Decoder2~9_combout  = (\processor1|ControlUnit|Decoder2~8_combout  & (\processor1|ControlUnit|CONTROL_COMMAND [2] & (\processor1|ControlUnit|CONTROL_COMMAND [1] & \processor1|ControlUnit|Decoder2~4_combout )))

	.dataa(\processor1|ControlUnit|Decoder2~8_combout ),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.datad(\processor1|ControlUnit|Decoder2~4_combout ),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Decoder2~9_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Decoder2~9 .lut_mask = 16'h8000;
defparam \processor1|ControlUnit|Decoder2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N24
cycloneive_lcell_comb \processor1|ControlUnit|increment[3] (
// Equation(s):
// \processor1|ControlUnit|increment [3] = (GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & (\processor1|ControlUnit|Decoder2~9_combout )) # (!GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & ((\processor1|ControlUnit|increment [3])))

	.dataa(\processor1|ControlUnit|Decoder2~9_combout ),
	.datab(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ),
	.datac(gnd),
	.datad(\processor1|ControlUnit|increment [3]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|increment [3]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|increment[3] .lut_mask = 16'hBB88;
defparam \processor1|ControlUnit|increment[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N16
cycloneive_lcell_comb \processor1|STXZ|Add0~0 (
// Equation(s):
// \processor1|STXZ|Add0~0_combout  = \processor1|STXZ|data_out [0] $ (VCC)
// \processor1|STXZ|Add0~1  = CARRY(\processor1|STXZ|data_out [0])

	.dataa(\processor1|STXZ|data_out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\processor1|STXZ|Add0~0_combout ),
	.cout(\processor1|STXZ|Add0~1 ));
// synopsys translate_off
defparam \processor1|STXZ|Add0~0 .lut_mask = 16'h55AA;
defparam \processor1|STXZ|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N24
cycloneive_lcell_comb \processor1|STXZ|data_out~0 (
// Equation(s):
// \processor1|STXZ|data_out~0_combout  = (\processor1|ControlUnit|increment [3] & (((\processor1|STXZ|Add0~0_combout )))) # (!\processor1|ControlUnit|increment [3] & (\processor1|bus1|Mux23~11_combout  & (\processor1|bus1|Mux23~14_combout )))

	.dataa(\processor1|bus1|Mux23~11_combout ),
	.datab(\processor1|bus1|Mux23~14_combout ),
	.datac(\processor1|ControlUnit|increment [3]),
	.datad(\processor1|STXZ|Add0~0_combout ),
	.cin(gnd),
	.combout(\processor1|STXZ|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|STXZ|data_out~0 .lut_mask = 16'hF808;
defparam \processor1|STXZ|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N16
cycloneive_lcell_comb \processor1|STXZ|data_out[0]~1 (
// Equation(s):
// \processor1|STXZ|data_out[0]~1_combout  = (\rst~q ) # (\processor1|ControlUnit|increment [3])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\processor1|ControlUnit|increment [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|STXZ|data_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|STXZ|data_out[0]~1 .lut_mask = 16'hFCFC;
defparam \processor1|STXZ|data_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N25
dffeas \processor1|STXZ|data_out[0] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|STXZ|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|STXZ|data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|STXZ|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|STXZ|data_out[0] .is_wysiwyg = "true";
defparam \processor1|STXZ|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N18
cycloneive_lcell_comb \processor1|STXZ|Add0~2 (
// Equation(s):
// \processor1|STXZ|Add0~2_combout  = (\processor1|STXZ|data_out [1] & (\processor1|STXZ|Add0~1  & VCC)) # (!\processor1|STXZ|data_out [1] & (!\processor1|STXZ|Add0~1 ))
// \processor1|STXZ|Add0~3  = CARRY((!\processor1|STXZ|data_out [1] & !\processor1|STXZ|Add0~1 ))

	.dataa(\processor1|STXZ|data_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|STXZ|Add0~1 ),
	.combout(\processor1|STXZ|Add0~2_combout ),
	.cout(\processor1|STXZ|Add0~3 ));
// synopsys translate_off
defparam \processor1|STXZ|Add0~2 .lut_mask = 16'hA505;
defparam \processor1|STXZ|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N2
cycloneive_lcell_comb \processor1|STXZ|data_out~2 (
// Equation(s):
// \processor1|STXZ|data_out~2_combout  = (\processor1|ControlUnit|increment [3] & (\processor1|STXZ|Add0~2_combout )) # (!\processor1|ControlUnit|increment [3] & (((\processor1|bus1|Mux22~7_combout  & \processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|ControlUnit|increment [3]),
	.datab(\processor1|STXZ|Add0~2_combout ),
	.datac(\processor1|bus1|Mux22~7_combout ),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|STXZ|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|STXZ|data_out~2 .lut_mask = 16'hD888;
defparam \processor1|STXZ|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N3
dffeas \processor1|STXZ|data_out[1] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|STXZ|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|STXZ|data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|STXZ|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|STXZ|data_out[1] .is_wysiwyg = "true";
defparam \processor1|STXZ|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N20
cycloneive_lcell_comb \processor1|STXZ|Add0~4 (
// Equation(s):
// \processor1|STXZ|Add0~4_combout  = (\processor1|STXZ|data_out [2] & (\processor1|STXZ|Add0~3  $ (GND))) # (!\processor1|STXZ|data_out [2] & (!\processor1|STXZ|Add0~3  & VCC))
// \processor1|STXZ|Add0~5  = CARRY((\processor1|STXZ|data_out [2] & !\processor1|STXZ|Add0~3 ))

	.dataa(gnd),
	.datab(\processor1|STXZ|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|STXZ|Add0~3 ),
	.combout(\processor1|STXZ|Add0~4_combout ),
	.cout(\processor1|STXZ|Add0~5 ));
// synopsys translate_off
defparam \processor1|STXZ|Add0~4 .lut_mask = 16'hC30C;
defparam \processor1|STXZ|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N28
cycloneive_lcell_comb \processor1|STXZ|data_out~3 (
// Equation(s):
// \processor1|STXZ|data_out~3_combout  = (\processor1|ControlUnit|increment [3] & (\processor1|STXZ|Add0~4_combout )) # (!\processor1|ControlUnit|increment [3] & (((\processor1|bus1|Mux21~7_combout  & \processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|STXZ|Add0~4_combout ),
	.datab(\processor1|bus1|Mux21~7_combout ),
	.datac(\processor1|ControlUnit|increment [3]),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|STXZ|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|STXZ|data_out~3 .lut_mask = 16'hACA0;
defparam \processor1|STXZ|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N29
dffeas \processor1|STXZ|data_out[2] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|STXZ|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|STXZ|data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|STXZ|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|STXZ|data_out[2] .is_wysiwyg = "true";
defparam \processor1|STXZ|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N22
cycloneive_lcell_comb \processor1|STXZ|Add0~6 (
// Equation(s):
// \processor1|STXZ|Add0~6_combout  = (\processor1|STXZ|data_out [3] & (!\processor1|STXZ|Add0~5 )) # (!\processor1|STXZ|data_out [3] & ((\processor1|STXZ|Add0~5 ) # (GND)))
// \processor1|STXZ|Add0~7  = CARRY((!\processor1|STXZ|Add0~5 ) # (!\processor1|STXZ|data_out [3]))

	.dataa(\processor1|STXZ|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|STXZ|Add0~5 ),
	.combout(\processor1|STXZ|Add0~6_combout ),
	.cout(\processor1|STXZ|Add0~7 ));
// synopsys translate_off
defparam \processor1|STXZ|Add0~6 .lut_mask = 16'h5A5F;
defparam \processor1|STXZ|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N6
cycloneive_lcell_comb \processor1|STXZ|data_out~4 (
// Equation(s):
// \processor1|STXZ|data_out~4_combout  = (\processor1|ControlUnit|increment [3] & (((\processor1|STXZ|Add0~6_combout )))) # (!\processor1|ControlUnit|increment [3] & (\processor1|bus1|Mux20~7_combout  & (\processor1|bus1|Mux23~14_combout )))

	.dataa(\processor1|bus1|Mux20~7_combout ),
	.datab(\processor1|bus1|Mux23~14_combout ),
	.datac(\processor1|ControlUnit|increment [3]),
	.datad(\processor1|STXZ|Add0~6_combout ),
	.cin(gnd),
	.combout(\processor1|STXZ|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|STXZ|data_out~4 .lut_mask = 16'hF808;
defparam \processor1|STXZ|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N7
dffeas \processor1|STXZ|data_out[3] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|STXZ|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|STXZ|data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|STXZ|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|STXZ|data_out[3] .is_wysiwyg = "true";
defparam \processor1|STXZ|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N24
cycloneive_lcell_comb \processor1|STXZ|Add0~8 (
// Equation(s):
// \processor1|STXZ|Add0~8_combout  = (\processor1|STXZ|data_out [4] & (\processor1|STXZ|Add0~7  $ (GND))) # (!\processor1|STXZ|data_out [4] & (!\processor1|STXZ|Add0~7  & VCC))
// \processor1|STXZ|Add0~9  = CARRY((\processor1|STXZ|data_out [4] & !\processor1|STXZ|Add0~7 ))

	.dataa(\processor1|STXZ|data_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|STXZ|Add0~7 ),
	.combout(\processor1|STXZ|Add0~8_combout ),
	.cout(\processor1|STXZ|Add0~9 ));
// synopsys translate_off
defparam \processor1|STXZ|Add0~8 .lut_mask = 16'hA50A;
defparam \processor1|STXZ|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N8
cycloneive_lcell_comb \processor1|STXZ|data_out~5 (
// Equation(s):
// \processor1|STXZ|data_out~5_combout  = (\processor1|ControlUnit|increment [3] & (\processor1|STXZ|Add0~8_combout )) # (!\processor1|ControlUnit|increment [3] & (((\processor1|bus1|Mux19~7_combout  & \processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|STXZ|Add0~8_combout ),
	.datab(\processor1|bus1|Mux19~7_combout ),
	.datac(\processor1|ControlUnit|increment [3]),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|STXZ|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|STXZ|data_out~5 .lut_mask = 16'hACA0;
defparam \processor1|STXZ|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N9
dffeas \processor1|STXZ|data_out[4] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|STXZ|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|STXZ|data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|STXZ|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|STXZ|data_out[4] .is_wysiwyg = "true";
defparam \processor1|STXZ|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N26
cycloneive_lcell_comb \processor1|STXZ|Add0~10 (
// Equation(s):
// \processor1|STXZ|Add0~10_combout  = (\processor1|STXZ|data_out [5] & (!\processor1|STXZ|Add0~9 )) # (!\processor1|STXZ|data_out [5] & ((\processor1|STXZ|Add0~9 ) # (GND)))
// \processor1|STXZ|Add0~11  = CARRY((!\processor1|STXZ|Add0~9 ) # (!\processor1|STXZ|data_out [5]))

	.dataa(\processor1|STXZ|data_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|STXZ|Add0~9 ),
	.combout(\processor1|STXZ|Add0~10_combout ),
	.cout(\processor1|STXZ|Add0~11 ));
// synopsys translate_off
defparam \processor1|STXZ|Add0~10 .lut_mask = 16'h5A5F;
defparam \processor1|STXZ|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N26
cycloneive_lcell_comb \processor1|STXZ|data_out~6 (
// Equation(s):
// \processor1|STXZ|data_out~6_combout  = (\processor1|ControlUnit|increment [3] & (((\processor1|STXZ|Add0~10_combout )))) # (!\processor1|ControlUnit|increment [3] & (\processor1|bus1|Mux18~7_combout  & ((\processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|ControlUnit|increment [3]),
	.datab(\processor1|bus1|Mux18~7_combout ),
	.datac(\processor1|STXZ|Add0~10_combout ),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|STXZ|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|STXZ|data_out~6 .lut_mask = 16'hE4A0;
defparam \processor1|STXZ|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N27
dffeas \processor1|STXZ|data_out[5] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|STXZ|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|STXZ|data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|STXZ|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|STXZ|data_out[5] .is_wysiwyg = "true";
defparam \processor1|STXZ|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N28
cycloneive_lcell_comb \processor1|STXZ|Add0~12 (
// Equation(s):
// \processor1|STXZ|Add0~12_combout  = (\processor1|STXZ|data_out [6] & (\processor1|STXZ|Add0~11  $ (GND))) # (!\processor1|STXZ|data_out [6] & (!\processor1|STXZ|Add0~11  & VCC))
// \processor1|STXZ|Add0~13  = CARRY((\processor1|STXZ|data_out [6] & !\processor1|STXZ|Add0~11 ))

	.dataa(gnd),
	.datab(\processor1|STXZ|data_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|STXZ|Add0~11 ),
	.combout(\processor1|STXZ|Add0~12_combout ),
	.cout(\processor1|STXZ|Add0~13 ));
// synopsys translate_off
defparam \processor1|STXZ|Add0~12 .lut_mask = 16'hC30C;
defparam \processor1|STXZ|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N4
cycloneive_lcell_comb \processor1|STXZ|data_out~7 (
// Equation(s):
// \processor1|STXZ|data_out~7_combout  = (\processor1|ControlUnit|increment [3] & (((\processor1|STXZ|Add0~12_combout )))) # (!\processor1|ControlUnit|increment [3] & (\processor1|bus1|Mux23~14_combout  & (\processor1|bus1|Mux17~7_combout )))

	.dataa(\processor1|ControlUnit|increment [3]),
	.datab(\processor1|bus1|Mux23~14_combout ),
	.datac(\processor1|bus1|Mux17~7_combout ),
	.datad(\processor1|STXZ|Add0~12_combout ),
	.cin(gnd),
	.combout(\processor1|STXZ|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|STXZ|data_out~7 .lut_mask = 16'hEA40;
defparam \processor1|STXZ|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N5
dffeas \processor1|STXZ|data_out[6] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|STXZ|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|STXZ|data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|STXZ|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|STXZ|data_out[6] .is_wysiwyg = "true";
defparam \processor1|STXZ|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N30
cycloneive_lcell_comb \processor1|STXZ|Add0~14 (
// Equation(s):
// \processor1|STXZ|Add0~14_combout  = \processor1|STXZ|Add0~13  $ (\processor1|STXZ|data_out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor1|STXZ|data_out [7]),
	.cin(\processor1|STXZ|Add0~13 ),
	.combout(\processor1|STXZ|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|STXZ|Add0~14 .lut_mask = 16'h0FF0;
defparam \processor1|STXZ|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N14
cycloneive_lcell_comb \processor1|STXZ|data_out~8 (
// Equation(s):
// \processor1|STXZ|data_out~8_combout  = (\processor1|ControlUnit|increment [3] & (\processor1|STXZ|Add0~14_combout )) # (!\processor1|ControlUnit|increment [3] & (((\processor1|bus1|Mux16~6_combout  & \processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|STXZ|Add0~14_combout ),
	.datab(\processor1|bus1|Mux16~6_combout ),
	.datac(\processor1|ControlUnit|increment [3]),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|STXZ|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|STXZ|data_out~8 .lut_mask = 16'hACA0;
defparam \processor1|STXZ|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N15
dffeas \processor1|STXZ|data_out[7] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|STXZ|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|STXZ|data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|STXZ|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|STXZ|data_out[7] .is_wysiwyg = "true";
defparam \processor1|STXZ|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N12
cycloneive_lcell_comb \processor1|bus1|Mux16~0 (
// Equation(s):
// \processor1|bus1|Mux16~0_combout  = (\processor1|ControlUnit|read_enable [0] & (((\processor1|AR|data_out [7]) # (\processor1|ControlUnit|read_enable [2])))) # (!\processor1|ControlUnit|read_enable [0] & (\processor1|STXZ|data_out [7] & 
// ((!\processor1|ControlUnit|read_enable [2]))))

	.dataa(\processor1|STXZ|data_out [7]),
	.datab(\processor1|AR|data_out [7]),
	.datac(\processor1|ControlUnit|read_enable [0]),
	.datad(\processor1|ControlUnit|read_enable [2]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux16~0 .lut_mask = 16'hF0CA;
defparam \processor1|bus1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\processor1|PC|data_out [7],\processor1|PC|data_out [6],\processor1|PC|data_out [5],\processor1|PC|data_out [4],\processor1|PC|data_out [3],\processor1|PC|data_out [2],\processor1|PC|data_out [1],\processor1|PC|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instructionmemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./python_scripts/IROM_InsInt.mif";
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "IROM:instructionmemory|altsyncram:altsyncram_component|altsyncram_12e1:auto_generated|ALTSYNCRAM";
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060000000400000000000001400000000000000001C00000000800080000C00040000000040001C00020000000000001800000010000000;
defparam \instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0014000000000000700000000000000000000000000A00000000600000008A0000000000001800070000400000000000070000000000000000750000000000000C00070002800400000000540000000000000800000001400020001400080000C00090000C00000000000050002000000001000070002400080000000000002000080000000000002400000002400000001C00000002400030001800090000000090002000000000000090000000030002000010001800030000000000002400000000000000001400030000000000002400000000000000001000030000000000002400000000000000000C0000000000002000000000000040000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N14
cycloneive_lcell_comb \processor1|bus1|Mux16~1 (
// Equation(s):
// \processor1|bus1|Mux16~1_combout  = (\processor1|bus1|Mux16~0_combout  & (((\instructionmemory|altsyncram_component|auto_generated|q_a [7])) # (!\processor1|ControlUnit|read_enable [2]))) # (!\processor1|bus1|Mux16~0_combout  & 
// (\processor1|ControlUnit|read_enable [2] & ((\processor1|AC|data_out [7]))))

	.dataa(\processor1|bus1|Mux16~0_combout ),
	.datab(\processor1|ControlUnit|read_enable [2]),
	.datac(\instructionmemory|altsyncram_component|auto_generated|q_a [7]),
	.datad(\processor1|AC|data_out [7]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux16~1 .lut_mask = 16'hE6A2;
defparam \processor1|bus1|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneive_lcell_comb \processor1|bus1|Mux16~5 (
// Equation(s):
// \processor1|bus1|Mux16~5_combout  = (\processor1|bus1|Mux23~8_combout  & ((\processor1|bus1|Mux23~9_combout  & ((\processor1|bus1|Mux16~1_combout ))) # (!\processor1|bus1|Mux23~9_combout  & (\processor1|bus1|Mux16~4_combout )))) # 
// (!\processor1|bus1|Mux23~8_combout  & (((!\processor1|bus1|Mux23~9_combout ))))

	.dataa(\processor1|bus1|Mux16~4_combout ),
	.datab(\processor1|bus1|Mux23~8_combout ),
	.datac(\processor1|bus1|Mux23~9_combout ),
	.datad(\processor1|bus1|Mux16~1_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux16~5 .lut_mask = 16'hCB0B;
defparam \processor1|bus1|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N16
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~28 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ) # 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  
// & ((!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~28 .lut_mask = 16'hAAE4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N18
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~29 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~29_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout )))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout 
// ))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~29 .lut_mask = 16'hEC64;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N14
cycloneive_lcell_comb \processor1|bus1|Mux16~6 (
// Equation(s):
// \processor1|bus1|Mux16~6_combout  = (\processor1|bus1|Mux16~5_combout  & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~31_combout ) # ((!\processor1|ControlUnit|read_enable [4])))) # (!\processor1|bus1|Mux16~5_combout  & 
// (((\processor1|ControlUnit|read_enable [4] & \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~29_combout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~31_combout ),
	.datab(\processor1|bus1|Mux16~5_combout ),
	.datac(\processor1|ControlUnit|read_enable [4]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~29_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux16~6 .lut_mask = 16'hBC8C;
defparam \processor1|bus1|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N10
cycloneive_lcell_comb \processor1|IR|data_out~24 (
// Equation(s):
// \processor1|IR|data_out~24_combout  = (!\rst~q  & (\processor1|bus1|Mux16~6_combout  & ((\processor1|bus1|Mux23~12_combout ) # (!\processor1|ControlUnit|read_enable [4]))))

	.dataa(\processor1|ControlUnit|read_enable [4]),
	.datab(\rst~q ),
	.datac(\processor1|bus1|Mux23~12_combout ),
	.datad(\processor1|bus1|Mux16~6_combout ),
	.cin(gnd),
	.combout(\processor1|IR|data_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|IR|data_out~24 .lut_mask = 16'h3100;
defparam \processor1|IR|data_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N11
dffeas \processor1|IR|data_out[7] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|IR|data_out~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor1|IR|data_out[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|IR|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|IR|data_out[7] .is_wysiwyg = "true";
defparam \processor1|IR|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N14
cycloneive_lcell_comb \processor1|PC|Add0~21 (
// Equation(s):
// \processor1|PC|Add0~21_combout  = \processor1|PC|Add0~19  $ (\processor1|PC|data_out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor1|PC|data_out [7]),
	.cin(\processor1|PC|Add0~19 ),
	.combout(\processor1|PC|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|PC|Add0~21 .lut_mask = 16'h0FF0;
defparam \processor1|PC|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N18
cycloneive_lcell_comb \processor1|PC|Add0~23 (
// Equation(s):
// \processor1|PC|Add0~23_combout  = (\processor1|ControlUnit|increment [0] & ((\processor1|PC|Add0~21_combout ))) # (!\processor1|ControlUnit|increment [0] & (\processor1|IR|data_out [7]))

	.dataa(\processor1|ControlUnit|increment [0]),
	.datab(\processor1|IR|data_out [7]),
	.datac(\processor1|PC|Add0~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|PC|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|PC|Add0~23 .lut_mask = 16'hE4E4;
defparam \processor1|PC|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N19
dffeas \processor1|PC|data_out[7] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|PC|Add0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|PC|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|PC|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|PC|data_out[7] .is_wysiwyg = "true";
defparam \processor1|PC|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N2
cycloneive_lcell_comb \processor1|bus1|Mux17~0 (
// Equation(s):
// \processor1|bus1|Mux17~0_combout  = (\processor1|ControlUnit|read_enable [0] & (((\processor1|AR|data_out [6]) # (\processor1|ControlUnit|read_enable [2])))) # (!\processor1|ControlUnit|read_enable [0] & (\processor1|STXZ|data_out [6] & 
// ((!\processor1|ControlUnit|read_enable [2]))))

	.dataa(\processor1|STXZ|data_out [6]),
	.datab(\processor1|ControlUnit|read_enable [0]),
	.datac(\processor1|AR|data_out [6]),
	.datad(\processor1|ControlUnit|read_enable [2]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux17~0 .lut_mask = 16'hCCE2;
defparam \processor1|bus1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N4
cycloneive_lcell_comb \processor1|bus1|Mux17~1 (
// Equation(s):
// \processor1|bus1|Mux17~1_combout  = (\processor1|ControlUnit|read_enable [2] & ((\processor1|bus1|Mux17~0_combout  & (\instructionmemory|altsyncram_component|auto_generated|q_a [6])) # (!\processor1|bus1|Mux17~0_combout  & ((\processor1|AC|data_out 
// [6]))))) # (!\processor1|ControlUnit|read_enable [2] & (((\processor1|bus1|Mux17~0_combout ))))

	.dataa(\instructionmemory|altsyncram_component|auto_generated|q_a [6]),
	.datab(\processor1|ControlUnit|read_enable [2]),
	.datac(\processor1|AC|data_out [6]),
	.datad(\processor1|bus1|Mux17~0_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux17~1 .lut_mask = 16'hBBC0;
defparam \processor1|bus1|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N30
cycloneive_lcell_comb \processor1|bus1|Mux23~4 (
// Equation(s):
// \processor1|bus1|Mux23~4_combout  = (\processor1|ControlUnit|read_enable [3] & (\processor1|ControlUnit|read_enable [0])) # (!\processor1|ControlUnit|read_enable [3] & ((\processor1|ControlUnit|read_enable [2])))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|read_enable [3]),
	.datac(\processor1|ControlUnit|read_enable [0]),
	.datad(\processor1|ControlUnit|read_enable [2]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux23~4 .lut_mask = 16'hF3C0;
defparam \processor1|bus1|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N28
cycloneive_lcell_comb \processor1|bus1|Mux23~3 (
// Equation(s):
// \processor1|bus1|Mux23~3_combout  = (!\processor1|ControlUnit|read_enable [3] & ((!\processor1|ControlUnit|read_enable [2]) # (!\processor1|ControlUnit|read_enable [0])))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|read_enable [3]),
	.datac(\processor1|ControlUnit|read_enable [0]),
	.datad(\processor1|ControlUnit|read_enable [2]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux23~3 .lut_mask = 16'h0333;
defparam \processor1|bus1|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N6
cycloneive_lcell_comb \processor1|bus1|Mux17~2 (
// Equation(s):
// \processor1|bus1|Mux17~2_combout  = (\processor1|reg_r|data_out [6] & \processor1|ControlUnit|read_enable [0])

	.dataa(gnd),
	.datab(\processor1|reg_r|data_out [6]),
	.datac(\processor1|ControlUnit|read_enable [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|bus1|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux17~2 .lut_mask = 16'hC0C0;
defparam \processor1|bus1|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N14
cycloneive_lcell_comb \processor1|bus1|Mux17~3 (
// Equation(s):
// \processor1|bus1|Mux17~3_combout  = (\processor1|bus1|Mux23~4_combout  & (\processor1|bus1|Mux23~3_combout  & (\processor1|reg_r3|data_out [6]))) # (!\processor1|bus1|Mux23~4_combout  & (((\processor1|bus1|Mux17~2_combout )) # 
// (!\processor1|bus1|Mux23~3_combout )))

	.dataa(\processor1|bus1|Mux23~4_combout ),
	.datab(\processor1|bus1|Mux23~3_combout ),
	.datac(\processor1|reg_r3|data_out [6]),
	.datad(\processor1|bus1|Mux17~2_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux17~3 .lut_mask = 16'hD591;
defparam \processor1|bus1|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N12
cycloneive_lcell_comb \processor1|bus1|Mux17~4 (
// Equation(s):
// \processor1|bus1|Mux17~4_combout  = (\processor1|ControlUnit|read_enable [3] & ((\processor1|bus1|Mux17~3_combout  & (\processor1|IR|data_out [6])) # (!\processor1|bus1|Mux17~3_combout  & ((\processor1|PC|data_out [6]))))) # 
// (!\processor1|ControlUnit|read_enable [3] & (((\processor1|bus1|Mux17~3_combout ))))

	.dataa(\processor1|ControlUnit|read_enable [3]),
	.datab(\processor1|IR|data_out [6]),
	.datac(\processor1|bus1|Mux17~3_combout ),
	.datad(\processor1|PC|data_out [6]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux17~4 .lut_mask = 16'hDAD0;
defparam \processor1|bus1|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N22
cycloneive_lcell_comb \processor1|bus1|Mux17~5 (
// Equation(s):
// \processor1|bus1|Mux17~5_combout  = (\processor1|bus1|Mux17~4_combout  & ((\processor1|ControlUnit|read_enable [2]) # (!\processor1|ControlUnit|read_enable [3])))

	.dataa(\processor1|bus1|Mux17~4_combout ),
	.datab(\processor1|ControlUnit|read_enable [2]),
	.datac(gnd),
	.datad(\processor1|ControlUnit|read_enable [3]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux17~5 .lut_mask = 16'h88AA;
defparam \processor1|bus1|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N22
cycloneive_lcell_comb \processor1|bus1|Mux17~6 (
// Equation(s):
// \processor1|bus1|Mux17~6_combout  = (\processor1|bus1|Mux23~9_combout  & (\processor1|bus1|Mux17~1_combout  & ((\processor1|bus1|Mux23~8_combout )))) # (!\processor1|bus1|Mux23~9_combout  & (((\processor1|bus1|Mux17~5_combout ) # 
// (!\processor1|bus1|Mux23~8_combout ))))

	.dataa(\processor1|bus1|Mux23~9_combout ),
	.datab(\processor1|bus1|Mux17~1_combout ),
	.datac(\processor1|bus1|Mux17~5_combout ),
	.datad(\processor1|bus1|Mux23~8_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux17~6 .lut_mask = 16'hD855;
defparam \processor1|bus1|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cycloneive_lcell_comb \processor1|bus1|Mux17~7 (
// Equation(s):
// \processor1|bus1|Mux17~7_combout  = (\processor1|ControlUnit|read_enable [4] & ((\processor1|bus1|Mux17~6_combout  & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~27_combout ))) # (!\processor1|bus1|Mux17~6_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~25_combout )))) # (!\processor1|ControlUnit|read_enable [4] & (((\processor1|bus1|Mux17~6_combout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~25_combout ),
	.datab(\processor1|ControlUnit|read_enable [4]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~27_combout ),
	.datad(\processor1|bus1|Mux17~6_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux17~7 .lut_mask = 16'hF388;
defparam \processor1|bus1|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N4
cycloneive_lcell_comb \processor1|bus1|Mux17~8 (
// Equation(s):
// \processor1|bus1|Mux17~8_combout  = (\processor1|bus1|Mux17~7_combout  & ((\processor1|bus1|Mux23~12_combout ) # (!\processor1|ControlUnit|read_enable [4])))

	.dataa(\processor1|bus1|Mux17~7_combout ),
	.datab(gnd),
	.datac(\processor1|bus1|Mux23~12_combout ),
	.datad(\processor1|ControlUnit|read_enable [4]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux17~8 .lut_mask = 16'hA0AA;
defparam \processor1|bus1|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N12
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~24 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ) # 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~24 .lut_mask = 16'hADA8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~25 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~25_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 )) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ))))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~25 .lut_mask = 16'hAFC0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~26 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 )))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  & (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~26 .lut_mask = 16'hCEC2;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~27 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~27_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 )))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~27 .lut_mask = 16'hF858;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6 (
	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~25_combout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~27_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6 .lut_mask = 16'hEE22;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N29
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6_combout ),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N19
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5_combout ),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N9
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4_combout ),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N2
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~16 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout )) 
// # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout )))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~16 .lut_mask = 16'hE5E0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~17 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~17_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout )))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout 
// ))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~17 .lut_mask = 16'hEC64;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N2
cycloneive_lcell_comb \processor1|bus1|Mux19~2 (
// Equation(s):
// \processor1|bus1|Mux19~2_combout  = (\processor1|ControlUnit|read_enable [0] & \processor1|reg_r|data_out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor1|ControlUnit|read_enable [0]),
	.datad(\processor1|reg_r|data_out [4]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux19~2 .lut_mask = 16'hF000;
defparam \processor1|bus1|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N10
cycloneive_lcell_comb \processor1|bus1|Mux19~3 (
// Equation(s):
// \processor1|bus1|Mux19~3_combout  = (\processor1|bus1|Mux23~3_combout  & ((\processor1|bus1|Mux23~4_combout  & ((\processor1|reg_r3|data_out [4]))) # (!\processor1|bus1|Mux23~4_combout  & (\processor1|bus1|Mux19~2_combout )))) # 
// (!\processor1|bus1|Mux23~3_combout  & (((!\processor1|bus1|Mux23~4_combout ))))

	.dataa(\processor1|bus1|Mux19~2_combout ),
	.datab(\processor1|bus1|Mux23~3_combout ),
	.datac(\processor1|bus1|Mux23~4_combout ),
	.datad(\processor1|reg_r3|data_out [4]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux19~3 .lut_mask = 16'hCB0B;
defparam \processor1|bus1|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N22
cycloneive_lcell_comb \processor1|bus1|Mux19~4 (
// Equation(s):
// \processor1|bus1|Mux19~4_combout  = (\processor1|ControlUnit|read_enable [3] & ((\processor1|bus1|Mux19~3_combout  & (\processor1|IR|data_out [4])) # (!\processor1|bus1|Mux19~3_combout  & ((\processor1|PC|data_out [4]))))) # 
// (!\processor1|ControlUnit|read_enable [3] & (((\processor1|bus1|Mux19~3_combout ))))

	.dataa(\processor1|ControlUnit|read_enable [3]),
	.datab(\processor1|IR|data_out [4]),
	.datac(\processor1|PC|data_out [4]),
	.datad(\processor1|bus1|Mux19~3_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux19~4 .lut_mask = 16'hDDA0;
defparam \processor1|bus1|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N24
cycloneive_lcell_comb \processor1|bus1|Mux19~5 (
// Equation(s):
// \processor1|bus1|Mux19~5_combout  = (\processor1|bus1|Mux19~4_combout  & ((\processor1|ControlUnit|read_enable [2]) # (!\processor1|ControlUnit|read_enable [3])))

	.dataa(\processor1|ControlUnit|read_enable [3]),
	.datab(\processor1|ControlUnit|read_enable [2]),
	.datac(gnd),
	.datad(\processor1|bus1|Mux19~4_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux19~5 .lut_mask = 16'hDD00;
defparam \processor1|bus1|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N4
cycloneive_lcell_comb \processor1|bus1|Mux19~0 (
// Equation(s):
// \processor1|bus1|Mux19~0_combout  = (\processor1|ControlUnit|read_enable [0] & (((\processor1|AR|data_out [4]) # (\processor1|ControlUnit|read_enable [2])))) # (!\processor1|ControlUnit|read_enable [0] & (\processor1|STXZ|data_out [4] & 
// ((!\processor1|ControlUnit|read_enable [2]))))

	.dataa(\processor1|STXZ|data_out [4]),
	.datab(\processor1|AR|data_out [4]),
	.datac(\processor1|ControlUnit|read_enable [0]),
	.datad(\processor1|ControlUnit|read_enable [2]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux19~0 .lut_mask = 16'hF0CA;
defparam \processor1|bus1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N6
cycloneive_lcell_comb \processor1|bus1|Mux19~1 (
// Equation(s):
// \processor1|bus1|Mux19~1_combout  = (\processor1|bus1|Mux19~0_combout  & (((\instructionmemory|altsyncram_component|auto_generated|q_a [4]) # (!\processor1|ControlUnit|read_enable [2])))) # (!\processor1|bus1|Mux19~0_combout  & (\processor1|AC|data_out 
// [4] & ((\processor1|ControlUnit|read_enable [2]))))

	.dataa(\processor1|AC|data_out [4]),
	.datab(\instructionmemory|altsyncram_component|auto_generated|q_a [4]),
	.datac(\processor1|bus1|Mux19~0_combout ),
	.datad(\processor1|ControlUnit|read_enable [2]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux19~1 .lut_mask = 16'hCAF0;
defparam \processor1|bus1|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N4
cycloneive_lcell_comb \processor1|bus1|Mux19~6 (
// Equation(s):
// \processor1|bus1|Mux19~6_combout  = (\processor1|bus1|Mux23~9_combout  & (((\processor1|bus1|Mux19~1_combout  & \processor1|bus1|Mux23~8_combout )))) # (!\processor1|bus1|Mux23~9_combout  & ((\processor1|bus1|Mux19~5_combout ) # 
// ((!\processor1|bus1|Mux23~8_combout ))))

	.dataa(\processor1|bus1|Mux23~9_combout ),
	.datab(\processor1|bus1|Mux19~5_combout ),
	.datac(\processor1|bus1|Mux19~1_combout ),
	.datad(\processor1|bus1|Mux23~8_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux19~6 .lut_mask = 16'hE455;
defparam \processor1|bus1|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N6
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~18 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout 
// ))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~18 .lut_mask = 16'hFC22;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~19 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~19_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout )) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ))))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~19 .lut_mask = 16'hBBC0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneive_lcell_comb \processor1|bus1|Mux19~7 (
// Equation(s):
// \processor1|bus1|Mux19~7_combout  = (\processor1|ControlUnit|read_enable [4] & ((\processor1|bus1|Mux19~6_combout  & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~19_combout ))) # (!\processor1|bus1|Mux19~6_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~17_combout )))) # (!\processor1|ControlUnit|read_enable [4] & (((\processor1|bus1|Mux19~6_combout ))))

	.dataa(\processor1|ControlUnit|read_enable [4]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~17_combout ),
	.datac(\processor1|bus1|Mux19~6_combout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~19_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux19~7 .lut_mask = 16'hF858;
defparam \processor1|bus1|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N26
cycloneive_lcell_comb \processor1|AR|data_out~8 (
// Equation(s):
// \processor1|AR|data_out~8_combout  = (\processor1|ControlUnit|increment [6] & (\processor1|AR|Add0~8_combout )) # (!\processor1|ControlUnit|increment [6] & (((\processor1|bus1|Mux19~7_combout  & \processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|AR|Add0~8_combout ),
	.datab(\processor1|ControlUnit|increment [6]),
	.datac(\processor1|bus1|Mux19~7_combout ),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|AR|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AR|data_out~8 .lut_mask = 16'hB888;
defparam \processor1|AR|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N27
dffeas \processor1|AR|data_out[4] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AR|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|AR|data_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AR|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AR|data_out[4] .is_wysiwyg = "true";
defparam \processor1|AR|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux20~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 3;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 3;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux20~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 3;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 3;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001185;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux20~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 3;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 3;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode949w [3]),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux20~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = 2048'h09B6F0B6C15230DD4CCBD1200EE2D015B720E424F929E76EFE339FBAE6564C372C83AFBEB87CA7445335249741DC12504348EDF293A45566BDAD92743FBC596D6311F8FB5FF8BC91A0DE44DD6B0E9F20C225FFF3348F6DD7B2D814D8E663686AD3620A1A681D2544BF8E887E8D8610AEE9DDED5D653BF7F2D2B1C29E1B9EBD1FB8ED265A16C50F38EE82F61B6EF3BF77779F30FE32BA7881F5CDC5FE85F581563CA766206727511297329FF6C1C6D335BA21D8C566455697C77A0A380C64BAC2F9305CD75949643E9B992261BA5BDF1BD5427D42D9FCCCC87E1E91EFA0580F04726E48330830C884A0F448A1A19ABC3D48A53D8DA2C8D4B996CFF9DAED4A98BC;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = 2048'h7AC0378BCD6CB3DCDBE60269D06C1F5364A28D68313E46634C3E3A24E7EA32B70BDED960117D7BB2EFE993A2BF97E29C07559D8C35E8403D34FBE91E3B5B1D48728CEF0AFA2F27CD5444C3E8B257B7398B7DE82A0428CD55809698F9486E8CA12BB4F8B05BE70A39AD35906879623A7DA756FBAC68E5A9A59B29738220337003E4A2075E0E64E9D5F4D1F6E08AD94B3E598D8068FC5D29D03A2AE6093D9273C1A8D1D3FF9C52D329D3ADA7BE1AEFA4AE75E9610D6D8B232198D621DAC30E4F3A724E31023DD6A067DBD96B08D04BF2114101CC910ED96CC0944F135C7E7932B3A0ED45FD8E38425D7AF0953BAE61478C11F6125743CC8A105D2307BF1D598D08;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = 2048'h32F6213A619F24B10369A2C2E98993E6D3DF801F1D0B0EA0A1FD9ACAA47CC2B2780BF4E7FC4667A9BAADC50B7F46DDE1E5695F08F7D32297085E791F00C0D01E8D9B7A9268CA6B03CD60502C9640E3E1D8FBA6A1BB70CB864197D8B80C9D8F233E8C4E4402635C4ABD4607527A46E6F730B059C24BADDDC4488F03995BE93DDC13825253BD1217FE8F24BCA5BF9A5546506C8D40ABC24618AA7A08A5D9B8C12925DF05B0379E10465DA61B84331176515BD048AA629A172D0A2714822EB18C45E605528280463506319758D0235F26D8FDD8A49AB573A461F4B72EFF2199B57630DF652A35CBEB0259FEA5F585482BCE91FBB423ECD01DA563C0F930975EF2D7;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = 2048'h12336A625566FB7E9B765D92B009443BBBD2255FB341664134234FFC0AA225CEB1A25CA30082E5398171DD42EFA07182E3C77322BCCC2CEB6CE0E77D44136A5FA1994E912AA9B5E24ACBC95722F603C6A6D62BE4D7F26AA869117BCF3C746301A31F0786FDB30D8BD0266BDCEE6FA4D06BC43BF1F79CF2D7175E97FDDBCCA1D85C286F28D574F2280DD66C92FFAB3E60A465531C6579338BAC96099180F4E17E8F199039D71B3CE83415AD794C7073244F4CDCD2E8B2B609E1CBCDDD758C6D823FCF01299BB43DB19751CE91CDE6C36A403C4E478A3A77AA5DD66E2EAD606C9E62E84E11489EA19EDADE29DD6C13095D1A8BAC96F87C37EA27C30C2F36AB6550;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~12 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ) # 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~12 .lut_mask = 16'hADA8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~13 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~13_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 )) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ))))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~13 .lut_mask = 16'hAFC0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux20~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux20~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 3;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 3;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~14 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 
// ))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~14 .lut_mask = 16'hF4A4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux20~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 3;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 3;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux20~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 3;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 3;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~15 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~15_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout  & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ) 
// # ((!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout  & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~15 .lut_mask = 16'hDA8A;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3 (
	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~13_combout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~15_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3 .lut_mask = 16'hEE22;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N15
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3_combout ),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~14 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ) # 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  
// & ((!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~14 .lut_mask = 16'hF0CA;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~15 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~15_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout  & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout )) 
// # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout  & (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout )))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~15 .lut_mask = 16'hEA62;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N8
cycloneive_lcell_comb \processor1|bus1|Mux20~2 (
// Equation(s):
// \processor1|bus1|Mux20~2_combout  = (\processor1|ControlUnit|read_enable [0] & \processor1|reg_r|data_out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor1|ControlUnit|read_enable [0]),
	.datad(\processor1|reg_r|data_out [3]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux20~2 .lut_mask = 16'hF000;
defparam \processor1|bus1|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N0
cycloneive_lcell_comb \processor1|bus1|Mux20~3 (
// Equation(s):
// \processor1|bus1|Mux20~3_combout  = (\processor1|bus1|Mux23~3_combout  & ((\processor1|bus1|Mux23~4_combout  & (\processor1|reg_r3|data_out [3])) # (!\processor1|bus1|Mux23~4_combout  & ((\processor1|bus1|Mux20~2_combout ))))) # 
// (!\processor1|bus1|Mux23~3_combout  & (((!\processor1|bus1|Mux23~4_combout ))))

	.dataa(\processor1|reg_r3|data_out [3]),
	.datab(\processor1|bus1|Mux23~3_combout ),
	.datac(\processor1|bus1|Mux23~4_combout ),
	.datad(\processor1|bus1|Mux20~2_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux20~3 .lut_mask = 16'h8F83;
defparam \processor1|bus1|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N20
cycloneive_lcell_comb \processor1|bus1|Mux20~4 (
// Equation(s):
// \processor1|bus1|Mux20~4_combout  = (\processor1|bus1|Mux20~3_combout  & (((\processor1|IR|data_out [3])) # (!\processor1|ControlUnit|read_enable [3]))) # (!\processor1|bus1|Mux20~3_combout  & (\processor1|ControlUnit|read_enable [3] & 
// ((\processor1|PC|data_out [3]))))

	.dataa(\processor1|bus1|Mux20~3_combout ),
	.datab(\processor1|ControlUnit|read_enable [3]),
	.datac(\processor1|IR|data_out [3]),
	.datad(\processor1|PC|data_out [3]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux20~4 .lut_mask = 16'hE6A2;
defparam \processor1|bus1|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N6
cycloneive_lcell_comb \processor1|bus1|Mux20~5 (
// Equation(s):
// \processor1|bus1|Mux20~5_combout  = (\processor1|bus1|Mux20~4_combout  & ((\processor1|ControlUnit|read_enable [2]) # (!\processor1|ControlUnit|read_enable [3])))

	.dataa(\processor1|ControlUnit|read_enable [3]),
	.datab(\processor1|ControlUnit|read_enable [2]),
	.datac(gnd),
	.datad(\processor1|bus1|Mux20~4_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux20~5 .lut_mask = 16'hDD00;
defparam \processor1|bus1|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N12
cycloneive_lcell_comb \processor1|bus1|Mux20~0 (
// Equation(s):
// \processor1|bus1|Mux20~0_combout  = (\processor1|ControlUnit|read_enable [0] & (((\processor1|AR|data_out [3]) # (\processor1|ControlUnit|read_enable [2])))) # (!\processor1|ControlUnit|read_enable [0] & (\processor1|STXZ|data_out [3] & 
// ((!\processor1|ControlUnit|read_enable [2]))))

	.dataa(\processor1|STXZ|data_out [3]),
	.datab(\processor1|ControlUnit|read_enable [0]),
	.datac(\processor1|AR|data_out [3]),
	.datad(\processor1|ControlUnit|read_enable [2]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux20~0 .lut_mask = 16'hCCE2;
defparam \processor1|bus1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N22
cycloneive_lcell_comb \processor1|bus1|Mux20~1 (
// Equation(s):
// \processor1|bus1|Mux20~1_combout  = (\processor1|bus1|Mux20~0_combout  & (((\instructionmemory|altsyncram_component|auto_generated|q_a [3])) # (!\processor1|ControlUnit|read_enable [2]))) # (!\processor1|bus1|Mux20~0_combout  & 
// (\processor1|ControlUnit|read_enable [2] & ((\processor1|AC|data_out [3]))))

	.dataa(\processor1|bus1|Mux20~0_combout ),
	.datab(\processor1|ControlUnit|read_enable [2]),
	.datac(\instructionmemory|altsyncram_component|auto_generated|q_a [3]),
	.datad(\processor1|AC|data_out [3]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux20~1 .lut_mask = 16'hE6A2;
defparam \processor1|bus1|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N26
cycloneive_lcell_comb \processor1|bus1|Mux20~6 (
// Equation(s):
// \processor1|bus1|Mux20~6_combout  = (\processor1|bus1|Mux23~9_combout  & (((\processor1|bus1|Mux20~1_combout  & \processor1|bus1|Mux23~8_combout )))) # (!\processor1|bus1|Mux23~9_combout  & ((\processor1|bus1|Mux20~5_combout ) # 
// ((!\processor1|bus1|Mux23~8_combout ))))

	.dataa(\processor1|bus1|Mux23~9_combout ),
	.datab(\processor1|bus1|Mux20~5_combout ),
	.datac(\processor1|bus1|Mux20~1_combout ),
	.datad(\processor1|bus1|Mux23~8_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux20~6 .lut_mask = 16'hE455;
defparam \processor1|bus1|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~12 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout 
// ))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~12 .lut_mask = 16'hDC98;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~13 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~13_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout )) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ))))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout ))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~13 .lut_mask = 16'hE6C4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cycloneive_lcell_comb \processor1|bus1|Mux20~7 (
// Equation(s):
// \processor1|bus1|Mux20~7_combout  = (\processor1|bus1|Mux20~6_combout  & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~15_combout ) # ((!\processor1|ControlUnit|read_enable [4])))) # (!\processor1|bus1|Mux20~6_combout  & 
// (((\processor1|ControlUnit|read_enable [4] & \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~13_combout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~15_combout ),
	.datab(\processor1|bus1|Mux20~6_combout ),
	.datac(\processor1|ControlUnit|read_enable [4]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~13_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux20~7 .lut_mask = 16'hBC8C;
defparam \processor1|bus1|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N22
cycloneive_lcell_comb \processor1|IR|data_out~20 (
// Equation(s):
// \processor1|IR|data_out~20_combout  = (!\rst~q  & (\processor1|bus1|Mux20~7_combout  & ((\processor1|bus1|Mux23~12_combout ) # (!\processor1|ControlUnit|read_enable [4]))))

	.dataa(\processor1|ControlUnit|read_enable [4]),
	.datab(\rst~q ),
	.datac(\processor1|bus1|Mux20~7_combout ),
	.datad(\processor1|bus1|Mux23~12_combout ),
	.cin(gnd),
	.combout(\processor1|IR|data_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|IR|data_out~20 .lut_mask = 16'h3010;
defparam \processor1|IR|data_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N23
dffeas \processor1|IR|data_out[3] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|IR|data_out~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor1|IR|data_out[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|IR|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|IR|data_out[3] .is_wysiwyg = "true";
defparam \processor1|IR|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N16
cycloneive_lcell_comb \processor1|PC|Add0~11 (
// Equation(s):
// \processor1|PC|Add0~11_combout  = (\processor1|ControlUnit|increment [0] & ((\processor1|PC|Add0~9_combout ))) # (!\processor1|ControlUnit|increment [0] & (\processor1|IR|data_out [3]))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|increment [0]),
	.datac(\processor1|IR|data_out [3]),
	.datad(\processor1|PC|Add0~9_combout ),
	.cin(gnd),
	.combout(\processor1|PC|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|PC|Add0~11 .lut_mask = 16'hFC30;
defparam \processor1|PC|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N17
dffeas \processor1|PC|data_out[3] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|PC|Add0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|PC|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|PC|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|PC|data_out[3] .is_wysiwyg = "true";
defparam \processor1|PC|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N18
cycloneive_lcell_comb \processor1|bus1|Mux21~0 (
// Equation(s):
// \processor1|bus1|Mux21~0_combout  = (\processor1|ControlUnit|read_enable [0] & (((\processor1|AR|data_out [2]) # (\processor1|ControlUnit|read_enable [2])))) # (!\processor1|ControlUnit|read_enable [0] & (\processor1|STXZ|data_out [2] & 
// ((!\processor1|ControlUnit|read_enable [2]))))

	.dataa(\processor1|STXZ|data_out [2]),
	.datab(\processor1|AR|data_out [2]),
	.datac(\processor1|ControlUnit|read_enable [0]),
	.datad(\processor1|ControlUnit|read_enable [2]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux21~0 .lut_mask = 16'hF0CA;
defparam \processor1|bus1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N28
cycloneive_lcell_comb \processor1|bus1|Mux21~1 (
// Equation(s):
// \processor1|bus1|Mux21~1_combout  = (\processor1|ControlUnit|read_enable [2] & ((\processor1|bus1|Mux21~0_combout  & ((\instructionmemory|altsyncram_component|auto_generated|q_a [2]))) # (!\processor1|bus1|Mux21~0_combout  & (\processor1|AC|data_out 
// [2])))) # (!\processor1|ControlUnit|read_enable [2] & (((\processor1|bus1|Mux21~0_combout ))))

	.dataa(\processor1|AC|data_out [2]),
	.datab(\processor1|ControlUnit|read_enable [2]),
	.datac(\instructionmemory|altsyncram_component|auto_generated|q_a [2]),
	.datad(\processor1|bus1|Mux21~0_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux21~1 .lut_mask = 16'hF388;
defparam \processor1|bus1|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N30
cycloneive_lcell_comb \processor1|bus1|Mux21~2 (
// Equation(s):
// \processor1|bus1|Mux21~2_combout  = (\processor1|ControlUnit|read_enable [0] & \processor1|reg_r|data_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor1|ControlUnit|read_enable [0]),
	.datad(\processor1|reg_r|data_out [2]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux21~2 .lut_mask = 16'hF000;
defparam \processor1|bus1|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N30
cycloneive_lcell_comb \processor1|bus1|Mux21~3 (
// Equation(s):
// \processor1|bus1|Mux21~3_combout  = (\processor1|bus1|Mux23~3_combout  & ((\processor1|bus1|Mux23~4_combout  & ((\processor1|reg_r3|data_out [2]))) # (!\processor1|bus1|Mux23~4_combout  & (\processor1|bus1|Mux21~2_combout )))) # 
// (!\processor1|bus1|Mux23~3_combout  & (((!\processor1|bus1|Mux23~4_combout ))))

	.dataa(\processor1|bus1|Mux21~2_combout ),
	.datab(\processor1|bus1|Mux23~3_combout ),
	.datac(\processor1|bus1|Mux23~4_combout ),
	.datad(\processor1|reg_r3|data_out [2]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux21~3 .lut_mask = 16'hCB0B;
defparam \processor1|bus1|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N24
cycloneive_lcell_comb \processor1|bus1|Mux21~4 (
// Equation(s):
// \processor1|bus1|Mux21~4_combout  = (\processor1|bus1|Mux21~3_combout  & ((\processor1|IR|data_out [2]) # ((!\processor1|ControlUnit|read_enable [3])))) # (!\processor1|bus1|Mux21~3_combout  & (((\processor1|ControlUnit|read_enable [3] & 
// \processor1|PC|data_out [2]))))

	.dataa(\processor1|bus1|Mux21~3_combout ),
	.datab(\processor1|IR|data_out [2]),
	.datac(\processor1|ControlUnit|read_enable [3]),
	.datad(\processor1|PC|data_out [2]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux21~4 .lut_mask = 16'hDA8A;
defparam \processor1|bus1|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N26
cycloneive_lcell_comb \processor1|bus1|Mux21~5 (
// Equation(s):
// \processor1|bus1|Mux21~5_combout  = (\processor1|bus1|Mux21~4_combout  & ((\processor1|ControlUnit|read_enable [2]) # (!\processor1|ControlUnit|read_enable [3])))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|read_enable [2]),
	.datac(\processor1|ControlUnit|read_enable [3]),
	.datad(\processor1|bus1|Mux21~4_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux21~5 .lut_mask = 16'hCF00;
defparam \processor1|bus1|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N22
cycloneive_lcell_comb \processor1|bus1|Mux21~6 (
// Equation(s):
// \processor1|bus1|Mux21~6_combout  = (\processor1|bus1|Mux23~8_combout  & ((\processor1|bus1|Mux23~9_combout  & (\processor1|bus1|Mux21~1_combout )) # (!\processor1|bus1|Mux23~9_combout  & ((\processor1|bus1|Mux21~5_combout ))))) # 
// (!\processor1|bus1|Mux23~8_combout  & (((!\processor1|bus1|Mux23~9_combout ))))

	.dataa(\processor1|bus1|Mux21~1_combout ),
	.datab(\processor1|bus1|Mux23~8_combout ),
	.datac(\processor1|bus1|Mux23~9_combout ),
	.datad(\processor1|bus1|Mux21~5_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux21~6 .lut_mask = 16'h8F83;
defparam \processor1|bus1|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N16
cycloneive_lcell_comb \processor1|bus1|Mux21~8 (
// Equation(s):
// \processor1|bus1|Mux21~8_combout  = (\processor1|bus1|Mux21~7_combout  & ((\processor1|bus1|Mux23~12_combout ) # (!\processor1|ControlUnit|read_enable [4])))

	.dataa(\processor1|bus1|Mux23~12_combout ),
	.datab(\processor1|bus1|Mux21~7_combout ),
	.datac(gnd),
	.datad(\processor1|ControlUnit|read_enable [4]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux21~8 .lut_mask = 16'h88CC;
defparam \processor1|bus1|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux21~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux21~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 2;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 2;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~10 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 
// ))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~10 .lut_mask = 16'hF4A4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux21~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 2;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 2;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux21~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 2;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 2;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~11 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~11_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout  & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ) 
// # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  & (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~11 .lut_mask = 16'hEA4A;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux21~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 2;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 2;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000212D;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux21~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 2;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 2;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode949w [3]),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux21~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h1F11468CFEC3A3B2021111B2E8CB10415D9D395BD190EA0333CEC64BA5620AA1588B448A09558F051C275A306A9FFBBBDC98B377B1077ACB38D603E2CDF586B386A1F50C3E6D8889A3280F498667B47A3B0ED679E05824C29625C0DD275535A0C5D924A41DE700AD2E6693BFBDAC3DD1CC711807DCF8CA0133D697AA8978C12CEDBB83A6F7FCB8B0DC27152966FB21883AEA986F7EF587C261EAA0CAA35E0D81C1EF6F57CE2787BBC9C08637FCD0E40D2931A1F48F6A232164B86378D852F2F0035F68B41CF9F50342829C3184FD1468C09C14497137C5F21009E548966DC5983AACE4D9AE172A9919666A5D5378C9ACBC6A91F8CEE0ED7CAFA9C375958368F3;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h5F3BDAAD3B8E349A89E25C565D1F6C4EF763CD3F678BB47F5B5454A4306CFF35B9F9AE18D014F09E17D8E27480D330F82874A0A1A5B00418D2A13D3D5748F3A49CB73157EAB72752A6A8B47670C5FF8A6A5B00F55EEC46AC80AC76089DF8DF5EDC8A7BC9FF338248483B481394F9E196698A9FBEDD030F7FA753B936108D8BF2EDB65B23E92C638EA03FB239D003A933E47E7AB5278DB66AFE940A56576EEB7716FA946EB042AFF5E63DA22A1BD57B68DE757634458CE2055C8722DB2A68647ECA801A51A5D908A1B75268399DB8F361B00E90D39A7D584BD253AD12E975093FB1E67A2CA8678B2FD68A652943DF16AD0372A98586B8E94CF10662234320C0B8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'hAC76D7BE9666E29068CB440046648FA9E62E2BD74326652082C764D1854B381C463290BB166B505B040C678825A4E02E8D730AAA380848646DF69B46997E194C551B91AC44E629B3320B2230581336B1A1C10E68E563E4E1C0D68B9AA35AD312B704BAEA5D400E6EB774D12534240C86A875F5899D3B71B474EEDEEB81217C7BA68F9429DDCD3233A89D209EB834BA5B7E98CEEDC9BFD9E605FE728FF92B7EAFCE68A04FB4F8DD749E6BAB7A387AAF860F705B377848A6E48F540600B4AAC8DF820433EA7CF0D59005D76A554604E08CF1E1AEA407BA8A595810F0AD673EC29C586C129666166346BDF03178CB988A627A2661BE6AD8E58F1A4D1E9C63AF945C;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h7D3DED0659D3EF4C72BFF59AEA1E14A1DF372A523CA9270D61C3A361C99BB6E0CCF2AFC9CA07D4253E0B5B9D861E51204317F4F73E477A105FDE713C065160A238C0A9B640BC9F2A4E6215AB8E96E74E6EFDADD752A62F4F76B009C21AA58DBB084B07E6A2BA02C96609E994D7A619D9EBCF545843E929095BE8D87D03396AB82046F877E71F1EB743295BD37453D595179462C9C0C51DC3B5398816A8254381A2F09A56635E22121B939AAEC1EA7A2DAE2263F96CBA219B561B4AD9CCBE0EF876DF6F74BD6AC8CE72F5DFEA1D4E14D52BBC5ABE7AE84851EF22C9159DD4A079023D14195DE35875C9E80FAA0B179CD9C83AE20F4611D7A6F56222CEB254A150;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux21~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 2;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 2;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~8 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 )))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b 
// [0] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 )))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~8 .lut_mask = 16'hBA98;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~9 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~9_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 )))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~9 .lut_mask = 16'hF388;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2 (
	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~11_combout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~9_combout ),
	.datac(gnd),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2 .lut_mask = 16'hAACC;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N5
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2_combout ),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~10 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ) # 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  
// & ((!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~10 .lut_mask = 16'hF0CA;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N14
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~11 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~11_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout )))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~11 .lut_mask = 16'hF838;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~8 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout 
// ))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~8 .lut_mask = 16'hDC98;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~9 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~9_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout  & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ) # 
// ((!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout  & 
// (((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  & \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~9 .lut_mask = 16'hD8AA;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N0
cycloneive_lcell_comb \processor1|bus1|Mux21~7 (
// Equation(s):
// \processor1|bus1|Mux21~7_combout  = (\processor1|bus1|Mux21~6_combout  & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~11_combout ) # ((!\processor1|ControlUnit|read_enable [4])))) # (!\processor1|bus1|Mux21~6_combout  & 
// (((\processor1|ControlUnit|read_enable [4] & \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~9_combout ))))

	.dataa(\processor1|bus1|Mux21~6_combout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~11_combout ),
	.datac(\processor1|ControlUnit|read_enable [4]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~9_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux21~7 .lut_mask = 16'hDA8A;
defparam \processor1|bus1|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N22
cycloneive_lcell_comb \processor1|AR|data_out~6 (
// Equation(s):
// \processor1|AR|data_out~6_combout  = (\processor1|ControlUnit|increment [6] & (((\processor1|AR|Add0~4_combout )))) # (!\processor1|ControlUnit|increment [6] & (\processor1|bus1|Mux21~7_combout  & ((\processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|bus1|Mux21~7_combout ),
	.datab(\processor1|ControlUnit|increment [6]),
	.datac(\processor1|AR|Add0~4_combout ),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|AR|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AR|data_out~6 .lut_mask = 16'hE2C0;
defparam \processor1|AR|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N23
dffeas \processor1|AR|data_out[2] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AR|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|AR|data_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AR|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AR|data_out[2] .is_wysiwyg = "true";
defparam \processor1|AR|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux22~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001576;
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux22~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux22~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode949w [3]),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux22~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = 2048'hF27D1B6FF9DB975A5E7F524C5F5FC4C6BC53189E37346EC9E8D977A224CD2B16A9BD9C0A4617DFDC0ED480BFE7C41B929BC5E341C975A2A11F8FC2CA1724A19F38D6E1B63346ED95EEFB5D540B6E2A3B9330F52EE524359702E790CAAB2C029B4644604DA0261C4CA6A05A300747ADC80D57D28336A6699C10EC4D6B8FFA8391743FA368451C5F06E2E393A5F13A505772B130C8B28EFED58EFBE6ECB14779160AB0E08C4E78581C070B53EDEEA998F61AF7534359D8A786ED2C67C1CE62A598D93AFC1E180B2BBDD9A0D274460003F8C1CDAE9C6A19BC53836FBBA60F515640849A887B40A0A4B656EB4B841D9D49913801A197F93ECD178E02B22262830A15;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = 2048'hB6416422D0F733095BE5F0FA80D3F3BD51E94489A621B52CA68EE459E7551C36E31B67DBA5921310324A2F6E02A61DD29053C6614B47BD8736F500FAC95AD5DDBED2F23DF80FBB5FDE583247FEDFEB5873CDA4D392198D40047A5175D3FAA0F8E032D6C391B4A982B5AC15FB3326FEBB0E379D92FA60315C71D8155F833D4C2B94CC5E85506EDC550C42E08B334B123609EBF06477DED3922F9A7064F6419201F84062BBCA4C957FE190212368B2A1C6D7293292E8445735FB9A9C800A4AE2440122D1D040776137F567F5DEC70F2468A73B830597A5B0AB38A87705505288F7F19DA22FD77E3742326400A977A46D7B8F39C8AB01F348B6852B3AA9604AE854;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = 2048'h9A10BFC5DF2F82B6C9C026731F9CFAEA7021AE8CEE47070EA9D1AD7CF69DE689DE1115F38131B24C826FA85F2143D0B8E51FC63281F6C23A7A7B2D7EC86F4FE2F6F116771134B88FEF5CF58A9B2EAE84C758966B12A525C7025F2242E2C16654677EFAE8FBEB27BDDD658A28BF96C2245D762284E8040E604D759C8DD7D75CA05889B4080BA39D92C0F78BA7FD35698F16C7E5A699B6C96C7B6E6BB027A047B218C5050DD3D30FED5F530006D71A774C569F354EC0EE1238EC22E98340C63D2BCA77781B8D1C2C2CA36745C4F1224D5D7CD98596BCB50E1A0BCDC824CB121F1122CAE359250FA824FB548EB2E5DC03B8898BF901404EDB401544FAD9D0869683;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = 2048'hF62C93166BCF205F9E0399B1A86FD28B6B3863B74C468FEB970F2AA5789ED90A0FEE53DD785C77B9D088F3AC28AA6752873B0F806FF2E571F288CC18E425C901EB1342ADA2AACBCF695FEE2580C9976C96E3D1E6E03332C0F4735E434CE7BC64BBF68E28FE633AB37816D5CE2B13292396B98B55E34FC0AFE0E08CD16ABB365353901756B796EC0A73196607A898269679306C2AC7E071EF829E6A81DA5BBFFD1D3747E79FB2FAC2912EB7E13BAEEBD7246A9539408F798F5B5B8011E820F2DD6686D2E5E2AD08595DB37B6CBD58B8E2F902D21A6A4C1959C0ED713EE199ED5BFC2B9DAEF13AC8AFA7F5A729477331AE618F22E643ADF2D844A64CEDF5D8C750;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N2
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~4 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ) # 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~4 .lut_mask = 16'hADA8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~5 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~5_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 )))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~5 .lut_mask = 16'hCFA0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux22~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux22~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~6 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 )))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  & (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~6 .lut_mask = 16'hCEC2;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux22~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux22~8_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~7 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~7_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout  & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ) # 
// ((!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout  & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~7 .lut_mask = 16'hDA8A;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 (
	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~5_combout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~7_combout ),
	.datac(gnd),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .lut_mask = 16'hCCAA;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N27
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~6 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ) # 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  & !\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~6 .lut_mask = 16'hCCB8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~7 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~7_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout  & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ) # 
// (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout  & (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout 
//  & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~7 .lut_mask = 16'hE2CC;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N4
cycloneive_lcell_comb \processor1|bus1|Mux22~2 (
// Equation(s):
// \processor1|bus1|Mux22~2_combout  = (\processor1|ControlUnit|read_enable [0] & \processor1|reg_r|data_out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor1|ControlUnit|read_enable [0]),
	.datad(\processor1|reg_r|data_out [1]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux22~2 .lut_mask = 16'hF000;
defparam \processor1|bus1|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N16
cycloneive_lcell_comb \processor1|bus1|Mux22~3 (
// Equation(s):
// \processor1|bus1|Mux22~3_combout  = (\processor1|bus1|Mux23~4_combout  & (\processor1|bus1|Mux23~3_combout  & ((\processor1|reg_r3|data_out [1])))) # (!\processor1|bus1|Mux23~4_combout  & (((\processor1|bus1|Mux22~2_combout )) # 
// (!\processor1|bus1|Mux23~3_combout )))

	.dataa(\processor1|bus1|Mux23~4_combout ),
	.datab(\processor1|bus1|Mux23~3_combout ),
	.datac(\processor1|bus1|Mux22~2_combout ),
	.datad(\processor1|reg_r3|data_out [1]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux22~3 .lut_mask = 16'hD951;
defparam \processor1|bus1|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N18
cycloneive_lcell_comb \processor1|bus1|Mux22~4 (
// Equation(s):
// \processor1|bus1|Mux22~4_combout  = (\processor1|bus1|Mux22~3_combout  & (((\processor1|IR|data_out [1]) # (!\processor1|ControlUnit|read_enable [3])))) # (!\processor1|bus1|Mux22~3_combout  & (\processor1|PC|data_out [1] & 
// (\processor1|ControlUnit|read_enable [3])))

	.dataa(\processor1|PC|data_out [1]),
	.datab(\processor1|bus1|Mux22~3_combout ),
	.datac(\processor1|ControlUnit|read_enable [3]),
	.datad(\processor1|IR|data_out [1]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux22~4 .lut_mask = 16'hEC2C;
defparam \processor1|bus1|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N28
cycloneive_lcell_comb \processor1|bus1|Mux22~5 (
// Equation(s):
// \processor1|bus1|Mux22~5_combout  = (\processor1|bus1|Mux22~4_combout  & ((\processor1|ControlUnit|read_enable [2]) # (!\processor1|ControlUnit|read_enable [3])))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|read_enable [2]),
	.datac(\processor1|ControlUnit|read_enable [3]),
	.datad(\processor1|bus1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux22~5 .lut_mask = 16'hCF00;
defparam \processor1|bus1|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N6
cycloneive_lcell_comb \processor1|bus1|Mux22~0 (
// Equation(s):
// \processor1|bus1|Mux22~0_combout  = (\processor1|ControlUnit|read_enable [0] & ((\processor1|ControlUnit|read_enable [2]) # ((\processor1|AR|data_out [1])))) # (!\processor1|ControlUnit|read_enable [0] & (!\processor1|ControlUnit|read_enable [2] & 
// ((\processor1|STXZ|data_out [1]))))

	.dataa(\processor1|ControlUnit|read_enable [0]),
	.datab(\processor1|ControlUnit|read_enable [2]),
	.datac(\processor1|AR|data_out [1]),
	.datad(\processor1|STXZ|data_out [1]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux22~0 .lut_mask = 16'hB9A8;
defparam \processor1|bus1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N8
cycloneive_lcell_comb \processor1|bus1|Mux22~1 (
// Equation(s):
// \processor1|bus1|Mux22~1_combout  = (\processor1|bus1|Mux22~0_combout  & (((\instructionmemory|altsyncram_component|auto_generated|q_a [1])) # (!\processor1|ControlUnit|read_enable [2]))) # (!\processor1|bus1|Mux22~0_combout  & 
// (\processor1|ControlUnit|read_enable [2] & ((\processor1|AC|data_out [1]))))

	.dataa(\processor1|bus1|Mux22~0_combout ),
	.datab(\processor1|ControlUnit|read_enable [2]),
	.datac(\instructionmemory|altsyncram_component|auto_generated|q_a [1]),
	.datad(\processor1|AC|data_out [1]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux22~1 .lut_mask = 16'hE6A2;
defparam \processor1|bus1|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneive_lcell_comb \processor1|bus1|Mux22~6 (
// Equation(s):
// \processor1|bus1|Mux22~6_combout  = (\processor1|bus1|Mux23~8_combout  & ((\processor1|bus1|Mux23~9_combout  & ((\processor1|bus1|Mux22~1_combout ))) # (!\processor1|bus1|Mux23~9_combout  & (\processor1|bus1|Mux22~5_combout )))) # 
// (!\processor1|bus1|Mux23~8_combout  & (((!\processor1|bus1|Mux23~9_combout ))))

	.dataa(\processor1|bus1|Mux23~8_combout ),
	.datab(\processor1|bus1|Mux22~5_combout ),
	.datac(\processor1|bus1|Mux23~9_combout ),
	.datad(\processor1|bus1|Mux22~1_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux22~6 .lut_mask = 16'hAD0D;
defparam \processor1|bus1|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~4 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout 
// ))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~4 .lut_mask = 16'hDC98;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~5 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~5_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout )) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ))))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~5 .lut_mask = 16'hBBC0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \processor1|bus1|Mux22~7 (
// Equation(s):
// \processor1|bus1|Mux22~7_combout  = (\processor1|ControlUnit|read_enable [4] & ((\processor1|bus1|Mux22~6_combout  & (\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~7_combout )) # (!\processor1|bus1|Mux22~6_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~5_combout ))))) # (!\processor1|ControlUnit|read_enable [4] & (((\processor1|bus1|Mux22~6_combout ))))

	.dataa(\processor1|ControlUnit|read_enable [4]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~7_combout ),
	.datac(\processor1|bus1|Mux22~6_combout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~5_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux22~7 .lut_mask = 16'hDAD0;
defparam \processor1|bus1|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N20
cycloneive_lcell_comb \processor1|AR|data_out~5 (
// Equation(s):
// \processor1|AR|data_out~5_combout  = (\processor1|ControlUnit|increment [6] & (\processor1|AR|Add0~2_combout )) # (!\processor1|ControlUnit|increment [6] & (((\processor1|bus1|Mux22~7_combout  & \processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|AR|Add0~2_combout ),
	.datab(\processor1|ControlUnit|increment [6]),
	.datac(\processor1|bus1|Mux22~7_combout ),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|AR|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AR|data_out~5 .lut_mask = 16'hB888;
defparam \processor1|AR|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N21
dffeas \processor1|AR|data_out[1] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AR|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|AR|data_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AR|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AR|data_out[1] .is_wysiwyg = "true";
defparam \processor1|AR|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux23~13_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux23~13_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux23~13_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux23~13_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N28
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~0 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout 
// ))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~0 .lut_mask = 16'hFA44;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N30
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~1 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~1_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout )))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~1 .lut_mask = 16'hF588;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode949w [3]),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux23~13_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h209C0059371DB7E0D9FCFF15C57806B27C5A03422F5F49FE18EE83D6004641D67C7AAE78B27D1CF81D184041119AAA5B9F8FBC642F672324D631FE0E5E943165FA1478FBFA70DA437A3BE2D7E664E85C603C75D3D07609320C68C543D3DEBB0A688264495CB21E468E3EB5E1331DE7B6C10F1A28F557BBD05A7D27A98209295B0085A92077DD1CDE25754E131C18BD33F6DAC48B65B333B62FC295F682DDF1BD702CD4FBCD18A8ED21188CF8F7F07DC8C8D998750CD3C8AE88F903DE847A9B65BDA520BE3F7D95B0341C5E833AFB8D723AE2C9455DD439A0EEBE79A332E07C5975D63798CB61FA88CDF9E864877D5E8F14F3F044E5EC42D6CDAF21B6584EF858;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'hAF1EEDE93EF78A7241ACACF6578FB49DE77ED5ABDAE5F3FF11C51268B1F78B2A8F97446388ED5E93D804B85997EE090A21DCE22E3E9A1A4D7F516E812722165D645856D1D49E0DC49907386E87EC7D08E9848229E811161E5126B263817435FE838387C03C208941724B4B5621C04DF92F0269D3D3F58C4AB5AE6249B9D58E6257362230A67F0A90C3EB2CAE04FD6DD710542F310CCD25C355BDD5D2A9C6B6C2E4670DD533C4FCA4A597D487C0E6E08381998076A0CEAFAEB16A97412C2C3483BF22A663E1F05F662DFCA3FC72DDA1362D2428EE343BE37A4E0DC1742FF99C725478E4329DD62B694681B07069490C646F0178DF87001E8E81A10DF1DB064799;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'hD6E35694445A22A0CF3C54EA60D83E096A2E117EE0B9720285F812D345DD6C262F9CD64FACE8D818F6E83CCB9F607D12636BB5B728E48CF82FB5A6C7E62F4BC4B1E0E7EC0D6731C59AF4F204AAE9E1273F3FD44D49641542B99CD73FCF33E94461E2206828C7279982B6B29D08002F96A1AAE84B46ECDB42C88FCD73D4CC4A1DC54C8DC5C1B21E64AA428262903DBC2E14344F75BD9F9DEECFADE222EFEDA3044A359284E2C03A0E31A4D24DFFD4F07EBA00846F622F87488B75563F03933684B417EA7F49AC2CA1CE47DC20F585F173167F1505BDF0126167B0D9F523C0545229B2982A07FBE0BC5441582475D759EFFF28CB8DBAB17C25D200BE2D3A23EC04;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'hF5355EF53E10503918ADA0858950863BB94954ACEC1AE0AC956F17377859713D7C11319A4F86030FAE9527560086EE7BFAA17AC2C2C31EF46E90FCB292649A15C650DB8917F59085536FF0C19CADFE55B111AB0301B9D8EA574962F0CB679814E0FE2C4CD5CD3A48000B31E1B2CD362FBDD54558758D81977D9E49806EB460881D2DCD980DEAFC4803489B20C10EEF92A19DD1DD581544105160DB2AD5AD2CA203A9ADFD8C27C092F14447B0D7B83C139B46BB7FF771ABADB58EC36F07D799579998776498F31FACFC5C55C6E97A62DEAAFAACEB1E82A3FDF4003F9CC276C4675DF17F38A7FAAA834C67056D08FC9461471F862CE3840923B19374313126E600;
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux23~13_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038F2;
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N24
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~2 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ))) 
// # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~2 .lut_mask = 16'hF4A4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux23~13_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\datamemory|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_divider1|clockout~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor1|bus1|Mux23~13_combout }),
	.portaaddr({\processor1|AR|data_out [12],\processor1|AR|data_out [11],\processor1|AR|data_out [10],\processor1|AR|data_out [9],\processor1|AR|data_out [8],\processor1|AR|data_out [7],\processor1|AR|data_out [6],\processor1|AR|data_out [5],\processor1|AR|data_out [4],\processor1|AR|data_out [3],
\processor1|AR|data_out [2],\processor1|AR|data_out [1],\processor1|AR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "./python_scripts/DRAM_DataInt.mif";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "DRAM:datamemory|altsyncram:altsyncram_component|altsyncram_kgo1:auto_generated|altsyncram_tqe2:altsyncram1|ALTSYNCRAM";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 65536;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 8;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M9K";
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N26
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~3 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~3_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout )) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ))))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout ))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~3 .lut_mask = 16'hE6C4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N0
cycloneive_lcell_comb \processor1|bus1|Mux23~2 (
// Equation(s):
// \processor1|bus1|Mux23~2_combout  = (\processor1|ControlUnit|read_enable [0] & \processor1|reg_r|data_out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor1|ControlUnit|read_enable [0]),
	.datad(\processor1|reg_r|data_out [0]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux23~2 .lut_mask = 16'hF000;
defparam \processor1|bus1|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N0
cycloneive_lcell_comb \processor1|bus1|Mux23~5 (
// Equation(s):
// \processor1|bus1|Mux23~5_combout  = (\processor1|bus1|Mux23~4_combout  & (\processor1|reg_r3|data_out [0] & ((\processor1|bus1|Mux23~3_combout )))) # (!\processor1|bus1|Mux23~4_combout  & (((\processor1|bus1|Mux23~2_combout ) # 
// (!\processor1|bus1|Mux23~3_combout ))))

	.dataa(\processor1|reg_r3|data_out [0]),
	.datab(\processor1|bus1|Mux23~2_combout ),
	.datac(\processor1|bus1|Mux23~4_combout ),
	.datad(\processor1|bus1|Mux23~3_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux23~5 .lut_mask = 16'hAC0F;
defparam \processor1|bus1|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N28
cycloneive_lcell_comb \processor1|bus1|Mux23~6 (
// Equation(s):
// \processor1|bus1|Mux23~6_combout  = (\processor1|bus1|Mux23~5_combout  & ((\processor1|IR|data_out [0]) # ((!\processor1|ControlUnit|read_enable [3])))) # (!\processor1|bus1|Mux23~5_combout  & (((\processor1|ControlUnit|read_enable [3] & 
// \processor1|PC|data_out [0]))))

	.dataa(\processor1|bus1|Mux23~5_combout ),
	.datab(\processor1|IR|data_out [0]),
	.datac(\processor1|ControlUnit|read_enable [3]),
	.datad(\processor1|PC|data_out [0]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux23~6 .lut_mask = 16'hDA8A;
defparam \processor1|bus1|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N26
cycloneive_lcell_comb \processor1|bus1|Mux23~7 (
// Equation(s):
// \processor1|bus1|Mux23~7_combout  = (\processor1|bus1|Mux23~6_combout  & ((\processor1|ControlUnit|read_enable [2]) # (!\processor1|ControlUnit|read_enable [3])))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|read_enable [2]),
	.datac(\processor1|bus1|Mux23~6_combout ),
	.datad(\processor1|ControlUnit|read_enable [3]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux23~7 .lut_mask = 16'hC0F0;
defparam \processor1|bus1|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N8
cycloneive_lcell_comb \processor1|bus1|Mux23~0 (
// Equation(s):
// \processor1|bus1|Mux23~0_combout  = (\processor1|ControlUnit|read_enable [0] & (((\processor1|AR|data_out [0]) # (\processor1|ControlUnit|read_enable [2])))) # (!\processor1|ControlUnit|read_enable [0] & (\processor1|STXZ|data_out [0] & 
// ((!\processor1|ControlUnit|read_enable [2]))))

	.dataa(\processor1|STXZ|data_out [0]),
	.datab(\processor1|AR|data_out [0]),
	.datac(\processor1|ControlUnit|read_enable [0]),
	.datad(\processor1|ControlUnit|read_enable [2]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux23~0 .lut_mask = 16'hF0CA;
defparam \processor1|bus1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N2
cycloneive_lcell_comb \processor1|bus1|Mux23~1 (
// Equation(s):
// \processor1|bus1|Mux23~1_combout  = (\processor1|ControlUnit|read_enable [2] & ((\processor1|bus1|Mux23~0_combout  & (\instructionmemory|altsyncram_component|auto_generated|q_a [0])) # (!\processor1|bus1|Mux23~0_combout  & ((\processor1|AC|data_out 
// [0]))))) # (!\processor1|ControlUnit|read_enable [2] & (((\processor1|bus1|Mux23~0_combout ))))

	.dataa(\instructionmemory|altsyncram_component|auto_generated|q_a [0]),
	.datab(\processor1|ControlUnit|read_enable [2]),
	.datac(\processor1|bus1|Mux23~0_combout ),
	.datad(\processor1|AC|data_out [0]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux23~1 .lut_mask = 16'hBCB0;
defparam \processor1|bus1|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N16
cycloneive_lcell_comb \processor1|bus1|Mux23~10 (
// Equation(s):
// \processor1|bus1|Mux23~10_combout  = (\processor1|bus1|Mux23~8_combout  & ((\processor1|bus1|Mux23~9_combout  & ((\processor1|bus1|Mux23~1_combout ))) # (!\processor1|bus1|Mux23~9_combout  & (\processor1|bus1|Mux23~7_combout )))) # 
// (!\processor1|bus1|Mux23~8_combout  & (((!\processor1|bus1|Mux23~9_combout ))))

	.dataa(\processor1|bus1|Mux23~8_combout ),
	.datab(\processor1|bus1|Mux23~7_combout ),
	.datac(\processor1|bus1|Mux23~9_combout ),
	.datad(\processor1|bus1|Mux23~1_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux23~10 .lut_mask = 16'hAD0D;
defparam \processor1|bus1|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N6
cycloneive_lcell_comb \processor1|bus1|Mux23~11 (
// Equation(s):
// \processor1|bus1|Mux23~11_combout  = (\processor1|ControlUnit|read_enable [4] & ((\processor1|bus1|Mux23~10_combout  & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~3_combout ))) # (!\processor1|bus1|Mux23~10_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~1_combout )))) # (!\processor1|ControlUnit|read_enable [4] & (((\processor1|bus1|Mux23~10_combout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~1_combout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~3_combout ),
	.datac(\processor1|ControlUnit|read_enable [4]),
	.datad(\processor1|bus1|Mux23~10_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux23~11 .lut_mask = 16'hCFA0;
defparam \processor1|bus1|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N6
cycloneive_lcell_comb \processor1|ControlUnit|WideOr34~0 (
// Equation(s):
// \processor1|ControlUnit|WideOr34~0_combout  = (!\processor1|ControlUnit|CONTROL_COMMAND [3] & \processor1|ControlUnit|CONTROL_COMMAND [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr34~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr34~0 .lut_mask = 16'h0F00;
defparam \processor1|ControlUnit|WideOr34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N18
cycloneive_lcell_comb \processor1|ControlUnit|WideOr34~2 (
// Equation(s):
// \processor1|ControlUnit|WideOr34~2_combout  = (!\processor1|ControlUnit|CONTROL_COMMAND [0] & ((\processor1|ControlUnit|CONTROL_COMMAND [2] & (!\processor1|ControlUnit|CONTROL_COMMAND [3] & !\processor1|ControlUnit|CONTROL_COMMAND [1])) # 
// (!\processor1|ControlUnit|CONTROL_COMMAND [2] & (\processor1|ControlUnit|CONTROL_COMMAND [3] & \processor1|ControlUnit|CONTROL_COMMAND [1]))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr34~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr34~2 .lut_mask = 16'h1004;
defparam \processor1|ControlUnit|WideOr34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N16
cycloneive_lcell_comb \processor1|ControlUnit|WideOr34~1 (
// Equation(s):
// \processor1|ControlUnit|WideOr34~1_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [4] & (!\processor1|ControlUnit|CONTROL_COMMAND [5] & (\processor1|ControlUnit|CONTROL_COMMAND [0] $ (\processor1|ControlUnit|CONTROL_COMMAND [2])))) # 
// (!\processor1|ControlUnit|CONTROL_COMMAND [4] & (!\processor1|ControlUnit|CONTROL_COMMAND [0] & (!\processor1|ControlUnit|CONTROL_COMMAND [2] & \processor1|ControlUnit|CONTROL_COMMAND [5])))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr34~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr34~1 .lut_mask = 16'h0160;
defparam \processor1|ControlUnit|WideOr34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N20
cycloneive_lcell_comb \processor1|ControlUnit|WideOr34~3 (
// Equation(s):
// \processor1|ControlUnit|WideOr34~3_combout  = (\processor1|ControlUnit|WideOr34~0_combout  & ((\processor1|ControlUnit|WideOr34~1_combout ) # ((\processor1|ControlUnit|WideOr34~2_combout  & \processor1|ControlUnit|Decoder2~4_combout )))) # 
// (!\processor1|ControlUnit|WideOr34~0_combout  & (\processor1|ControlUnit|WideOr34~2_combout  & (\processor1|ControlUnit|Decoder2~4_combout )))

	.dataa(\processor1|ControlUnit|WideOr34~0_combout ),
	.datab(\processor1|ControlUnit|WideOr34~2_combout ),
	.datac(\processor1|ControlUnit|Decoder2~4_combout ),
	.datad(\processor1|ControlUnit|WideOr34~1_combout ),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr34~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr34~3 .lut_mask = 16'hEAC0;
defparam \processor1|ControlUnit|WideOr34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N30
cycloneive_lcell_comb \processor1|ControlUnit|alu[2] (
// Equation(s):
// \processor1|ControlUnit|alu [2] = (GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & (\processor1|ControlUnit|WideOr34~3_combout )) # (!GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & ((\processor1|ControlUnit|alu [2])))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|WideOr34~3_combout ),
	.datac(\processor1|ControlUnit|alu [2]),
	.datad(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\processor1|ControlUnit|alu [2]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|alu[2] .lut_mask = 16'hCCF0;
defparam \processor1|ControlUnit|alu[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N24
cycloneive_lcell_comb \processor1|ControlUnit|alu[0] (
// Equation(s):
// \processor1|ControlUnit|alu [0] = (GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & (\processor1|ControlUnit|WideOr18~1_combout )) # (!GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & ((\processor1|ControlUnit|alu [0])))

	.dataa(\processor1|ControlUnit|WideOr18~1_combout ),
	.datab(gnd),
	.datac(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ),
	.datad(\processor1|ControlUnit|alu [0]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|alu [0]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|alu[0] .lut_mask = 16'hAFA0;
defparam \processor1|ControlUnit|alu[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N8
cycloneive_lcell_comb \processor1|alu|Add1~0 (
// Equation(s):
// \processor1|alu|Add1~0_combout  = (\processor1|AC|data_out [0] & ((GND) # (!\processor1|bus1|Mux23~13_combout ))) # (!\processor1|AC|data_out [0] & (\processor1|bus1|Mux23~13_combout  $ (GND)))
// \processor1|alu|Add1~1  = CARRY((\processor1|AC|data_out [0]) # (!\processor1|bus1|Mux23~13_combout ))

	.dataa(\processor1|AC|data_out [0]),
	.datab(\processor1|bus1|Mux23~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\processor1|alu|Add1~0_combout ),
	.cout(\processor1|alu|Add1~1 ));
// synopsys translate_off
defparam \processor1|alu|Add1~0 .lut_mask = 16'h66BB;
defparam \processor1|alu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N8
cycloneive_lcell_comb \processor1|ControlUnit|alu~0 (
// Equation(s):
// \processor1|ControlUnit|alu~0_combout  = (!\processor1|ControlUnit|CONTROL_COMMAND [0] & (\processor1|ControlUnit|CONTROL_COMMAND [1] & (!\processor1|ControlUnit|CONTROL_COMMAND [3] & \processor1|ControlUnit|WideOr18~2_combout )))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|WideOr18~2_combout ),
	.cin(gnd),
	.combout(\processor1|ControlUnit|alu~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|alu~0 .lut_mask = 16'h0400;
defparam \processor1|ControlUnit|alu~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N18
cycloneive_lcell_comb \processor1|ControlUnit|alu~1 (
// Equation(s):
// \processor1|ControlUnit|alu~1_combout  = (!\processor1|ControlUnit|CONTROL_COMMAND [5] & ((\processor1|ControlUnit|alu~0_combout ) # ((!\processor1|ControlUnit|CONTROL_COMMAND [4] & \processor1|ControlUnit|WideOr9~0_combout ))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datab(\processor1|ControlUnit|alu~0_combout ),
	.datac(\processor1|ControlUnit|WideOr9~0_combout ),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|alu~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|alu~1 .lut_mask = 16'h00DC;
defparam \processor1|ControlUnit|alu~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N18
cycloneive_lcell_comb \processor1|ControlUnit|alu[1] (
// Equation(s):
// \processor1|ControlUnit|alu [1] = (GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & (\processor1|ControlUnit|alu~1_combout )) # (!GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & ((\processor1|ControlUnit|alu [1])))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|alu~1_combout ),
	.datac(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ),
	.datad(\processor1|ControlUnit|alu [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|alu [1]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|alu[1] .lut_mask = 16'hCFC0;
defparam \processor1|ControlUnit|alu[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N8
cycloneive_lcell_comb \processor1|alu|Add0~0 (
// Equation(s):
// \processor1|alu|Add0~0_combout  = (\processor1|AC|data_out [0] & (\processor1|bus1|Mux23~13_combout  $ (VCC))) # (!\processor1|AC|data_out [0] & (\processor1|bus1|Mux23~13_combout  & VCC))
// \processor1|alu|Add0~1  = CARRY((\processor1|AC|data_out [0] & \processor1|bus1|Mux23~13_combout ))

	.dataa(\processor1|AC|data_out [0]),
	.datab(\processor1|bus1|Mux23~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\processor1|alu|Add0~0_combout ),
	.cout(\processor1|alu|Add0~1 ));
// synopsys translate_off
defparam \processor1|alu|Add0~0 .lut_mask = 16'h6688;
defparam \processor1|alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N0
cycloneive_lcell_comb \processor1|alu|Mux1~0 (
// Equation(s):
// \processor1|alu|Mux1~0_combout  = (\processor1|ControlUnit|alu [0] & (((\processor1|ControlUnit|alu [1])))) # (!\processor1|ControlUnit|alu [0] & ((\processor1|ControlUnit|alu [1] & (\processor1|alu|Add1~0_combout )) # (!\processor1|ControlUnit|alu [1] & 
// ((\processor1|alu|Add0~0_combout )))))

	.dataa(\processor1|ControlUnit|alu [0]),
	.datab(\processor1|alu|Add1~0_combout ),
	.datac(\processor1|ControlUnit|alu [1]),
	.datad(\processor1|alu|Add0~0_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux1~0 .lut_mask = 16'hE5E0;
defparam \processor1|alu|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N22
cycloneive_lcell_comb \processor1|AC|data_out[7]~46 (
// Equation(s):
// \processor1|AC|data_out[7]~46_combout  = (\processor1|AC|data_out [7] & (!\processor1|AC|data_out[6]~44 )) # (!\processor1|AC|data_out [7] & ((\processor1|AC|data_out[6]~44 ) # (GND)))
// \processor1|AC|data_out[7]~47  = CARRY((!\processor1|AC|data_out[6]~44 ) # (!\processor1|AC|data_out [7]))

	.dataa(\processor1|AC|data_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AC|data_out[6]~44 ),
	.combout(\processor1|AC|data_out[7]~46_combout ),
	.cout(\processor1|AC|data_out[7]~47 ));
// synopsys translate_off
defparam \processor1|AC|data_out[7]~46 .lut_mask = 16'h5A5F;
defparam \processor1|AC|data_out[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N24
cycloneive_lcell_comb \processor1|AC|data_out[8]~49 (
// Equation(s):
// \processor1|AC|data_out[8]~49_combout  = (\processor1|AC|data_out [8] & (\processor1|AC|data_out[7]~47  $ (GND))) # (!\processor1|AC|data_out [8] & (!\processor1|AC|data_out[7]~47  & VCC))
// \processor1|AC|data_out[8]~50  = CARRY((\processor1|AC|data_out [8] & !\processor1|AC|data_out[7]~47 ))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AC|data_out[7]~47 ),
	.combout(\processor1|AC|data_out[8]~49_combout ),
	.cout(\processor1|AC|data_out[8]~50 ));
// synopsys translate_off
defparam \processor1|AC|data_out[8]~49 .lut_mask = 16'hC30C;
defparam \processor1|AC|data_out[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N26
cycloneive_lcell_comb \processor1|AC|data_out[9]~52 (
// Equation(s):
// \processor1|AC|data_out[9]~52_combout  = (\processor1|AC|data_out [9] & (!\processor1|AC|data_out[8]~50 )) # (!\processor1|AC|data_out [9] & ((\processor1|AC|data_out[8]~50 ) # (GND)))
// \processor1|AC|data_out[9]~53  = CARRY((!\processor1|AC|data_out[8]~50 ) # (!\processor1|AC|data_out [9]))

	.dataa(\processor1|AC|data_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AC|data_out[8]~50 ),
	.combout(\processor1|AC|data_out[9]~52_combout ),
	.cout(\processor1|AC|data_out[9]~53 ));
// synopsys translate_off
defparam \processor1|AC|data_out[9]~52 .lut_mask = 16'h5A5F;
defparam \processor1|AC|data_out[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N30
cycloneive_lcell_comb \processor1|ControlUnit|WideOr3~3 (
// Equation(s):
// \processor1|ControlUnit|WideOr3~3_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [4] & (((!\processor1|ControlUnit|CONTROL_COMMAND [3] & !\processor1|ControlUnit|CONTROL_COMMAND [1])))) # (!\processor1|ControlUnit|CONTROL_COMMAND [4] & 
// (\processor1|ControlUnit|CONTROL_COMMAND [2] & (\processor1|ControlUnit|CONTROL_COMMAND [3] & \processor1|ControlUnit|CONTROL_COMMAND [1])))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr3~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr3~3 .lut_mask = 16'h200C;
defparam \processor1|ControlUnit|WideOr3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N12
cycloneive_lcell_comb \processor1|ControlUnit|WideOr3~4 (
// Equation(s):
// \processor1|ControlUnit|WideOr3~4_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [0] & (\processor1|ControlUnit|WideOr3~3_combout  & !\processor1|ControlUnit|CONTROL_COMMAND [5]))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datac(\processor1|ControlUnit|WideOr3~3_combout ),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr3~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr3~4 .lut_mask = 16'h00C0;
defparam \processor1|ControlUnit|WideOr3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N2
cycloneive_lcell_comb \processor1|ControlUnit|write_enable[16] (
// Equation(s):
// \processor1|ControlUnit|write_enable [16] = (GLOBAL(\processor1|ControlUnit|Selector40~1clkctrl_outclk ) & (\processor1|ControlUnit|WideOr3~4_combout )) # (!GLOBAL(\processor1|ControlUnit|Selector40~1clkctrl_outclk ) & 
// ((\processor1|ControlUnit|write_enable [16])))

	.dataa(\processor1|ControlUnit|WideOr3~4_combout ),
	.datab(gnd),
	.datac(\processor1|ControlUnit|Selector40~1clkctrl_outclk ),
	.datad(\processor1|ControlUnit|write_enable [16]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|write_enable [16]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|write_enable[16] .lut_mask = 16'hAFA0;
defparam \processor1|ControlUnit|write_enable[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N10
cycloneive_lcell_comb \processor1|alu|Add0~2 (
// Equation(s):
// \processor1|alu|Add0~2_combout  = (\processor1|bus1|Mux22~8_combout  & ((\processor1|AC|data_out [1] & (\processor1|alu|Add0~1  & VCC)) # (!\processor1|AC|data_out [1] & (!\processor1|alu|Add0~1 )))) # (!\processor1|bus1|Mux22~8_combout  & 
// ((\processor1|AC|data_out [1] & (!\processor1|alu|Add0~1 )) # (!\processor1|AC|data_out [1] & ((\processor1|alu|Add0~1 ) # (GND)))))
// \processor1|alu|Add0~3  = CARRY((\processor1|bus1|Mux22~8_combout  & (!\processor1|AC|data_out [1] & !\processor1|alu|Add0~1 )) # (!\processor1|bus1|Mux22~8_combout  & ((!\processor1|alu|Add0~1 ) # (!\processor1|AC|data_out [1]))))

	.dataa(\processor1|bus1|Mux22~8_combout ),
	.datab(\processor1|AC|data_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add0~1 ),
	.combout(\processor1|alu|Add0~2_combout ),
	.cout(\processor1|alu|Add0~3 ));
// synopsys translate_off
defparam \processor1|alu|Add0~2 .lut_mask = 16'h9617;
defparam \processor1|alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N12
cycloneive_lcell_comb \processor1|alu|Add0~4 (
// Equation(s):
// \processor1|alu|Add0~4_combout  = ((\processor1|AC|data_out [2] $ (\processor1|bus1|Mux21~8_combout  $ (!\processor1|alu|Add0~3 )))) # (GND)
// \processor1|alu|Add0~5  = CARRY((\processor1|AC|data_out [2] & ((\processor1|bus1|Mux21~8_combout ) # (!\processor1|alu|Add0~3 ))) # (!\processor1|AC|data_out [2] & (\processor1|bus1|Mux21~8_combout  & !\processor1|alu|Add0~3 )))

	.dataa(\processor1|AC|data_out [2]),
	.datab(\processor1|bus1|Mux21~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add0~3 ),
	.combout(\processor1|alu|Add0~4_combout ),
	.cout(\processor1|alu|Add0~5 ));
// synopsys translate_off
defparam \processor1|alu|Add0~4 .lut_mask = 16'h698E;
defparam \processor1|alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N14
cycloneive_lcell_comb \processor1|alu|Add0~6 (
// Equation(s):
// \processor1|alu|Add0~6_combout  = (\processor1|bus1|Mux20~8_combout  & ((\processor1|AC|data_out [3] & (\processor1|alu|Add0~5  & VCC)) # (!\processor1|AC|data_out [3] & (!\processor1|alu|Add0~5 )))) # (!\processor1|bus1|Mux20~8_combout  & 
// ((\processor1|AC|data_out [3] & (!\processor1|alu|Add0~5 )) # (!\processor1|AC|data_out [3] & ((\processor1|alu|Add0~5 ) # (GND)))))
// \processor1|alu|Add0~7  = CARRY((\processor1|bus1|Mux20~8_combout  & (!\processor1|AC|data_out [3] & !\processor1|alu|Add0~5 )) # (!\processor1|bus1|Mux20~8_combout  & ((!\processor1|alu|Add0~5 ) # (!\processor1|AC|data_out [3]))))

	.dataa(\processor1|bus1|Mux20~8_combout ),
	.datab(\processor1|AC|data_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add0~5 ),
	.combout(\processor1|alu|Add0~6_combout ),
	.cout(\processor1|alu|Add0~7 ));
// synopsys translate_off
defparam \processor1|alu|Add0~6 .lut_mask = 16'h9617;
defparam \processor1|alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N16
cycloneive_lcell_comb \processor1|alu|Add0~8 (
// Equation(s):
// \processor1|alu|Add0~8_combout  = ((\processor1|AC|data_out [4] $ (\processor1|bus1|Mux19~8_combout  $ (!\processor1|alu|Add0~7 )))) # (GND)
// \processor1|alu|Add0~9  = CARRY((\processor1|AC|data_out [4] & ((\processor1|bus1|Mux19~8_combout ) # (!\processor1|alu|Add0~7 ))) # (!\processor1|AC|data_out [4] & (\processor1|bus1|Mux19~8_combout  & !\processor1|alu|Add0~7 )))

	.dataa(\processor1|AC|data_out [4]),
	.datab(\processor1|bus1|Mux19~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add0~7 ),
	.combout(\processor1|alu|Add0~8_combout ),
	.cout(\processor1|alu|Add0~9 ));
// synopsys translate_off
defparam \processor1|alu|Add0~8 .lut_mask = 16'h698E;
defparam \processor1|alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N18
cycloneive_lcell_comb \processor1|alu|Add0~10 (
// Equation(s):
// \processor1|alu|Add0~10_combout  = (\processor1|AC|data_out [5] & ((\processor1|bus1|Mux18~8_combout  & (\processor1|alu|Add0~9  & VCC)) # (!\processor1|bus1|Mux18~8_combout  & (!\processor1|alu|Add0~9 )))) # (!\processor1|AC|data_out [5] & 
// ((\processor1|bus1|Mux18~8_combout  & (!\processor1|alu|Add0~9 )) # (!\processor1|bus1|Mux18~8_combout  & ((\processor1|alu|Add0~9 ) # (GND)))))
// \processor1|alu|Add0~11  = CARRY((\processor1|AC|data_out [5] & (!\processor1|bus1|Mux18~8_combout  & !\processor1|alu|Add0~9 )) # (!\processor1|AC|data_out [5] & ((!\processor1|alu|Add0~9 ) # (!\processor1|bus1|Mux18~8_combout ))))

	.dataa(\processor1|AC|data_out [5]),
	.datab(\processor1|bus1|Mux18~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add0~9 ),
	.combout(\processor1|alu|Add0~10_combout ),
	.cout(\processor1|alu|Add0~11 ));
// synopsys translate_off
defparam \processor1|alu|Add0~10 .lut_mask = 16'h9617;
defparam \processor1|alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N20
cycloneive_lcell_comb \processor1|alu|Add0~12 (
// Equation(s):
// \processor1|alu|Add0~12_combout  = ((\processor1|AC|data_out [6] $ (\processor1|bus1|Mux17~8_combout  $ (!\processor1|alu|Add0~11 )))) # (GND)
// \processor1|alu|Add0~13  = CARRY((\processor1|AC|data_out [6] & ((\processor1|bus1|Mux17~8_combout ) # (!\processor1|alu|Add0~11 ))) # (!\processor1|AC|data_out [6] & (\processor1|bus1|Mux17~8_combout  & !\processor1|alu|Add0~11 )))

	.dataa(\processor1|AC|data_out [6]),
	.datab(\processor1|bus1|Mux17~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add0~11 ),
	.combout(\processor1|alu|Add0~12_combout ),
	.cout(\processor1|alu|Add0~13 ));
// synopsys translate_off
defparam \processor1|alu|Add0~12 .lut_mask = 16'h698E;
defparam \processor1|alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N22
cycloneive_lcell_comb \processor1|alu|Add0~14 (
// Equation(s):
// \processor1|alu|Add0~14_combout  = (\processor1|bus1|Mux16~7_combout  & ((\processor1|AC|data_out [7] & (\processor1|alu|Add0~13  & VCC)) # (!\processor1|AC|data_out [7] & (!\processor1|alu|Add0~13 )))) # (!\processor1|bus1|Mux16~7_combout  & 
// ((\processor1|AC|data_out [7] & (!\processor1|alu|Add0~13 )) # (!\processor1|AC|data_out [7] & ((\processor1|alu|Add0~13 ) # (GND)))))
// \processor1|alu|Add0~15  = CARRY((\processor1|bus1|Mux16~7_combout  & (!\processor1|AC|data_out [7] & !\processor1|alu|Add0~13 )) # (!\processor1|bus1|Mux16~7_combout  & ((!\processor1|alu|Add0~13 ) # (!\processor1|AC|data_out [7]))))

	.dataa(\processor1|bus1|Mux16~7_combout ),
	.datab(\processor1|AC|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add0~13 ),
	.combout(\processor1|alu|Add0~14_combout ),
	.cout(\processor1|alu|Add0~15 ));
// synopsys translate_off
defparam \processor1|alu|Add0~14 .lut_mask = 16'h9617;
defparam \processor1|alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N24
cycloneive_lcell_comb \processor1|alu|Add0~16 (
// Equation(s):
// \processor1|alu|Add0~16_combout  = (\processor1|AC|data_out [8] & (\processor1|alu|Add0~15  $ (GND))) # (!\processor1|AC|data_out [8] & (!\processor1|alu|Add0~15  & VCC))
// \processor1|alu|Add0~17  = CARRY((\processor1|AC|data_out [8] & !\processor1|alu|Add0~15 ))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add0~15 ),
	.combout(\processor1|alu|Add0~16_combout ),
	.cout(\processor1|alu|Add0~17 ));
// synopsys translate_off
defparam \processor1|alu|Add0~16 .lut_mask = 16'hC30C;
defparam \processor1|alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N26
cycloneive_lcell_comb \processor1|alu|Add0~18 (
// Equation(s):
// \processor1|alu|Add0~18_combout  = (\processor1|AC|data_out [9] & (!\processor1|alu|Add0~17 )) # (!\processor1|AC|data_out [9] & ((\processor1|alu|Add0~17 ) # (GND)))
// \processor1|alu|Add0~19  = CARRY((!\processor1|alu|Add0~17 ) # (!\processor1|AC|data_out [9]))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add0~17 ),
	.combout(\processor1|alu|Add0~18_combout ),
	.cout(\processor1|alu|Add0~19 ));
// synopsys translate_off
defparam \processor1|alu|Add0~18 .lut_mask = 16'h3C3F;
defparam \processor1|alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N8
cycloneive_lcell_comb \processor1|AC|data_out[16]~73 (
// Equation(s):
// \processor1|AC|data_out[16]~73_combout  = (\processor1|AC|data_out [16] & (\processor1|AC|data_out[15]~71  $ (GND))) # (!\processor1|AC|data_out [16] & (!\processor1|AC|data_out[15]~71  & VCC))
// \processor1|AC|data_out[16]~74  = CARRY((\processor1|AC|data_out [16] & !\processor1|AC|data_out[15]~71 ))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AC|data_out[15]~71 ),
	.combout(\processor1|AC|data_out[16]~73_combout ),
	.cout(\processor1|AC|data_out[16]~74 ));
// synopsys translate_off
defparam \processor1|AC|data_out[16]~73 .lut_mask = 16'hC30C;
defparam \processor1|AC|data_out[16]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N10
cycloneive_lcell_comb \processor1|AC|data_out[17]~76 (
// Equation(s):
// \processor1|AC|data_out[17]~76_combout  = (\processor1|AC|data_out [17] & (!\processor1|AC|data_out[16]~74 )) # (!\processor1|AC|data_out [17] & ((\processor1|AC|data_out[16]~74 ) # (GND)))
// \processor1|AC|data_out[17]~77  = CARRY((!\processor1|AC|data_out[16]~74 ) # (!\processor1|AC|data_out [17]))

	.dataa(\processor1|AC|data_out [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AC|data_out[16]~74 ),
	.combout(\processor1|AC|data_out[17]~76_combout ),
	.cout(\processor1|AC|data_out[17]~77 ));
// synopsys translate_off
defparam \processor1|AC|data_out[17]~76 .lut_mask = 16'h5A5F;
defparam \processor1|AC|data_out[17]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N8
cycloneive_lcell_comb \processor1|alu|Mux24~0 (
// Equation(s):
// \processor1|alu|Mux24~0_combout  = (\processor1|ControlUnit|alu [2]) # (\processor1|ControlUnit|alu [1])

	.dataa(gnd),
	.datab(\processor1|ControlUnit|alu [2]),
	.datac(gnd),
	.datad(\processor1|ControlUnit|alu [1]),
	.cin(gnd),
	.combout(\processor1|alu|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux24~0 .lut_mask = 16'hFFCC;
defparam \processor1|alu|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N28
cycloneive_lcell_comb \processor1|alu|Add0~20 (
// Equation(s):
// \processor1|alu|Add0~20_combout  = (\processor1|AC|data_out [10] & (\processor1|alu|Add0~19  $ (GND))) # (!\processor1|AC|data_out [10] & (!\processor1|alu|Add0~19  & VCC))
// \processor1|alu|Add0~21  = CARRY((\processor1|AC|data_out [10] & !\processor1|alu|Add0~19 ))

	.dataa(\processor1|AC|data_out [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add0~19 ),
	.combout(\processor1|alu|Add0~20_combout ),
	.cout(\processor1|alu|Add0~21 ));
// synopsys translate_off
defparam \processor1|alu|Add0~20 .lut_mask = 16'hA50A;
defparam \processor1|alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N30
cycloneive_lcell_comb \processor1|alu|Add0~22 (
// Equation(s):
// \processor1|alu|Add0~22_combout  = (\processor1|AC|data_out [11] & (!\processor1|alu|Add0~21 )) # (!\processor1|AC|data_out [11] & ((\processor1|alu|Add0~21 ) # (GND)))
// \processor1|alu|Add0~23  = CARRY((!\processor1|alu|Add0~21 ) # (!\processor1|AC|data_out [11]))

	.dataa(\processor1|AC|data_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add0~21 ),
	.combout(\processor1|alu|Add0~22_combout ),
	.cout(\processor1|alu|Add0~23 ));
// synopsys translate_off
defparam \processor1|alu|Add0~22 .lut_mask = 16'h5A5F;
defparam \processor1|alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N0
cycloneive_lcell_comb \processor1|alu|Add0~24 (
// Equation(s):
// \processor1|alu|Add0~24_combout  = (\processor1|AC|data_out [12] & (\processor1|alu|Add0~23  $ (GND))) # (!\processor1|AC|data_out [12] & (!\processor1|alu|Add0~23  & VCC))
// \processor1|alu|Add0~25  = CARRY((\processor1|AC|data_out [12] & !\processor1|alu|Add0~23 ))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add0~23 ),
	.combout(\processor1|alu|Add0~24_combout ),
	.cout(\processor1|alu|Add0~25 ));
// synopsys translate_off
defparam \processor1|alu|Add0~24 .lut_mask = 16'hC30C;
defparam \processor1|alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N2
cycloneive_lcell_comb \processor1|alu|Add0~26 (
// Equation(s):
// \processor1|alu|Add0~26_combout  = (\processor1|AC|data_out [13] & (!\processor1|alu|Add0~25 )) # (!\processor1|AC|data_out [13] & ((\processor1|alu|Add0~25 ) # (GND)))
// \processor1|alu|Add0~27  = CARRY((!\processor1|alu|Add0~25 ) # (!\processor1|AC|data_out [13]))

	.dataa(\processor1|AC|data_out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add0~25 ),
	.combout(\processor1|alu|Add0~26_combout ),
	.cout(\processor1|alu|Add0~27 ));
// synopsys translate_off
defparam \processor1|alu|Add0~26 .lut_mask = 16'h5A5F;
defparam \processor1|alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N4
cycloneive_lcell_comb \processor1|alu|Add0~28 (
// Equation(s):
// \processor1|alu|Add0~28_combout  = (\processor1|AC|data_out [14] & (\processor1|alu|Add0~27  $ (GND))) # (!\processor1|AC|data_out [14] & (!\processor1|alu|Add0~27  & VCC))
// \processor1|alu|Add0~29  = CARRY((\processor1|AC|data_out [14] & !\processor1|alu|Add0~27 ))

	.dataa(\processor1|AC|data_out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add0~27 ),
	.combout(\processor1|alu|Add0~28_combout ),
	.cout(\processor1|alu|Add0~29 ));
// synopsys translate_off
defparam \processor1|alu|Add0~28 .lut_mask = 16'hA50A;
defparam \processor1|alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N6
cycloneive_lcell_comb \processor1|alu|Add0~30 (
// Equation(s):
// \processor1|alu|Add0~30_combout  = (\processor1|AC|data_out [15] & (!\processor1|alu|Add0~29 )) # (!\processor1|AC|data_out [15] & ((\processor1|alu|Add0~29 ) # (GND)))
// \processor1|alu|Add0~31  = CARRY((!\processor1|alu|Add0~29 ) # (!\processor1|AC|data_out [15]))

	.dataa(\processor1|AC|data_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add0~29 ),
	.combout(\processor1|alu|Add0~30_combout ),
	.cout(\processor1|alu|Add0~31 ));
// synopsys translate_off
defparam \processor1|alu|Add0~30 .lut_mask = 16'h5A5F;
defparam \processor1|alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N8
cycloneive_lcell_comb \processor1|alu|Add0~32 (
// Equation(s):
// \processor1|alu|Add0~32_combout  = (\processor1|AC|data_out [16] & (\processor1|alu|Add0~31  $ (GND))) # (!\processor1|AC|data_out [16] & (!\processor1|alu|Add0~31  & VCC))
// \processor1|alu|Add0~33  = CARRY((\processor1|AC|data_out [16] & !\processor1|alu|Add0~31 ))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add0~31 ),
	.combout(\processor1|alu|Add0~32_combout ),
	.cout(\processor1|alu|Add0~33 ));
// synopsys translate_off
defparam \processor1|alu|Add0~32 .lut_mask = 16'hC30C;
defparam \processor1|alu|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N10
cycloneive_lcell_comb \processor1|alu|Add0~34 (
// Equation(s):
// \processor1|alu|Add0~34_combout  = (\processor1|AC|data_out [17] & (!\processor1|alu|Add0~33 )) # (!\processor1|AC|data_out [17] & ((\processor1|alu|Add0~33 ) # (GND)))
// \processor1|alu|Add0~35  = CARRY((!\processor1|alu|Add0~33 ) # (!\processor1|AC|data_out [17]))

	.dataa(\processor1|AC|data_out [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add0~33 ),
	.combout(\processor1|alu|Add0~34_combout ),
	.cout(\processor1|alu|Add0~35 ));
// synopsys translate_off
defparam \processor1|alu|Add0~34 .lut_mask = 16'h5A5F;
defparam \processor1|alu|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X71_Y41_N0
cycloneive_mac_mult \processor1|alu|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\processor1|AC|data_out [17],\processor1|AC|data_out [16],\processor1|AC|data_out [15],\processor1|AC|data_out [14],\processor1|AC|data_out [13],\processor1|AC|data_out [12],\processor1|AC|data_out [11],\processor1|AC|data_out [10],\processor1|AC|data_out [9],\processor1|AC|data_out [8],
\processor1|AC|data_out [7],\processor1|AC|data_out [6],\processor1|AC|data_out [5],\processor1|AC|data_out [4],\processor1|AC|data_out [3],\processor1|AC|data_out [2],\processor1|AC|data_out [1],\processor1|AC|data_out [0]}),
	.datab({\processor1|bus1|Mux16~7_combout ,\processor1|bus1|Mux17~8_combout ,\processor1|bus1|Mux18~8_combout ,\processor1|bus1|Mux19~8_combout ,\processor1|bus1|Mux20~8_combout ,\processor1|bus1|Mux21~8_combout ,\processor1|bus1|Mux22~8_combout ,
\processor1|bus1|Mux23~13_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\processor1|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \processor1|alu|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \processor1|alu|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \processor1|alu|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \processor1|alu|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \processor1|alu|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \processor1|alu|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y41_N2
cycloneive_mac_out \processor1|alu|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT18 ,
\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT14 ,
\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT10 ,
\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\processor1|alu|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\processor1|alu|Mult0|auto_generated|mac_mult1~dataout ,\processor1|alu|Mult0|auto_generated|mac_mult1~9 ,\processor1|alu|Mult0|auto_generated|mac_mult1~8 ,
\processor1|alu|Mult0|auto_generated|mac_mult1~7 ,\processor1|alu|Mult0|auto_generated|mac_mult1~6 ,\processor1|alu|Mult0|auto_generated|mac_mult1~5 ,\processor1|alu|Mult0|auto_generated|mac_mult1~4 ,\processor1|alu|Mult0|auto_generated|mac_mult1~3 ,
\processor1|alu|Mult0|auto_generated|mac_mult1~2 ,\processor1|alu|Mult0|auto_generated|mac_mult1~1 ,\processor1|alu|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\processor1|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \processor1|alu|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \processor1|alu|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N26
cycloneive_lcell_comb \processor1|alu|Mux24~1 (
// Equation(s):
// \processor1|alu|Mux24~1_combout  = (\processor1|ControlUnit|alu [2]) # ((!\processor1|ControlUnit|alu [0] & \processor1|ControlUnit|alu [1]))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|alu [2]),
	.datac(\processor1|ControlUnit|alu [0]),
	.datad(\processor1|ControlUnit|alu [1]),
	.cin(gnd),
	.combout(\processor1|alu|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux24~1 .lut_mask = 16'hCFCC;
defparam \processor1|alu|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N10
cycloneive_lcell_comb \processor1|alu|Add1~2 (
// Equation(s):
// \processor1|alu|Add1~2_combout  = (\processor1|AC|data_out [1] & ((\processor1|bus1|Mux22~8_combout  & (!\processor1|alu|Add1~1 )) # (!\processor1|bus1|Mux22~8_combout  & (\processor1|alu|Add1~1  & VCC)))) # (!\processor1|AC|data_out [1] & 
// ((\processor1|bus1|Mux22~8_combout  & ((\processor1|alu|Add1~1 ) # (GND))) # (!\processor1|bus1|Mux22~8_combout  & (!\processor1|alu|Add1~1 ))))
// \processor1|alu|Add1~3  = CARRY((\processor1|AC|data_out [1] & (\processor1|bus1|Mux22~8_combout  & !\processor1|alu|Add1~1 )) # (!\processor1|AC|data_out [1] & ((\processor1|bus1|Mux22~8_combout ) # (!\processor1|alu|Add1~1 ))))

	.dataa(\processor1|AC|data_out [1]),
	.datab(\processor1|bus1|Mux22~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add1~1 ),
	.combout(\processor1|alu|Add1~2_combout ),
	.cout(\processor1|alu|Add1~3 ));
// synopsys translate_off
defparam \processor1|alu|Add1~2 .lut_mask = 16'h694D;
defparam \processor1|alu|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N12
cycloneive_lcell_comb \processor1|alu|Add1~4 (
// Equation(s):
// \processor1|alu|Add1~4_combout  = ((\processor1|AC|data_out [2] $ (\processor1|bus1|Mux21~8_combout  $ (\processor1|alu|Add1~3 )))) # (GND)
// \processor1|alu|Add1~5  = CARRY((\processor1|AC|data_out [2] & ((!\processor1|alu|Add1~3 ) # (!\processor1|bus1|Mux21~8_combout ))) # (!\processor1|AC|data_out [2] & (!\processor1|bus1|Mux21~8_combout  & !\processor1|alu|Add1~3 )))

	.dataa(\processor1|AC|data_out [2]),
	.datab(\processor1|bus1|Mux21~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add1~3 ),
	.combout(\processor1|alu|Add1~4_combout ),
	.cout(\processor1|alu|Add1~5 ));
// synopsys translate_off
defparam \processor1|alu|Add1~4 .lut_mask = 16'h962B;
defparam \processor1|alu|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N14
cycloneive_lcell_comb \processor1|alu|Add1~6 (
// Equation(s):
// \processor1|alu|Add1~6_combout  = (\processor1|bus1|Mux20~8_combout  & ((\processor1|AC|data_out [3] & (!\processor1|alu|Add1~5 )) # (!\processor1|AC|data_out [3] & ((\processor1|alu|Add1~5 ) # (GND))))) # (!\processor1|bus1|Mux20~8_combout  & 
// ((\processor1|AC|data_out [3] & (\processor1|alu|Add1~5  & VCC)) # (!\processor1|AC|data_out [3] & (!\processor1|alu|Add1~5 ))))
// \processor1|alu|Add1~7  = CARRY((\processor1|bus1|Mux20~8_combout  & ((!\processor1|alu|Add1~5 ) # (!\processor1|AC|data_out [3]))) # (!\processor1|bus1|Mux20~8_combout  & (!\processor1|AC|data_out [3] & !\processor1|alu|Add1~5 )))

	.dataa(\processor1|bus1|Mux20~8_combout ),
	.datab(\processor1|AC|data_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add1~5 ),
	.combout(\processor1|alu|Add1~6_combout ),
	.cout(\processor1|alu|Add1~7 ));
// synopsys translate_off
defparam \processor1|alu|Add1~6 .lut_mask = 16'h692B;
defparam \processor1|alu|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N16
cycloneive_lcell_comb \processor1|alu|Add1~8 (
// Equation(s):
// \processor1|alu|Add1~8_combout  = ((\processor1|AC|data_out [4] $ (\processor1|bus1|Mux19~8_combout  $ (\processor1|alu|Add1~7 )))) # (GND)
// \processor1|alu|Add1~9  = CARRY((\processor1|AC|data_out [4] & ((!\processor1|alu|Add1~7 ) # (!\processor1|bus1|Mux19~8_combout ))) # (!\processor1|AC|data_out [4] & (!\processor1|bus1|Mux19~8_combout  & !\processor1|alu|Add1~7 )))

	.dataa(\processor1|AC|data_out [4]),
	.datab(\processor1|bus1|Mux19~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add1~7 ),
	.combout(\processor1|alu|Add1~8_combout ),
	.cout(\processor1|alu|Add1~9 ));
// synopsys translate_off
defparam \processor1|alu|Add1~8 .lut_mask = 16'h962B;
defparam \processor1|alu|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N18
cycloneive_lcell_comb \processor1|alu|Add1~10 (
// Equation(s):
// \processor1|alu|Add1~10_combout  = (\processor1|bus1|Mux18~8_combout  & ((\processor1|AC|data_out [5] & (!\processor1|alu|Add1~9 )) # (!\processor1|AC|data_out [5] & ((\processor1|alu|Add1~9 ) # (GND))))) # (!\processor1|bus1|Mux18~8_combout  & 
// ((\processor1|AC|data_out [5] & (\processor1|alu|Add1~9  & VCC)) # (!\processor1|AC|data_out [5] & (!\processor1|alu|Add1~9 ))))
// \processor1|alu|Add1~11  = CARRY((\processor1|bus1|Mux18~8_combout  & ((!\processor1|alu|Add1~9 ) # (!\processor1|AC|data_out [5]))) # (!\processor1|bus1|Mux18~8_combout  & (!\processor1|AC|data_out [5] & !\processor1|alu|Add1~9 )))

	.dataa(\processor1|bus1|Mux18~8_combout ),
	.datab(\processor1|AC|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add1~9 ),
	.combout(\processor1|alu|Add1~10_combout ),
	.cout(\processor1|alu|Add1~11 ));
// synopsys translate_off
defparam \processor1|alu|Add1~10 .lut_mask = 16'h692B;
defparam \processor1|alu|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N20
cycloneive_lcell_comb \processor1|alu|Add1~12 (
// Equation(s):
// \processor1|alu|Add1~12_combout  = ((\processor1|bus1|Mux17~8_combout  $ (\processor1|AC|data_out [6] $ (\processor1|alu|Add1~11 )))) # (GND)
// \processor1|alu|Add1~13  = CARRY((\processor1|bus1|Mux17~8_combout  & (\processor1|AC|data_out [6] & !\processor1|alu|Add1~11 )) # (!\processor1|bus1|Mux17~8_combout  & ((\processor1|AC|data_out [6]) # (!\processor1|alu|Add1~11 ))))

	.dataa(\processor1|bus1|Mux17~8_combout ),
	.datab(\processor1|AC|data_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add1~11 ),
	.combout(\processor1|alu|Add1~12_combout ),
	.cout(\processor1|alu|Add1~13 ));
// synopsys translate_off
defparam \processor1|alu|Add1~12 .lut_mask = 16'h964D;
defparam \processor1|alu|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N22
cycloneive_lcell_comb \processor1|alu|Add1~14 (
// Equation(s):
// \processor1|alu|Add1~14_combout  = (\processor1|AC|data_out [7] & ((\processor1|bus1|Mux16~7_combout  & (!\processor1|alu|Add1~13 )) # (!\processor1|bus1|Mux16~7_combout  & (\processor1|alu|Add1~13  & VCC)))) # (!\processor1|AC|data_out [7] & 
// ((\processor1|bus1|Mux16~7_combout  & ((\processor1|alu|Add1~13 ) # (GND))) # (!\processor1|bus1|Mux16~7_combout  & (!\processor1|alu|Add1~13 ))))
// \processor1|alu|Add1~15  = CARRY((\processor1|AC|data_out [7] & (\processor1|bus1|Mux16~7_combout  & !\processor1|alu|Add1~13 )) # (!\processor1|AC|data_out [7] & ((\processor1|bus1|Mux16~7_combout ) # (!\processor1|alu|Add1~13 ))))

	.dataa(\processor1|AC|data_out [7]),
	.datab(\processor1|bus1|Mux16~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add1~13 ),
	.combout(\processor1|alu|Add1~14_combout ),
	.cout(\processor1|alu|Add1~15 ));
// synopsys translate_off
defparam \processor1|alu|Add1~14 .lut_mask = 16'h694D;
defparam \processor1|alu|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N24
cycloneive_lcell_comb \processor1|alu|Add1~16 (
// Equation(s):
// \processor1|alu|Add1~16_combout  = (\processor1|AC|data_out [8] & ((GND) # (!\processor1|alu|Add1~15 ))) # (!\processor1|AC|data_out [8] & (\processor1|alu|Add1~15  $ (GND)))
// \processor1|alu|Add1~17  = CARRY((\processor1|AC|data_out [8]) # (!\processor1|alu|Add1~15 ))

	.dataa(\processor1|AC|data_out [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add1~15 ),
	.combout(\processor1|alu|Add1~16_combout ),
	.cout(\processor1|alu|Add1~17 ));
// synopsys translate_off
defparam \processor1|alu|Add1~16 .lut_mask = 16'h5AAF;
defparam \processor1|alu|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N26
cycloneive_lcell_comb \processor1|alu|Add1~18 (
// Equation(s):
// \processor1|alu|Add1~18_combout  = (\processor1|AC|data_out [9] & (\processor1|alu|Add1~17  & VCC)) # (!\processor1|AC|data_out [9] & (!\processor1|alu|Add1~17 ))
// \processor1|alu|Add1~19  = CARRY((!\processor1|AC|data_out [9] & !\processor1|alu|Add1~17 ))

	.dataa(\processor1|AC|data_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add1~17 ),
	.combout(\processor1|alu|Add1~18_combout ),
	.cout(\processor1|alu|Add1~19 ));
// synopsys translate_off
defparam \processor1|alu|Add1~18 .lut_mask = 16'hA505;
defparam \processor1|alu|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N28
cycloneive_lcell_comb \processor1|alu|Add1~20 (
// Equation(s):
// \processor1|alu|Add1~20_combout  = (\processor1|AC|data_out [10] & ((GND) # (!\processor1|alu|Add1~19 ))) # (!\processor1|AC|data_out [10] & (\processor1|alu|Add1~19  $ (GND)))
// \processor1|alu|Add1~21  = CARRY((\processor1|AC|data_out [10]) # (!\processor1|alu|Add1~19 ))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add1~19 ),
	.combout(\processor1|alu|Add1~20_combout ),
	.cout(\processor1|alu|Add1~21 ));
// synopsys translate_off
defparam \processor1|alu|Add1~20 .lut_mask = 16'h3CCF;
defparam \processor1|alu|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N30
cycloneive_lcell_comb \processor1|alu|Add1~22 (
// Equation(s):
// \processor1|alu|Add1~22_combout  = (\processor1|AC|data_out [11] & (\processor1|alu|Add1~21  & VCC)) # (!\processor1|AC|data_out [11] & (!\processor1|alu|Add1~21 ))
// \processor1|alu|Add1~23  = CARRY((!\processor1|AC|data_out [11] & !\processor1|alu|Add1~21 ))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add1~21 ),
	.combout(\processor1|alu|Add1~22_combout ),
	.cout(\processor1|alu|Add1~23 ));
// synopsys translate_off
defparam \processor1|alu|Add1~22 .lut_mask = 16'hC303;
defparam \processor1|alu|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N0
cycloneive_lcell_comb \processor1|alu|Add1~24 (
// Equation(s):
// \processor1|alu|Add1~24_combout  = (\processor1|AC|data_out [12] & ((GND) # (!\processor1|alu|Add1~23 ))) # (!\processor1|AC|data_out [12] & (\processor1|alu|Add1~23  $ (GND)))
// \processor1|alu|Add1~25  = CARRY((\processor1|AC|data_out [12]) # (!\processor1|alu|Add1~23 ))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add1~23 ),
	.combout(\processor1|alu|Add1~24_combout ),
	.cout(\processor1|alu|Add1~25 ));
// synopsys translate_off
defparam \processor1|alu|Add1~24 .lut_mask = 16'h3CCF;
defparam \processor1|alu|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N2
cycloneive_lcell_comb \processor1|alu|Add1~26 (
// Equation(s):
// \processor1|alu|Add1~26_combout  = (\processor1|AC|data_out [13] & (\processor1|alu|Add1~25  & VCC)) # (!\processor1|AC|data_out [13] & (!\processor1|alu|Add1~25 ))
// \processor1|alu|Add1~27  = CARRY((!\processor1|AC|data_out [13] & !\processor1|alu|Add1~25 ))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add1~25 ),
	.combout(\processor1|alu|Add1~26_combout ),
	.cout(\processor1|alu|Add1~27 ));
// synopsys translate_off
defparam \processor1|alu|Add1~26 .lut_mask = 16'hC303;
defparam \processor1|alu|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N4
cycloneive_lcell_comb \processor1|alu|Add1~28 (
// Equation(s):
// \processor1|alu|Add1~28_combout  = (\processor1|AC|data_out [14] & ((GND) # (!\processor1|alu|Add1~27 ))) # (!\processor1|AC|data_out [14] & (\processor1|alu|Add1~27  $ (GND)))
// \processor1|alu|Add1~29  = CARRY((\processor1|AC|data_out [14]) # (!\processor1|alu|Add1~27 ))

	.dataa(\processor1|AC|data_out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add1~27 ),
	.combout(\processor1|alu|Add1~28_combout ),
	.cout(\processor1|alu|Add1~29 ));
// synopsys translate_off
defparam \processor1|alu|Add1~28 .lut_mask = 16'h5AAF;
defparam \processor1|alu|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N6
cycloneive_lcell_comb \processor1|alu|Add1~30 (
// Equation(s):
// \processor1|alu|Add1~30_combout  = (\processor1|AC|data_out [15] & (\processor1|alu|Add1~29  & VCC)) # (!\processor1|AC|data_out [15] & (!\processor1|alu|Add1~29 ))
// \processor1|alu|Add1~31  = CARRY((!\processor1|AC|data_out [15] & !\processor1|alu|Add1~29 ))

	.dataa(\processor1|AC|data_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add1~29 ),
	.combout(\processor1|alu|Add1~30_combout ),
	.cout(\processor1|alu|Add1~31 ));
// synopsys translate_off
defparam \processor1|alu|Add1~30 .lut_mask = 16'hA505;
defparam \processor1|alu|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N8
cycloneive_lcell_comb \processor1|alu|Add1~32 (
// Equation(s):
// \processor1|alu|Add1~32_combout  = (\processor1|AC|data_out [16] & ((GND) # (!\processor1|alu|Add1~31 ))) # (!\processor1|AC|data_out [16] & (\processor1|alu|Add1~31  $ (GND)))
// \processor1|alu|Add1~33  = CARRY((\processor1|AC|data_out [16]) # (!\processor1|alu|Add1~31 ))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add1~31 ),
	.combout(\processor1|alu|Add1~32_combout ),
	.cout(\processor1|alu|Add1~33 ));
// synopsys translate_off
defparam \processor1|alu|Add1~32 .lut_mask = 16'h3CCF;
defparam \processor1|alu|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N10
cycloneive_lcell_comb \processor1|alu|Add1~34 (
// Equation(s):
// \processor1|alu|Add1~34_combout  = (\processor1|AC|data_out [17] & (\processor1|alu|Add1~33  & VCC)) # (!\processor1|AC|data_out [17] & (!\processor1|alu|Add1~33 ))
// \processor1|alu|Add1~35  = CARRY((!\processor1|AC|data_out [17] & !\processor1|alu|Add1~33 ))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add1~33 ),
	.combout(\processor1|alu|Add1~34_combout ),
	.cout(\processor1|alu|Add1~35 ));
// synopsys translate_off
defparam \processor1|alu|Add1~34 .lut_mask = 16'hC303;
defparam \processor1|alu|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N12
cycloneive_lcell_comb \processor1|alu|Mux24~2 (
// Equation(s):
// \processor1|alu|Mux24~2_combout  = (\processor1|ControlUnit|alu [2]) # ((\processor1|ControlUnit|alu [0] & !\processor1|ControlUnit|alu [1]))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|alu [2]),
	.datac(\processor1|ControlUnit|alu [0]),
	.datad(\processor1|ControlUnit|alu [1]),
	.cin(gnd),
	.combout(\processor1|alu|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux24~2 .lut_mask = 16'hCCFC;
defparam \processor1|alu|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N22
cycloneive_lcell_comb \processor1|alu|Mux18~0 (
// Equation(s):
// \processor1|alu|Mux18~0_combout  = (\processor1|alu|Mux24~1_combout  & ((\processor1|alu|Mux24~2_combout  & (\processor1|AC|data_out [9])) # (!\processor1|alu|Mux24~2_combout  & ((\processor1|alu|Add1~34_combout ))))) # (!\processor1|alu|Mux24~1_combout  
// & (((\processor1|alu|Mux24~2_combout ))))

	.dataa(\processor1|alu|Mux24~1_combout ),
	.datab(\processor1|AC|data_out [9]),
	.datac(\processor1|alu|Add1~34_combout ),
	.datad(\processor1|alu|Mux24~2_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux18~0 .lut_mask = 16'hDDA0;
defparam \processor1|alu|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N20
cycloneive_lcell_comb \processor1|alu|Mux18 (
// Equation(s):
// \processor1|alu|Mux18~combout  = (\processor1|alu|Mux24~0_combout  & (((\processor1|alu|Mux18~0_combout )))) # (!\processor1|alu|Mux24~0_combout  & ((\processor1|alu|Mux18~0_combout  & ((\processor1|alu|Mult0|auto_generated|w153w [17]))) # 
// (!\processor1|alu|Mux18~0_combout  & (\processor1|alu|Add0~34_combout ))))

	.dataa(\processor1|alu|Mux24~0_combout ),
	.datab(\processor1|alu|Add0~34_combout ),
	.datac(\processor1|alu|Mult0|auto_generated|w153w [17]),
	.datad(\processor1|alu|Mux18~0_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux18~combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux18 .lut_mask = 16'hFA44;
defparam \processor1|alu|Mux18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N24
cycloneive_lcell_comb \processor1|alu|Mux25~0 (
// Equation(s):
// \processor1|alu|Mux25~0_combout  = ((!\processor1|ControlUnit|alu [1] & !\processor1|ControlUnit|alu [0])) # (!\processor1|ControlUnit|alu [2])

	.dataa(\processor1|ControlUnit|alu [1]),
	.datab(gnd),
	.datac(\processor1|ControlUnit|alu [0]),
	.datad(\processor1|ControlUnit|alu [2]),
	.cin(gnd),
	.combout(\processor1|alu|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux25~0 .lut_mask = 16'h05FF;
defparam \processor1|alu|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \processor1|alu|Mux25~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\processor1|alu|Mux25~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\processor1|alu|Mux25~0clkctrl_outclk ));
// synopsys translate_off
defparam \processor1|alu|Mux25~0clkctrl .clock_type = "global clock";
defparam \processor1|alu|Mux25~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N6
cycloneive_lcell_comb \processor1|alu|C_out[17] (
// Equation(s):
// \processor1|alu|C_out [17] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux18~combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [17])))

	.dataa(gnd),
	.datab(\processor1|alu|Mux18~combout ),
	.datac(\processor1|alu|Mux25~0clkctrl_outclk ),
	.datad(\processor1|alu|C_out [17]),
	.cin(gnd),
	.combout(\processor1|alu|C_out [17]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[17] .lut_mask = 16'hCFC0;
defparam \processor1|alu|C_out[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N14
cycloneive_lcell_comb \processor1|AC|data_out~78 (
// Equation(s):
// \processor1|AC|data_out~78_combout  = (!\processor1|ControlUnit|write_enable [16] & \processor1|alu|C_out [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor1|ControlUnit|write_enable [16]),
	.datad(\processor1|alu|C_out [17]),
	.cin(gnd),
	.combout(\processor1|AC|data_out~78_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~78 .lut_mask = 16'h0F00;
defparam \processor1|AC|data_out~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \rst~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~clkctrl_outclk ));
// synopsys translate_off
defparam \rst~clkctrl .clock_type = "global clock";
defparam \rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N4
cycloneive_lcell_comb \processor1|ControlUnit|WideOr12~0 (
// Equation(s):
// \processor1|ControlUnit|WideOr12~0_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [4] & (\processor1|ControlUnit|CONTROL_COMMAND [2] & (\processor1|ControlUnit|CONTROL_COMMAND [1] & !\processor1|ControlUnit|CONTROL_COMMAND [5])))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr12~0 .lut_mask = 16'h0080;
defparam \processor1|ControlUnit|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N14
cycloneive_lcell_comb \processor1|ControlUnit|Decoder2~7 (
// Equation(s):
// \processor1|ControlUnit|Decoder2~7_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [3] & (\processor1|ControlUnit|CONTROL_COMMAND [0] & \processor1|ControlUnit|WideOr12~0_combout ))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datac(\processor1|ControlUnit|WideOr12~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Decoder2~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Decoder2~7 .lut_mask = 16'h8080;
defparam \processor1|ControlUnit|Decoder2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N28
cycloneive_lcell_comb \processor1|ControlUnit|increment[1] (
// Equation(s):
// \processor1|ControlUnit|increment [1] = (GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & (\processor1|ControlUnit|Decoder2~7_combout )) # (!GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & ((\processor1|ControlUnit|increment [1])))

	.dataa(\processor1|ControlUnit|Decoder2~7_combout ),
	.datab(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ),
	.datac(gnd),
	.datad(\processor1|ControlUnit|increment [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|increment [1]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|increment[1] .lut_mask = 16'hBB88;
defparam \processor1|ControlUnit|increment[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N28
cycloneive_lcell_comb \processor1|ControlUnit|WideOr12~2 (
// Equation(s):
// \processor1|ControlUnit|WideOr12~2_combout  = (!\processor1|ControlUnit|CONTROL_COMMAND [4] & (\processor1|ControlUnit|CONTROL_COMMAND [3] $ (((\processor1|ControlUnit|CONTROL_COMMAND [0]) # (\processor1|ControlUnit|CONTROL_COMMAND [2])))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr12~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr12~2 .lut_mask = 16'h0514;
defparam \processor1|ControlUnit|WideOr12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N26
cycloneive_lcell_comb \processor1|ControlUnit|WideOr12~1 (
// Equation(s):
// \processor1|ControlUnit|WideOr12~1_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [0] & (\processor1|ControlUnit|CONTROL_COMMAND [5] & (\processor1|ControlUnit|CONTROL_COMMAND [2] $ (\processor1|ControlUnit|CONTROL_COMMAND [1])))) # 
// (!\processor1|ControlUnit|CONTROL_COMMAND [0] & (!\processor1|ControlUnit|CONTROL_COMMAND [5] & ((\processor1|ControlUnit|CONTROL_COMMAND [1]) # (!\processor1|ControlUnit|CONTROL_COMMAND [2]))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr12~1 .lut_mask = 16'h4831;
defparam \processor1|ControlUnit|WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N30
cycloneive_lcell_comb \processor1|ControlUnit|WideOr12~3 (
// Equation(s):
// \processor1|ControlUnit|WideOr12~3_combout  = (\processor1|ControlUnit|Decoder2~8_combout  & ((\processor1|ControlUnit|WideOr12~0_combout ) # ((\processor1|ControlUnit|WideOr12~2_combout  & \processor1|ControlUnit|WideOr12~1_combout )))) # 
// (!\processor1|ControlUnit|Decoder2~8_combout  & (\processor1|ControlUnit|WideOr12~2_combout  & ((\processor1|ControlUnit|WideOr12~1_combout ))))

	.dataa(\processor1|ControlUnit|Decoder2~8_combout ),
	.datab(\processor1|ControlUnit|WideOr12~2_combout ),
	.datac(\processor1|ControlUnit|WideOr12~0_combout ),
	.datad(\processor1|ControlUnit|WideOr12~1_combout ),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr12~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr12~3 .lut_mask = 16'hECA0;
defparam \processor1|ControlUnit|WideOr12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N6
cycloneive_lcell_comb \processor1|ControlUnit|write_enable[1] (
// Equation(s):
// \processor1|ControlUnit|write_enable [1] = (GLOBAL(\processor1|ControlUnit|Selector40~1clkctrl_outclk ) & (\processor1|ControlUnit|WideOr12~3_combout )) # (!GLOBAL(\processor1|ControlUnit|Selector40~1clkctrl_outclk ) & 
// ((\processor1|ControlUnit|write_enable [1])))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|WideOr12~3_combout ),
	.datac(\processor1|ControlUnit|Selector40~1clkctrl_outclk ),
	.datad(\processor1|ControlUnit|write_enable [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|write_enable [1]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|write_enable[1] .lut_mask = 16'hCFC0;
defparam \processor1|ControlUnit|write_enable[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N8
cycloneive_lcell_comb \processor1|AC|data_out[6]~27 (
// Equation(s):
// \processor1|AC|data_out[6]~27_combout  = (\processor1|ControlUnit|write_enable [1]) # ((\processor1|ControlUnit|write_enable [16]) # (\processor1|ControlUnit|increment [1]))

	.dataa(\processor1|ControlUnit|write_enable [1]),
	.datab(\processor1|ControlUnit|write_enable [16]),
	.datac(gnd),
	.datad(\processor1|ControlUnit|increment [1]),
	.cin(gnd),
	.combout(\processor1|AC|data_out[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out[6]~27 .lut_mask = 16'hFFEE;
defparam \processor1|AC|data_out[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N11
dffeas \processor1|AC|data_out[17] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[17]~76_combout ),
	.asdata(\processor1|AC|data_out~78_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[17] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N8
cycloneive_lcell_comb \processor1|alu|Mux10~0 (
// Equation(s):
// \processor1|alu|Mux10~0_combout  = (\processor1|ControlUnit|alu [0] & (((\processor1|ControlUnit|alu [1]) # (\processor1|alu|Mult0|auto_generated|w153w [9])))) # (!\processor1|ControlUnit|alu [0] & (\processor1|alu|Add0~18_combout  & 
// (!\processor1|ControlUnit|alu [1])))

	.dataa(\processor1|ControlUnit|alu [0]),
	.datab(\processor1|alu|Add0~18_combout ),
	.datac(\processor1|ControlUnit|alu [1]),
	.datad(\processor1|alu|Mult0|auto_generated|w153w [9]),
	.cin(gnd),
	.combout(\processor1|alu|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux10~0 .lut_mask = 16'hAEA4;
defparam \processor1|alu|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N26
cycloneive_lcell_comb \processor1|alu|Mux10~1 (
// Equation(s):
// \processor1|alu|Mux10~1_combout  = (\processor1|alu|Mux10~0_combout  & ((\processor1|AC|data_out [17]) # ((!\processor1|ControlUnit|alu [1])))) # (!\processor1|alu|Mux10~0_combout  & (((\processor1|ControlUnit|alu [1] & \processor1|alu|Add1~18_combout 
// ))))

	.dataa(\processor1|alu|Mux10~0_combout ),
	.datab(\processor1|AC|data_out [17]),
	.datac(\processor1|ControlUnit|alu [1]),
	.datad(\processor1|alu|Add1~18_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux10~1 .lut_mask = 16'hDA8A;
defparam \processor1|alu|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N20
cycloneive_lcell_comb \processor1|alu|Mux10~2 (
// Equation(s):
// \processor1|alu|Mux10~2_combout  = (\processor1|ControlUnit|alu [2] & (\processor1|AC|data_out [1])) # (!\processor1|ControlUnit|alu [2] & ((\processor1|alu|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|alu [2]),
	.datac(\processor1|AC|data_out [1]),
	.datad(\processor1|alu|Mux10~1_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux10~2 .lut_mask = 16'hF3C0;
defparam \processor1|alu|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N6
cycloneive_lcell_comb \processor1|alu|C_out[9] (
// Equation(s):
// \processor1|alu|C_out [9] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux10~2_combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [9])))

	.dataa(gnd),
	.datab(\processor1|alu|Mux10~2_combout ),
	.datac(\processor1|alu|Mux25~0clkctrl_outclk ),
	.datad(\processor1|alu|C_out [9]),
	.cin(gnd),
	.combout(\processor1|alu|C_out [9]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[9] .lut_mask = 16'hCFC0;
defparam \processor1|alu|C_out[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N12
cycloneive_lcell_comb \processor1|AC|data_out~54 (
// Equation(s):
// \processor1|AC|data_out~54_combout  = (!\processor1|ControlUnit|write_enable [16] & \processor1|alu|C_out [9])

	.dataa(\processor1|ControlUnit|write_enable [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor1|alu|C_out [9]),
	.cin(gnd),
	.combout(\processor1|AC|data_out~54_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~54 .lut_mask = 16'h5500;
defparam \processor1|AC|data_out~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N27
dffeas \processor1|AC|data_out[9] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[9]~52_combout ),
	.asdata(\processor1|AC|data_out~54_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[9] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N28
cycloneive_lcell_comb \processor1|AC|data_out[10]~55 (
// Equation(s):
// \processor1|AC|data_out[10]~55_combout  = (\processor1|AC|data_out [10] & (\processor1|AC|data_out[9]~53  $ (GND))) # (!\processor1|AC|data_out [10] & (!\processor1|AC|data_out[9]~53  & VCC))
// \processor1|AC|data_out[10]~56  = CARRY((\processor1|AC|data_out [10] & !\processor1|AC|data_out[9]~53 ))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AC|data_out[9]~53 ),
	.combout(\processor1|AC|data_out[10]~55_combout ),
	.cout(\processor1|AC|data_out[10]~56 ));
// synopsys translate_off
defparam \processor1|AC|data_out[10]~55 .lut_mask = 16'hC30C;
defparam \processor1|AC|data_out[10]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N12
cycloneive_lcell_comb \processor1|AC|data_out[18]~79 (
// Equation(s):
// \processor1|AC|data_out[18]~79_combout  = (\processor1|AC|data_out [18] & (\processor1|AC|data_out[17]~77  $ (GND))) # (!\processor1|AC|data_out [18] & (!\processor1|AC|data_out[17]~77  & VCC))
// \processor1|AC|data_out[18]~80  = CARRY((\processor1|AC|data_out [18] & !\processor1|AC|data_out[17]~77 ))

	.dataa(\processor1|AC|data_out [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AC|data_out[17]~77 ),
	.combout(\processor1|AC|data_out[18]~79_combout ),
	.cout(\processor1|AC|data_out[18]~80 ));
// synopsys translate_off
defparam \processor1|AC|data_out[18]~79 .lut_mask = 16'hA50A;
defparam \processor1|AC|data_out[18]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N12
cycloneive_lcell_comb \processor1|alu|Add1~36 (
// Equation(s):
// \processor1|alu|Add1~36_combout  = (\processor1|AC|data_out [18] & ((GND) # (!\processor1|alu|Add1~35 ))) # (!\processor1|AC|data_out [18] & (\processor1|alu|Add1~35  $ (GND)))
// \processor1|alu|Add1~37  = CARRY((\processor1|AC|data_out [18]) # (!\processor1|alu|Add1~35 ))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add1~35 ),
	.combout(\processor1|alu|Add1~36_combout ),
	.cout(\processor1|alu|Add1~37 ));
// synopsys translate_off
defparam \processor1|alu|Add1~36 .lut_mask = 16'h3CCF;
defparam \processor1|alu|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N14
cycloneive_lcell_comb \processor1|alu|Mux19~0 (
// Equation(s):
// \processor1|alu|Mux19~0_combout  = (\processor1|alu|Mux24~1_combout  & ((\processor1|alu|Mux24~2_combout  & (\processor1|AC|data_out [10])) # (!\processor1|alu|Mux24~2_combout  & ((\processor1|alu|Add1~36_combout ))))) # (!\processor1|alu|Mux24~1_combout  
// & (((\processor1|alu|Mux24~2_combout ))))

	.dataa(\processor1|AC|data_out [10]),
	.datab(\processor1|alu|Add1~36_combout ),
	.datac(\processor1|alu|Mux24~1_combout ),
	.datad(\processor1|alu|Mux24~2_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux19~0 .lut_mask = 16'hAFC0;
defparam \processor1|alu|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N12
cycloneive_lcell_comb \processor1|alu|Add0~36 (
// Equation(s):
// \processor1|alu|Add0~36_combout  = (\processor1|AC|data_out [18] & (\processor1|alu|Add0~35  $ (GND))) # (!\processor1|AC|data_out [18] & (!\processor1|alu|Add0~35  & VCC))
// \processor1|alu|Add0~37  = CARRY((\processor1|AC|data_out [18] & !\processor1|alu|Add0~35 ))

	.dataa(\processor1|AC|data_out [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add0~35 ),
	.combout(\processor1|alu|Add0~36_combout ),
	.cout(\processor1|alu|Add0~37 ));
// synopsys translate_off
defparam \processor1|alu|Add0~36 .lut_mask = 16'hA50A;
defparam \processor1|alu|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N14
cycloneive_lcell_comb \processor1|AC|data_out[19]~82 (
// Equation(s):
// \processor1|AC|data_out[19]~82_combout  = (\processor1|AC|data_out [19] & (!\processor1|AC|data_out[18]~80 )) # (!\processor1|AC|data_out [19] & ((\processor1|AC|data_out[18]~80 ) # (GND)))
// \processor1|AC|data_out[19]~83  = CARRY((!\processor1|AC|data_out[18]~80 ) # (!\processor1|AC|data_out [19]))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AC|data_out[18]~80 ),
	.combout(\processor1|AC|data_out[19]~82_combout ),
	.cout(\processor1|AC|data_out[19]~83 ));
// synopsys translate_off
defparam \processor1|AC|data_out[19]~82 .lut_mask = 16'h3C3F;
defparam \processor1|AC|data_out[19]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N16
cycloneive_lcell_comb \processor1|AC|data_out[20]~85 (
// Equation(s):
// \processor1|AC|data_out[20]~85_combout  = (\processor1|AC|data_out [20] & (\processor1|AC|data_out[19]~83  $ (GND))) # (!\processor1|AC|data_out [20] & (!\processor1|AC|data_out[19]~83  & VCC))
// \processor1|AC|data_out[20]~86  = CARRY((\processor1|AC|data_out [20] & !\processor1|AC|data_out[19]~83 ))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AC|data_out[19]~83 ),
	.combout(\processor1|AC|data_out[20]~85_combout ),
	.cout(\processor1|AC|data_out[20]~86 ));
// synopsys translate_off
defparam \processor1|AC|data_out[20]~85 .lut_mask = 16'hC30C;
defparam \processor1|AC|data_out[20]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N14
cycloneive_lcell_comb \processor1|alu|Add1~38 (
// Equation(s):
// \processor1|alu|Add1~38_combout  = (\processor1|AC|data_out [19] & (\processor1|alu|Add1~37  & VCC)) # (!\processor1|AC|data_out [19] & (!\processor1|alu|Add1~37 ))
// \processor1|alu|Add1~39  = CARRY((!\processor1|AC|data_out [19] & !\processor1|alu|Add1~37 ))

	.dataa(\processor1|AC|data_out [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add1~37 ),
	.combout(\processor1|alu|Add1~38_combout ),
	.cout(\processor1|alu|Add1~39 ));
// synopsys translate_off
defparam \processor1|alu|Add1~38 .lut_mask = 16'hA505;
defparam \processor1|alu|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N16
cycloneive_lcell_comb \processor1|alu|Add1~40 (
// Equation(s):
// \processor1|alu|Add1~40_combout  = (\processor1|AC|data_out [20] & ((GND) # (!\processor1|alu|Add1~39 ))) # (!\processor1|AC|data_out [20] & (\processor1|alu|Add1~39  $ (GND)))
// \processor1|alu|Add1~41  = CARRY((\processor1|AC|data_out [20]) # (!\processor1|alu|Add1~39 ))

	.dataa(\processor1|AC|data_out [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add1~39 ),
	.combout(\processor1|alu|Add1~40_combout ),
	.cout(\processor1|alu|Add1~41 ));
// synopsys translate_off
defparam \processor1|alu|Add1~40 .lut_mask = 16'h5AAF;
defparam \processor1|alu|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N22
cycloneive_lcell_comb \processor1|alu|Mux21~0 (
// Equation(s):
// \processor1|alu|Mux21~0_combout  = (\processor1|alu|Mux24~2_combout  & (((\processor1|AC|data_out [12]) # (!\processor1|alu|Mux24~1_combout )))) # (!\processor1|alu|Mux24~2_combout  & (\processor1|alu|Add1~40_combout  & (\processor1|alu|Mux24~1_combout 
// )))

	.dataa(\processor1|alu|Mux24~2_combout ),
	.datab(\processor1|alu|Add1~40_combout ),
	.datac(\processor1|alu|Mux24~1_combout ),
	.datad(\processor1|AC|data_out [12]),
	.cin(gnd),
	.combout(\processor1|alu|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux21~0 .lut_mask = 16'hEA4A;
defparam \processor1|alu|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N18
cycloneive_lcell_comb \processor1|AC|data_out[21]~88 (
// Equation(s):
// \processor1|AC|data_out[21]~88_combout  = (\processor1|AC|data_out [21] & (!\processor1|AC|data_out[20]~86 )) # (!\processor1|AC|data_out [21] & ((\processor1|AC|data_out[20]~86 ) # (GND)))
// \processor1|AC|data_out[21]~89  = CARRY((!\processor1|AC|data_out[20]~86 ) # (!\processor1|AC|data_out [21]))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AC|data_out[20]~86 ),
	.combout(\processor1|AC|data_out[21]~88_combout ),
	.cout(\processor1|AC|data_out[21]~89 ));
// synopsys translate_off
defparam \processor1|AC|data_out[21]~88 .lut_mask = 16'h3C3F;
defparam \processor1|AC|data_out[21]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N20
cycloneive_lcell_comb \processor1|AC|data_out[22]~91 (
// Equation(s):
// \processor1|AC|data_out[22]~91_combout  = (\processor1|AC|data_out [22] & (\processor1|AC|data_out[21]~89  $ (GND))) # (!\processor1|AC|data_out [22] & (!\processor1|AC|data_out[21]~89  & VCC))
// \processor1|AC|data_out[22]~92  = CARRY((\processor1|AC|data_out [22] & !\processor1|AC|data_out[21]~89 ))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AC|data_out[21]~89 ),
	.combout(\processor1|AC|data_out[22]~91_combout ),
	.cout(\processor1|AC|data_out[22]~92 ));
// synopsys translate_off
defparam \processor1|AC|data_out[22]~91 .lut_mask = 16'hC30C;
defparam \processor1|AC|data_out[22]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N14
cycloneive_lcell_comb \processor1|alu|Add0~38 (
// Equation(s):
// \processor1|alu|Add0~38_combout  = (\processor1|AC|data_out [19] & (!\processor1|alu|Add0~37 )) # (!\processor1|AC|data_out [19] & ((\processor1|alu|Add0~37 ) # (GND)))
// \processor1|alu|Add0~39  = CARRY((!\processor1|alu|Add0~37 ) # (!\processor1|AC|data_out [19]))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add0~37 ),
	.combout(\processor1|alu|Add0~38_combout ),
	.cout(\processor1|alu|Add0~39 ));
// synopsys translate_off
defparam \processor1|alu|Add0~38 .lut_mask = 16'h3C3F;
defparam \processor1|alu|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N16
cycloneive_lcell_comb \processor1|alu|Add0~40 (
// Equation(s):
// \processor1|alu|Add0~40_combout  = (\processor1|AC|data_out [20] & (\processor1|alu|Add0~39  $ (GND))) # (!\processor1|AC|data_out [20] & (!\processor1|alu|Add0~39  & VCC))
// \processor1|alu|Add0~41  = CARRY((\processor1|AC|data_out [20] & !\processor1|alu|Add0~39 ))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add0~39 ),
	.combout(\processor1|alu|Add0~40_combout ),
	.cout(\processor1|alu|Add0~41 ));
// synopsys translate_off
defparam \processor1|alu|Add0~40 .lut_mask = 16'hC30C;
defparam \processor1|alu|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N18
cycloneive_lcell_comb \processor1|alu|Add0~42 (
// Equation(s):
// \processor1|alu|Add0~42_combout  = (\processor1|AC|data_out [21] & (!\processor1|alu|Add0~41 )) # (!\processor1|AC|data_out [21] & ((\processor1|alu|Add0~41 ) # (GND)))
// \processor1|alu|Add0~43  = CARRY((!\processor1|alu|Add0~41 ) # (!\processor1|AC|data_out [21]))

	.dataa(\processor1|AC|data_out [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add0~41 ),
	.combout(\processor1|alu|Add0~42_combout ),
	.cout(\processor1|alu|Add0~43 ));
// synopsys translate_off
defparam \processor1|alu|Add0~42 .lut_mask = 16'h5A5F;
defparam \processor1|alu|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N20
cycloneive_lcell_comb \processor1|alu|Add0~44 (
// Equation(s):
// \processor1|alu|Add0~44_combout  = (\processor1|AC|data_out [22] & (\processor1|alu|Add0~43  $ (GND))) # (!\processor1|AC|data_out [22] & (!\processor1|alu|Add0~43  & VCC))
// \processor1|alu|Add0~45  = CARRY((\processor1|AC|data_out [22] & !\processor1|alu|Add0~43 ))

	.dataa(\processor1|AC|data_out [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add0~43 ),
	.combout(\processor1|alu|Add0~44_combout ),
	.cout(\processor1|alu|Add0~45 ));
// synopsys translate_off
defparam \processor1|alu|Add0~44 .lut_mask = 16'hA50A;
defparam \processor1|alu|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N22
cycloneive_lcell_comb \processor1|AC|data_out[23]~94 (
// Equation(s):
// \processor1|AC|data_out[23]~94_combout  = \processor1|AC|data_out [23] $ (\processor1|AC|data_out[22]~92 )

	.dataa(\processor1|AC|data_out [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\processor1|AC|data_out[22]~92 ),
	.combout(\processor1|AC|data_out[23]~94_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out[23]~94 .lut_mask = 16'h5A5A;
defparam \processor1|AC|data_out[23]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N18
cycloneive_lcell_comb \processor1|alu|Add1~42 (
// Equation(s):
// \processor1|alu|Add1~42_combout  = (\processor1|AC|data_out [21] & (\processor1|alu|Add1~41  & VCC)) # (!\processor1|AC|data_out [21] & (!\processor1|alu|Add1~41 ))
// \processor1|alu|Add1~43  = CARRY((!\processor1|AC|data_out [21] & !\processor1|alu|Add1~41 ))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add1~41 ),
	.combout(\processor1|alu|Add1~42_combout ),
	.cout(\processor1|alu|Add1~43 ));
// synopsys translate_off
defparam \processor1|alu|Add1~42 .lut_mask = 16'hC303;
defparam \processor1|alu|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N20
cycloneive_lcell_comb \processor1|alu|Add1~44 (
// Equation(s):
// \processor1|alu|Add1~44_combout  = (\processor1|AC|data_out [22] & ((GND) # (!\processor1|alu|Add1~43 ))) # (!\processor1|AC|data_out [22] & (\processor1|alu|Add1~43  $ (GND)))
// \processor1|alu|Add1~45  = CARRY((\processor1|AC|data_out [22]) # (!\processor1|alu|Add1~43 ))

	.dataa(\processor1|AC|data_out [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Add1~43 ),
	.combout(\processor1|alu|Add1~44_combout ),
	.cout(\processor1|alu|Add1~45 ));
// synopsys translate_off
defparam \processor1|alu|Add1~44 .lut_mask = 16'h5AAF;
defparam \processor1|alu|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N22
cycloneive_lcell_comb \processor1|alu|Add1~46 (
// Equation(s):
// \processor1|alu|Add1~46_combout  = \processor1|AC|data_out [23] $ (!\processor1|alu|Add1~45 )

	.dataa(gnd),
	.datab(\processor1|AC|data_out [23]),
	.datac(gnd),
	.datad(gnd),
	.cin(\processor1|alu|Add1~45 ),
	.combout(\processor1|alu|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Add1~46 .lut_mask = 16'hC3C3;
defparam \processor1|alu|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N2
cycloneive_lcell_comb \processor1|alu|Mux24~3 (
// Equation(s):
// \processor1|alu|Mux24~3_combout  = (\processor1|alu|Mux24~2_combout  & ((\processor1|AC|data_out [15]) # ((!\processor1|alu|Mux24~1_combout )))) # (!\processor1|alu|Mux24~2_combout  & (((\processor1|alu|Mux24~1_combout  & \processor1|alu|Add1~46_combout 
// ))))

	.dataa(\processor1|alu|Mux24~2_combout ),
	.datab(\processor1|AC|data_out [15]),
	.datac(\processor1|alu|Mux24~1_combout ),
	.datad(\processor1|alu|Add1~46_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux24~3 .lut_mask = 16'hDA8A;
defparam \processor1|alu|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X71_Y40_N0
cycloneive_mac_mult \processor1|alu|Mult0|auto_generated|mac_mult3 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\processor1|bus1|Mux16~7_combout ,\processor1|bus1|Mux17~8_combout ,\processor1|bus1|Mux18~8_combout ,\processor1|bus1|Mux19~8_combout ,\processor1|bus1|Mux20~8_combout ,\processor1|bus1|Mux21~8_combout ,\processor1|bus1|Mux22~8_combout ,
\processor1|bus1|Mux23~13_combout ,gnd}),
	.datab({\processor1|AC|data_out [23],\processor1|AC|data_out [22],\processor1|AC|data_out [21],\processor1|AC|data_out [20],\processor1|AC|data_out [19],\processor1|AC|data_out [18],gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\processor1|alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \processor1|alu|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \processor1|alu|Mult0|auto_generated|mac_mult3 .dataa_width = 9;
defparam \processor1|alu|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \processor1|alu|Mult0|auto_generated|mac_mult3 .datab_width = 9;
defparam \processor1|alu|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \processor1|alu|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y40_N2
cycloneive_mac_out \processor1|alu|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT12 ,\processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT10 ,
\processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT9 ,\processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT8 ,\processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT7 ,\processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT6 ,
\processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT4 ,\processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT2 ,
\processor1|alu|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\processor1|alu|Mult0|auto_generated|mac_mult3~dataout ,\processor1|alu|Mult0|auto_generated|mac_mult3~3 ,\processor1|alu|Mult0|auto_generated|mac_mult3~2 ,
\processor1|alu|Mult0|auto_generated|mac_mult3~1 ,\processor1|alu|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\processor1|alu|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \processor1|alu|Mult0|auto_generated|mac_out4 .dataa_width = 18;
defparam \processor1|alu|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N20
cycloneive_lcell_comb \processor1|alu|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \processor1|alu|Mult0|auto_generated|op_1~0_combout  = (\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT18  & (\processor1|alu|Mult0|auto_generated|mac_out4~dataout  $ (VCC))) # (!\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT18  & 
// (\processor1|alu|Mult0|auto_generated|mac_out4~dataout  & VCC))
// \processor1|alu|Mult0|auto_generated|op_1~1  = CARRY((\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT18  & \processor1|alu|Mult0|auto_generated|mac_out4~dataout ))

	.dataa(\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\processor1|alu|Mult0|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\processor1|alu|Mult0|auto_generated|op_1~0_combout ),
	.cout(\processor1|alu|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \processor1|alu|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \processor1|alu|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N22
cycloneive_lcell_comb \processor1|alu|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \processor1|alu|Mult0|auto_generated|op_1~2_combout  = (\processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT19  & (\processor1|alu|Mult0|auto_generated|op_1~1  & VCC)) # 
// (!\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\processor1|alu|Mult0|auto_generated|op_1~1 )))) # (!\processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// (!\processor1|alu|Mult0|auto_generated|op_1~1 )) # (!\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\processor1|alu|Mult0|auto_generated|op_1~1 ) # (GND)))))
// \processor1|alu|Mult0|auto_generated|op_1~3  = CARRY((\processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT19  & !\processor1|alu|Mult0|auto_generated|op_1~1 )) # 
// (!\processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT1  & ((!\processor1|alu|Mult0|auto_generated|op_1~1 ) # (!\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Mult0|auto_generated|op_1~1 ),
	.combout(\processor1|alu|Mult0|auto_generated|op_1~2_combout ),
	.cout(\processor1|alu|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \processor1|alu|Mult0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \processor1|alu|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N24
cycloneive_lcell_comb \processor1|alu|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \processor1|alu|Mult0|auto_generated|op_1~4_combout  = ((\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT20  $ (\processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT2  $ (!\processor1|alu|Mult0|auto_generated|op_1~3 )))) # (GND)
// \processor1|alu|Mult0|auto_generated|op_1~5  = CARRY((\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT2 ) # (!\processor1|alu|Mult0|auto_generated|op_1~3 ))) # 
// (!\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT20  & (\processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT2  & !\processor1|alu|Mult0|auto_generated|op_1~3 )))

	.dataa(\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Mult0|auto_generated|op_1~3 ),
	.combout(\processor1|alu|Mult0|auto_generated|op_1~4_combout ),
	.cout(\processor1|alu|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \processor1|alu|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \processor1|alu|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N26
cycloneive_lcell_comb \processor1|alu|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \processor1|alu|Mult0|auto_generated|op_1~6_combout  = (\processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT21  & (\processor1|alu|Mult0|auto_generated|op_1~5  & VCC)) # 
// (!\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\processor1|alu|Mult0|auto_generated|op_1~5 )))) # (!\processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// (!\processor1|alu|Mult0|auto_generated|op_1~5 )) # (!\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\processor1|alu|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \processor1|alu|Mult0|auto_generated|op_1~7  = CARRY((\processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT21  & !\processor1|alu|Mult0|auto_generated|op_1~5 )) # 
// (!\processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT3  & ((!\processor1|alu|Mult0|auto_generated|op_1~5 ) # (!\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datab(\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Mult0|auto_generated|op_1~5 ),
	.combout(\processor1|alu|Mult0|auto_generated|op_1~6_combout ),
	.cout(\processor1|alu|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \processor1|alu|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \processor1|alu|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N28
cycloneive_lcell_comb \processor1|alu|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \processor1|alu|Mult0|auto_generated|op_1~8_combout  = ((\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT22  $ (\processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT4  $ (!\processor1|alu|Mult0|auto_generated|op_1~7 )))) # (GND)
// \processor1|alu|Mult0|auto_generated|op_1~9  = CARRY((\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT4 ) # (!\processor1|alu|Mult0|auto_generated|op_1~7 ))) # 
// (!\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT22  & (\processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT4  & !\processor1|alu|Mult0|auto_generated|op_1~7 )))

	.dataa(\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|alu|Mult0|auto_generated|op_1~7 ),
	.combout(\processor1|alu|Mult0|auto_generated|op_1~8_combout ),
	.cout(\processor1|alu|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \processor1|alu|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \processor1|alu|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N30
cycloneive_lcell_comb \processor1|alu|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \processor1|alu|Mult0|auto_generated|op_1~10_combout  = \processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT5  $ (\processor1|alu|Mult0|auto_generated|op_1~9  $ (\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT23 ))

	.dataa(\processor1|alu|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor1|alu|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.cin(\processor1|alu|Mult0|auto_generated|op_1~9 ),
	.combout(\processor1|alu|Mult0|auto_generated|op_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mult0|auto_generated|op_1~10 .lut_mask = 16'hA55A;
defparam \processor1|alu|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N22
cycloneive_lcell_comb \processor1|alu|Add0~46 (
// Equation(s):
// \processor1|alu|Add0~46_combout  = \processor1|alu|Add0~45  $ (\processor1|AC|data_out [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor1|AC|data_out [23]),
	.cin(\processor1|alu|Add0~45 ),
	.combout(\processor1|alu|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Add0~46 .lut_mask = 16'h0FF0;
defparam \processor1|alu|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N28
cycloneive_lcell_comb \processor1|alu|Mux24 (
// Equation(s):
// \processor1|alu|Mux24~combout  = (\processor1|alu|Mux24~0_combout  & (\processor1|alu|Mux24~3_combout )) # (!\processor1|alu|Mux24~0_combout  & ((\processor1|alu|Mux24~3_combout  & (\processor1|alu|Mult0|auto_generated|op_1~10_combout )) # 
// (!\processor1|alu|Mux24~3_combout  & ((\processor1|alu|Add0~46_combout )))))

	.dataa(\processor1|alu|Mux24~0_combout ),
	.datab(\processor1|alu|Mux24~3_combout ),
	.datac(\processor1|alu|Mult0|auto_generated|op_1~10_combout ),
	.datad(\processor1|alu|Add0~46_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux24~combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux24 .lut_mask = 16'hD9C8;
defparam \processor1|alu|Mux24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N30
cycloneive_lcell_comb \processor1|alu|C_out[23] (
// Equation(s):
// \processor1|alu|C_out [23] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux24~combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [23])))

	.dataa(\processor1|alu|Mux25~0clkctrl_outclk ),
	.datab(\processor1|alu|Mux24~combout ),
	.datac(\processor1|alu|C_out [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|alu|C_out [23]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[23] .lut_mask = 16'hD8D8;
defparam \processor1|alu|C_out[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N30
cycloneive_lcell_comb \processor1|AC|data_out~96 (
// Equation(s):
// \processor1|AC|data_out~96_combout  = (!\processor1|ControlUnit|write_enable [16] & \processor1|alu|C_out [23])

	.dataa(\processor1|ControlUnit|write_enable [16]),
	.datab(gnd),
	.datac(\processor1|alu|C_out [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|AC|data_out~96_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~96 .lut_mask = 16'h5050;
defparam \processor1|AC|data_out~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N23
dffeas \processor1|AC|data_out[23] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[23]~94_combout ),
	.asdata(\processor1|AC|data_out~96_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[23] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N6
cycloneive_lcell_comb \processor1|alu|Mux23~0 (
// Equation(s):
// \processor1|alu|Mux23~0_combout  = (\processor1|alu|Mux24~2_combout  & (((\processor1|AC|data_out [14]) # (!\processor1|alu|Mux24~1_combout )))) # (!\processor1|alu|Mux24~2_combout  & (\processor1|alu|Add1~44_combout  & (\processor1|alu|Mux24~1_combout 
// )))

	.dataa(\processor1|alu|Mux24~2_combout ),
	.datab(\processor1|alu|Add1~44_combout ),
	.datac(\processor1|alu|Mux24~1_combout ),
	.datad(\processor1|AC|data_out [14]),
	.cin(gnd),
	.combout(\processor1|alu|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux23~0 .lut_mask = 16'hEA4A;
defparam \processor1|alu|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N8
cycloneive_lcell_comb \processor1|alu|Mux23 (
// Equation(s):
// \processor1|alu|Mux23~combout  = (\processor1|alu|Mux24~0_combout  & (((\processor1|alu|Mux23~0_combout )))) # (!\processor1|alu|Mux24~0_combout  & ((\processor1|alu|Mux23~0_combout  & ((\processor1|alu|Mult0|auto_generated|op_1~8_combout ))) # 
// (!\processor1|alu|Mux23~0_combout  & (\processor1|alu|Add0~44_combout ))))

	.dataa(\processor1|alu|Add0~44_combout ),
	.datab(\processor1|alu|Mux24~0_combout ),
	.datac(\processor1|alu|Mult0|auto_generated|op_1~8_combout ),
	.datad(\processor1|alu|Mux23~0_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux23~combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux23 .lut_mask = 16'hFC22;
defparam \processor1|alu|Mux23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N6
cycloneive_lcell_comb \processor1|alu|C_out[22] (
// Equation(s):
// \processor1|alu|C_out [22] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux23~combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [22])))

	.dataa(gnd),
	.datab(\processor1|alu|Mux23~combout ),
	.datac(\processor1|alu|Mux25~0clkctrl_outclk ),
	.datad(\processor1|alu|C_out [22]),
	.cin(gnd),
	.combout(\processor1|alu|C_out [22]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[22] .lut_mask = 16'hCFC0;
defparam \processor1|alu|C_out[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N20
cycloneive_lcell_comb \processor1|AC|data_out~93 (
// Equation(s):
// \processor1|AC|data_out~93_combout  = (!\processor1|ControlUnit|write_enable [16] & \processor1|alu|C_out [22])

	.dataa(\processor1|ControlUnit|write_enable [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor1|alu|C_out [22]),
	.cin(gnd),
	.combout(\processor1|AC|data_out~93_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~93 .lut_mask = 16'h5500;
defparam \processor1|AC|data_out~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N21
dffeas \processor1|AC|data_out[22] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[22]~91_combout ),
	.asdata(\processor1|AC|data_out~93_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[22] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N26
cycloneive_lcell_comb \processor1|alu|Mux22~0 (
// Equation(s):
// \processor1|alu|Mux22~0_combout  = (\processor1|alu|Mux24~1_combout  & ((\processor1|alu|Mux24~2_combout  & (\processor1|AC|data_out [13])) # (!\processor1|alu|Mux24~2_combout  & ((\processor1|alu|Add1~42_combout ))))) # (!\processor1|alu|Mux24~1_combout  
// & (((\processor1|alu|Mux24~2_combout ))))

	.dataa(\processor1|AC|data_out [13]),
	.datab(\processor1|alu|Add1~42_combout ),
	.datac(\processor1|alu|Mux24~1_combout ),
	.datad(\processor1|alu|Mux24~2_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux22~0 .lut_mask = 16'hAFC0;
defparam \processor1|alu|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N4
cycloneive_lcell_comb \processor1|alu|Mux22 (
// Equation(s):
// \processor1|alu|Mux22~combout  = (\processor1|alu|Mux24~0_combout  & (((\processor1|alu|Mux22~0_combout )))) # (!\processor1|alu|Mux24~0_combout  & ((\processor1|alu|Mux22~0_combout  & (\processor1|alu|Mult0|auto_generated|op_1~6_combout )) # 
// (!\processor1|alu|Mux22~0_combout  & ((\processor1|alu|Add0~42_combout )))))

	.dataa(\processor1|alu|Mux24~0_combout ),
	.datab(\processor1|alu|Mult0|auto_generated|op_1~6_combout ),
	.datac(\processor1|alu|Mux22~0_combout ),
	.datad(\processor1|alu|Add0~42_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux22~combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux22 .lut_mask = 16'hE5E0;
defparam \processor1|alu|Mux22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N28
cycloneive_lcell_comb \processor1|alu|C_out[21] (
// Equation(s):
// \processor1|alu|C_out [21] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux22~combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [21])))

	.dataa(\processor1|alu|Mux22~combout ),
	.datab(gnd),
	.datac(\processor1|alu|Mux25~0clkctrl_outclk ),
	.datad(\processor1|alu|C_out [21]),
	.cin(gnd),
	.combout(\processor1|alu|C_out [21]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[21] .lut_mask = 16'hAFA0;
defparam \processor1|alu|C_out[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N10
cycloneive_lcell_comb \processor1|AC|data_out~90 (
// Equation(s):
// \processor1|AC|data_out~90_combout  = (!\processor1|ControlUnit|write_enable [16] & \processor1|alu|C_out [21])

	.dataa(\processor1|ControlUnit|write_enable [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor1|alu|C_out [21]),
	.cin(gnd),
	.combout(\processor1|AC|data_out~90_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~90 .lut_mask = 16'h5500;
defparam \processor1|AC|data_out~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N19
dffeas \processor1|AC|data_out[21] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[21]~88_combout ),
	.asdata(\processor1|AC|data_out~90_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[21] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N0
cycloneive_lcell_comb \processor1|alu|Mux21 (
// Equation(s):
// \processor1|alu|Mux21~combout  = (\processor1|alu|Mux21~0_combout  & ((\processor1|alu|Mult0|auto_generated|op_1~4_combout ) # ((\processor1|alu|Mux24~0_combout )))) # (!\processor1|alu|Mux21~0_combout  & (((\processor1|alu|Add0~40_combout  & 
// !\processor1|alu|Mux24~0_combout ))))

	.dataa(\processor1|alu|Mux21~0_combout ),
	.datab(\processor1|alu|Mult0|auto_generated|op_1~4_combout ),
	.datac(\processor1|alu|Add0~40_combout ),
	.datad(\processor1|alu|Mux24~0_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux21~combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux21 .lut_mask = 16'hAAD8;
defparam \processor1|alu|Mux21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N18
cycloneive_lcell_comb \processor1|alu|C_out[20] (
// Equation(s):
// \processor1|alu|C_out [20] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux21~combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [20])))

	.dataa(gnd),
	.datab(\processor1|alu|Mux21~combout ),
	.datac(\processor1|alu|Mux25~0clkctrl_outclk ),
	.datad(\processor1|alu|C_out [20]),
	.cin(gnd),
	.combout(\processor1|alu|C_out [20]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[20] .lut_mask = 16'hCFC0;
defparam \processor1|alu|C_out[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N0
cycloneive_lcell_comb \processor1|AC|data_out~87 (
// Equation(s):
// \processor1|AC|data_out~87_combout  = (!\processor1|ControlUnit|write_enable [16] & \processor1|alu|C_out [20])

	.dataa(\processor1|ControlUnit|write_enable [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor1|alu|C_out [20]),
	.cin(gnd),
	.combout(\processor1|AC|data_out~87_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~87 .lut_mask = 16'h5500;
defparam \processor1|AC|data_out~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N17
dffeas \processor1|AC|data_out[20] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[20]~85_combout ),
	.asdata(\processor1|AC|data_out~87_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[20] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N10
cycloneive_lcell_comb \processor1|alu|Mux20~0 (
// Equation(s):
// \processor1|alu|Mux20~0_combout  = (\processor1|alu|Mux24~2_combout  & ((\processor1|AC|data_out [11]) # ((!\processor1|alu|Mux24~1_combout )))) # (!\processor1|alu|Mux24~2_combout  & (((\processor1|alu|Mux24~1_combout  & \processor1|alu|Add1~38_combout 
// ))))

	.dataa(\processor1|alu|Mux24~2_combout ),
	.datab(\processor1|AC|data_out [11]),
	.datac(\processor1|alu|Mux24~1_combout ),
	.datad(\processor1|alu|Add1~38_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux20~0 .lut_mask = 16'hDA8A;
defparam \processor1|alu|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N12
cycloneive_lcell_comb \processor1|alu|Mux20 (
// Equation(s):
// \processor1|alu|Mux20~combout  = (\processor1|alu|Mux24~0_combout  & (((\processor1|alu|Mux20~0_combout )))) # (!\processor1|alu|Mux24~0_combout  & ((\processor1|alu|Mux20~0_combout  & (\processor1|alu|Mult0|auto_generated|op_1~2_combout )) # 
// (!\processor1|alu|Mux20~0_combout  & ((\processor1|alu|Add0~38_combout )))))

	.dataa(\processor1|alu|Mux24~0_combout ),
	.datab(\processor1|alu|Mult0|auto_generated|op_1~2_combout ),
	.datac(\processor1|alu|Add0~38_combout ),
	.datad(\processor1|alu|Mux20~0_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux20~combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux20 .lut_mask = 16'hEE50;
defparam \processor1|alu|Mux20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N30
cycloneive_lcell_comb \processor1|alu|C_out[19] (
// Equation(s):
// \processor1|alu|C_out [19] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux20~combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [19])))

	.dataa(\processor1|alu|Mux20~combout ),
	.datab(gnd),
	.datac(\processor1|alu|C_out [19]),
	.datad(\processor1|alu|Mux25~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processor1|alu|C_out [19]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[19] .lut_mask = 16'hAAF0;
defparam \processor1|alu|C_out[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N14
cycloneive_lcell_comb \processor1|AC|data_out~84 (
// Equation(s):
// \processor1|AC|data_out~84_combout  = (!\processor1|ControlUnit|write_enable [16] & \processor1|alu|C_out [19])

	.dataa(\processor1|ControlUnit|write_enable [16]),
	.datab(gnd),
	.datac(\processor1|alu|C_out [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|AC|data_out~84_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~84 .lut_mask = 16'h5050;
defparam \processor1|AC|data_out~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N15
dffeas \processor1|AC|data_out[19] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[19]~82_combout ),
	.asdata(\processor1|AC|data_out~84_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[19] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N24
cycloneive_lcell_comb \processor1|alu|Mux19 (
// Equation(s):
// \processor1|alu|Mux19~combout  = (\processor1|alu|Mux24~0_combout  & (\processor1|alu|Mux19~0_combout )) # (!\processor1|alu|Mux24~0_combout  & ((\processor1|alu|Mux19~0_combout  & ((\processor1|alu|Mult0|auto_generated|op_1~0_combout ))) # 
// (!\processor1|alu|Mux19~0_combout  & (\processor1|alu|Add0~36_combout ))))

	.dataa(\processor1|alu|Mux24~0_combout ),
	.datab(\processor1|alu|Mux19~0_combout ),
	.datac(\processor1|alu|Add0~36_combout ),
	.datad(\processor1|alu|Mult0|auto_generated|op_1~0_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux19~combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux19 .lut_mask = 16'hDC98;
defparam \processor1|alu|Mux19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N16
cycloneive_lcell_comb \processor1|alu|C_out[18] (
// Equation(s):
// \processor1|alu|C_out [18] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux19~combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [18])))

	.dataa(gnd),
	.datab(\processor1|alu|Mux19~combout ),
	.datac(\processor1|alu|Mux25~0clkctrl_outclk ),
	.datad(\processor1|alu|C_out [18]),
	.cin(gnd),
	.combout(\processor1|alu|C_out [18]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[18] .lut_mask = 16'hCFC0;
defparam \processor1|alu|C_out[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N4
cycloneive_lcell_comb \processor1|AC|data_out~81 (
// Equation(s):
// \processor1|AC|data_out~81_combout  = (!\processor1|ControlUnit|write_enable [16] & \processor1|alu|C_out [18])

	.dataa(\processor1|ControlUnit|write_enable [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor1|alu|C_out [18]),
	.cin(gnd),
	.combout(\processor1|AC|data_out~81_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~81 .lut_mask = 16'h5500;
defparam \processor1|AC|data_out~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N13
dffeas \processor1|AC|data_out[18] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[18]~79_combout ),
	.asdata(\processor1|AC|data_out~81_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[18] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N16
cycloneive_lcell_comb \processor1|alu|Mux11~0 (
// Equation(s):
// \processor1|alu|Mux11~0_combout  = (\processor1|ControlUnit|alu [1] & ((\processor1|alu|Add1~20_combout ) # ((\processor1|ControlUnit|alu [0])))) # (!\processor1|ControlUnit|alu [1] & (((!\processor1|ControlUnit|alu [0] & \processor1|alu|Add0~20_combout 
// ))))

	.dataa(\processor1|ControlUnit|alu [1]),
	.datab(\processor1|alu|Add1~20_combout ),
	.datac(\processor1|ControlUnit|alu [0]),
	.datad(\processor1|alu|Add0~20_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux11~0 .lut_mask = 16'hADA8;
defparam \processor1|alu|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N18
cycloneive_lcell_comb \processor1|alu|Mux11~1 (
// Equation(s):
// \processor1|alu|Mux11~1_combout  = (\processor1|ControlUnit|alu [0] & ((\processor1|alu|Mux11~0_combout  & (\processor1|AC|data_out [18])) # (!\processor1|alu|Mux11~0_combout  & ((\processor1|alu|Mult0|auto_generated|w153w [10]))))) # 
// (!\processor1|ControlUnit|alu [0] & (((\processor1|alu|Mux11~0_combout ))))

	.dataa(\processor1|AC|data_out [18]),
	.datab(\processor1|alu|Mult0|auto_generated|w153w [10]),
	.datac(\processor1|ControlUnit|alu [0]),
	.datad(\processor1|alu|Mux11~0_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux11~1 .lut_mask = 16'hAFC0;
defparam \processor1|alu|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N28
cycloneive_lcell_comb \processor1|alu|Mux11~2 (
// Equation(s):
// \processor1|alu|Mux11~2_combout  = (\processor1|ControlUnit|alu [2] & ((\processor1|AC|data_out [2]))) # (!\processor1|ControlUnit|alu [2] & (\processor1|alu|Mux11~1_combout ))

	.dataa(\processor1|alu|Mux11~1_combout ),
	.datab(\processor1|ControlUnit|alu [2]),
	.datac(gnd),
	.datad(\processor1|AC|data_out [2]),
	.cin(gnd),
	.combout(\processor1|alu|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux11~2 .lut_mask = 16'hEE22;
defparam \processor1|alu|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N30
cycloneive_lcell_comb \processor1|alu|C_out[10] (
// Equation(s):
// \processor1|alu|C_out [10] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux11~2_combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [10])))

	.dataa(\processor1|alu|Mux11~2_combout ),
	.datab(gnd),
	.datac(\processor1|alu|C_out [10]),
	.datad(\processor1|alu|Mux25~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processor1|alu|C_out [10]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[10] .lut_mask = 16'hAAF0;
defparam \processor1|alu|C_out[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N14
cycloneive_lcell_comb \processor1|AC|data_out~57 (
// Equation(s):
// \processor1|AC|data_out~57_combout  = (\processor1|alu|C_out [10] & !\processor1|ControlUnit|write_enable [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor1|alu|C_out [10]),
	.datad(\processor1|ControlUnit|write_enable [16]),
	.cin(gnd),
	.combout(\processor1|AC|data_out~57_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~57 .lut_mask = 16'h00F0;
defparam \processor1|AC|data_out~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N29
dffeas \processor1|AC|data_out[10] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[10]~55_combout ),
	.asdata(\processor1|AC|data_out~57_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[10] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N30
cycloneive_lcell_comb \processor1|AC|data_out[11]~58 (
// Equation(s):
// \processor1|AC|data_out[11]~58_combout  = (\processor1|AC|data_out [11] & (!\processor1|AC|data_out[10]~56 )) # (!\processor1|AC|data_out [11] & ((\processor1|AC|data_out[10]~56 ) # (GND)))
// \processor1|AC|data_out[11]~59  = CARRY((!\processor1|AC|data_out[10]~56 ) # (!\processor1|AC|data_out [11]))

	.dataa(\processor1|AC|data_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AC|data_out[10]~56 ),
	.combout(\processor1|AC|data_out[11]~58_combout ),
	.cout(\processor1|AC|data_out[11]~59 ));
// synopsys translate_off
defparam \processor1|AC|data_out[11]~58 .lut_mask = 16'h5A5F;
defparam \processor1|AC|data_out[11]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N14
cycloneive_lcell_comb \processor1|alu|Mux12~0 (
// Equation(s):
// \processor1|alu|Mux12~0_combout  = (\processor1|ControlUnit|alu [0] & (((\processor1|alu|Mult0|auto_generated|w153w [11]) # (\processor1|ControlUnit|alu [1])))) # (!\processor1|ControlUnit|alu [0] & (\processor1|alu|Add0~22_combout  & 
// ((!\processor1|ControlUnit|alu [1]))))

	.dataa(\processor1|ControlUnit|alu [0]),
	.datab(\processor1|alu|Add0~22_combout ),
	.datac(\processor1|alu|Mult0|auto_generated|w153w [11]),
	.datad(\processor1|ControlUnit|alu [1]),
	.cin(gnd),
	.combout(\processor1|alu|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux12~0 .lut_mask = 16'hAAE4;
defparam \processor1|alu|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N22
cycloneive_lcell_comb \processor1|alu|Mux12~1 (
// Equation(s):
// \processor1|alu|Mux12~1_combout  = (\processor1|alu|Mux12~0_combout  & ((\processor1|AC|data_out [19]) # ((!\processor1|ControlUnit|alu [1])))) # (!\processor1|alu|Mux12~0_combout  & (((\processor1|alu|Add1~22_combout  & \processor1|ControlUnit|alu 
// [1]))))

	.dataa(\processor1|AC|data_out [19]),
	.datab(\processor1|alu|Mux12~0_combout ),
	.datac(\processor1|alu|Add1~22_combout ),
	.datad(\processor1|ControlUnit|alu [1]),
	.cin(gnd),
	.combout(\processor1|alu|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux12~1 .lut_mask = 16'hB8CC;
defparam \processor1|alu|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N8
cycloneive_lcell_comb \processor1|alu|Mux12~2 (
// Equation(s):
// \processor1|alu|Mux12~2_combout  = (\processor1|ControlUnit|alu [2] & (\processor1|AC|data_out [3])) # (!\processor1|ControlUnit|alu [2] & ((\processor1|alu|Mux12~1_combout )))

	.dataa(\processor1|AC|data_out [3]),
	.datab(\processor1|ControlUnit|alu [2]),
	.datac(\processor1|alu|Mux12~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|alu|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux12~2 .lut_mask = 16'hB8B8;
defparam \processor1|alu|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N0
cycloneive_lcell_comb \processor1|alu|C_out[11] (
// Equation(s):
// \processor1|alu|C_out [11] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux12~2_combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [11])))

	.dataa(gnd),
	.datab(\processor1|alu|Mux12~2_combout ),
	.datac(\processor1|alu|Mux25~0clkctrl_outclk ),
	.datad(\processor1|alu|C_out [11]),
	.cin(gnd),
	.combout(\processor1|alu|C_out [11]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[11] .lut_mask = 16'hCFC0;
defparam \processor1|alu|C_out[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N30
cycloneive_lcell_comb \processor1|AC|data_out~60 (
// Equation(s):
// \processor1|AC|data_out~60_combout  = (!\processor1|ControlUnit|write_enable [16] & \processor1|alu|C_out [11])

	.dataa(\processor1|ControlUnit|write_enable [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor1|alu|C_out [11]),
	.cin(gnd),
	.combout(\processor1|AC|data_out~60_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~60 .lut_mask = 16'h5500;
defparam \processor1|AC|data_out~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N31
dffeas \processor1|AC|data_out[11] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[11]~58_combout ),
	.asdata(\processor1|AC|data_out~60_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[11] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N0
cycloneive_lcell_comb \processor1|AC|data_out[12]~61 (
// Equation(s):
// \processor1|AC|data_out[12]~61_combout  = (\processor1|AC|data_out [12] & (\processor1|AC|data_out[11]~59  $ (GND))) # (!\processor1|AC|data_out [12] & (!\processor1|AC|data_out[11]~59  & VCC))
// \processor1|AC|data_out[12]~62  = CARRY((\processor1|AC|data_out [12] & !\processor1|AC|data_out[11]~59 ))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AC|data_out[11]~59 ),
	.combout(\processor1|AC|data_out[12]~61_combout ),
	.cout(\processor1|AC|data_out[12]~62 ));
// synopsys translate_off
defparam \processor1|AC|data_out[12]~61 .lut_mask = 16'hC30C;
defparam \processor1|AC|data_out[12]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N8
cycloneive_lcell_comb \processor1|alu|Mux13~0 (
// Equation(s):
// \processor1|alu|Mux13~0_combout  = (\processor1|ControlUnit|alu [0] & ((\processor1|ControlUnit|alu [1] & (\processor1|AC|data_out [20])) # (!\processor1|ControlUnit|alu [1] & ((\processor1|alu|Mult0|auto_generated|w153w [12]))))) # 
// (!\processor1|ControlUnit|alu [0] & (((\processor1|ControlUnit|alu [1]))))

	.dataa(\processor1|ControlUnit|alu [0]),
	.datab(\processor1|AC|data_out [20]),
	.datac(\processor1|alu|Mult0|auto_generated|w153w [12]),
	.datad(\processor1|ControlUnit|alu [1]),
	.cin(gnd),
	.combout(\processor1|alu|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux13~0 .lut_mask = 16'hDDA0;
defparam \processor1|alu|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N10
cycloneive_lcell_comb \processor1|alu|Mux13~1 (
// Equation(s):
// \processor1|alu|Mux13~1_combout  = (\processor1|ControlUnit|alu [0] & (((\processor1|alu|Mux13~0_combout )))) # (!\processor1|ControlUnit|alu [0] & ((\processor1|alu|Mux13~0_combout  & ((\processor1|alu|Add1~24_combout ))) # 
// (!\processor1|alu|Mux13~0_combout  & (\processor1|alu|Add0~24_combout ))))

	.dataa(\processor1|ControlUnit|alu [0]),
	.datab(\processor1|alu|Add0~24_combout ),
	.datac(\processor1|alu|Mux13~0_combout ),
	.datad(\processor1|alu|Add1~24_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux13~1 .lut_mask = 16'hF4A4;
defparam \processor1|alu|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N4
cycloneive_lcell_comb \processor1|alu|Mux13~2 (
// Equation(s):
// \processor1|alu|Mux13~2_combout  = (\processor1|ControlUnit|alu [2] & ((\processor1|AC|data_out [4]))) # (!\processor1|ControlUnit|alu [2] & (\processor1|alu|Mux13~1_combout ))

	.dataa(\processor1|ControlUnit|alu [2]),
	.datab(\processor1|alu|Mux13~1_combout ),
	.datac(\processor1|AC|data_out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|alu|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux13~2 .lut_mask = 16'hE4E4;
defparam \processor1|alu|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N24
cycloneive_lcell_comb \processor1|alu|C_out[12] (
// Equation(s):
// \processor1|alu|C_out [12] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux13~2_combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [12])))

	.dataa(gnd),
	.datab(\processor1|alu|Mux13~2_combout ),
	.datac(\processor1|alu|Mux25~0clkctrl_outclk ),
	.datad(\processor1|alu|C_out [12]),
	.cin(gnd),
	.combout(\processor1|alu|C_out [12]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[12] .lut_mask = 16'hCFC0;
defparam \processor1|alu|C_out[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N16
cycloneive_lcell_comb \processor1|AC|data_out~63 (
// Equation(s):
// \processor1|AC|data_out~63_combout  = (\processor1|alu|C_out [12] & !\processor1|ControlUnit|write_enable [16])

	.dataa(gnd),
	.datab(\processor1|alu|C_out [12]),
	.datac(\processor1|ControlUnit|write_enable [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|AC|data_out~63_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~63 .lut_mask = 16'h0C0C;
defparam \processor1|AC|data_out~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N1
dffeas \processor1|AC|data_out[12] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[12]~61_combout ),
	.asdata(\processor1|AC|data_out~63_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[12] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N2
cycloneive_lcell_comb \processor1|AC|data_out[13]~64 (
// Equation(s):
// \processor1|AC|data_out[13]~64_combout  = (\processor1|AC|data_out [13] & (!\processor1|AC|data_out[12]~62 )) # (!\processor1|AC|data_out [13] & ((\processor1|AC|data_out[12]~62 ) # (GND)))
// \processor1|AC|data_out[13]~65  = CARRY((!\processor1|AC|data_out[12]~62 ) # (!\processor1|AC|data_out [13]))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AC|data_out[12]~62 ),
	.combout(\processor1|AC|data_out[13]~64_combout ),
	.cout(\processor1|AC|data_out[13]~65 ));
// synopsys translate_off
defparam \processor1|AC|data_out[13]~64 .lut_mask = 16'h3C3F;
defparam \processor1|AC|data_out[13]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N12
cycloneive_lcell_comb \processor1|alu|Mux14~0 (
// Equation(s):
// \processor1|alu|Mux14~0_combout  = (\processor1|ControlUnit|alu [1] & (((\processor1|ControlUnit|alu [0])))) # (!\processor1|ControlUnit|alu [1] & ((\processor1|ControlUnit|alu [0] & ((\processor1|alu|Mult0|auto_generated|w153w [13]))) # 
// (!\processor1|ControlUnit|alu [0] & (\processor1|alu|Add0~26_combout ))))

	.dataa(\processor1|ControlUnit|alu [1]),
	.datab(\processor1|alu|Add0~26_combout ),
	.datac(\processor1|alu|Mult0|auto_generated|w153w [13]),
	.datad(\processor1|ControlUnit|alu [0]),
	.cin(gnd),
	.combout(\processor1|alu|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux14~0 .lut_mask = 16'hFA44;
defparam \processor1|alu|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N30
cycloneive_lcell_comb \processor1|alu|Mux14~1 (
// Equation(s):
// \processor1|alu|Mux14~1_combout  = (\processor1|ControlUnit|alu [1] & ((\processor1|alu|Mux14~0_combout  & (\processor1|AC|data_out [21])) # (!\processor1|alu|Mux14~0_combout  & ((\processor1|alu|Add1~26_combout ))))) # (!\processor1|ControlUnit|alu [1] & 
// (((\processor1|alu|Mux14~0_combout ))))

	.dataa(\processor1|ControlUnit|alu [1]),
	.datab(\processor1|AC|data_out [21]),
	.datac(\processor1|alu|Add1~26_combout ),
	.datad(\processor1|alu|Mux14~0_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux14~1 .lut_mask = 16'hDDA0;
defparam \processor1|alu|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N2
cycloneive_lcell_comb \processor1|alu|Mux14~2 (
// Equation(s):
// \processor1|alu|Mux14~2_combout  = (\processor1|ControlUnit|alu [2] & (\processor1|AC|data_out [5])) # (!\processor1|ControlUnit|alu [2] & ((\processor1|alu|Mux14~1_combout )))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|alu [2]),
	.datac(\processor1|AC|data_out [5]),
	.datad(\processor1|alu|Mux14~1_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux14~2 .lut_mask = 16'hF3C0;
defparam \processor1|alu|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N18
cycloneive_lcell_comb \processor1|alu|C_out[13] (
// Equation(s):
// \processor1|alu|C_out [13] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux14~2_combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [13])))

	.dataa(gnd),
	.datab(\processor1|alu|Mux14~2_combout ),
	.datac(\processor1|alu|Mux25~0clkctrl_outclk ),
	.datad(\processor1|alu|C_out [13]),
	.cin(gnd),
	.combout(\processor1|alu|C_out [13]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[13] .lut_mask = 16'hCFC0;
defparam \processor1|alu|C_out[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N16
cycloneive_lcell_comb \processor1|AC|data_out~66 (
// Equation(s):
// \processor1|AC|data_out~66_combout  = (!\processor1|ControlUnit|write_enable [16] & \processor1|alu|C_out [13])

	.dataa(\processor1|ControlUnit|write_enable [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor1|alu|C_out [13]),
	.cin(gnd),
	.combout(\processor1|AC|data_out~66_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~66 .lut_mask = 16'h5500;
defparam \processor1|AC|data_out~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N3
dffeas \processor1|AC|data_out[13] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[13]~64_combout ),
	.asdata(\processor1|AC|data_out~66_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[13] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N4
cycloneive_lcell_comb \processor1|AC|data_out[14]~67 (
// Equation(s):
// \processor1|AC|data_out[14]~67_combout  = (\processor1|AC|data_out [14] & (\processor1|AC|data_out[13]~65  $ (GND))) # (!\processor1|AC|data_out [14] & (!\processor1|AC|data_out[13]~65  & VCC))
// \processor1|AC|data_out[14]~68  = CARRY((\processor1|AC|data_out [14] & !\processor1|AC|data_out[13]~65 ))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AC|data_out[13]~65 ),
	.combout(\processor1|AC|data_out[14]~67_combout ),
	.cout(\processor1|AC|data_out[14]~68 ));
// synopsys translate_off
defparam \processor1|AC|data_out[14]~67 .lut_mask = 16'hC30C;
defparam \processor1|AC|data_out[14]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N0
cycloneive_lcell_comb \processor1|alu|Mux15~0 (
// Equation(s):
// \processor1|alu|Mux15~0_combout  = (\processor1|ControlUnit|alu [0] & (((\processor1|ControlUnit|alu [1])))) # (!\processor1|ControlUnit|alu [0] & ((\processor1|ControlUnit|alu [1] & (\processor1|alu|Add1~28_combout )) # (!\processor1|ControlUnit|alu [1] 
// & ((\processor1|alu|Add0~28_combout )))))

	.dataa(\processor1|ControlUnit|alu [0]),
	.datab(\processor1|alu|Add1~28_combout ),
	.datac(\processor1|ControlUnit|alu [1]),
	.datad(\processor1|alu|Add0~28_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux15~0 .lut_mask = 16'hE5E0;
defparam \processor1|alu|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N18
cycloneive_lcell_comb \processor1|alu|Mux15~1 (
// Equation(s):
// \processor1|alu|Mux15~1_combout  = (\processor1|ControlUnit|alu [0] & ((\processor1|alu|Mux15~0_combout  & (\processor1|AC|data_out [22])) # (!\processor1|alu|Mux15~0_combout  & ((\processor1|alu|Mult0|auto_generated|w153w [14]))))) # 
// (!\processor1|ControlUnit|alu [0] & (\processor1|alu|Mux15~0_combout ))

	.dataa(\processor1|ControlUnit|alu [0]),
	.datab(\processor1|alu|Mux15~0_combout ),
	.datac(\processor1|AC|data_out [22]),
	.datad(\processor1|alu|Mult0|auto_generated|w153w [14]),
	.cin(gnd),
	.combout(\processor1|alu|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux15~1 .lut_mask = 16'hE6C4;
defparam \processor1|alu|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N14
cycloneive_lcell_comb \processor1|alu|Mux15~2 (
// Equation(s):
// \processor1|alu|Mux15~2_combout  = (\processor1|ControlUnit|alu [2] & (\processor1|AC|data_out [6])) # (!\processor1|ControlUnit|alu [2] & ((\processor1|alu|Mux15~1_combout )))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [6]),
	.datac(\processor1|ControlUnit|alu [2]),
	.datad(\processor1|alu|Mux15~1_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux15~2 .lut_mask = 16'hCFC0;
defparam \processor1|alu|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N10
cycloneive_lcell_comb \processor1|alu|C_out[14] (
// Equation(s):
// \processor1|alu|C_out [14] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux15~2_combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [14])))

	.dataa(gnd),
	.datab(\processor1|alu|Mux15~2_combout ),
	.datac(\processor1|alu|Mux25~0clkctrl_outclk ),
	.datad(\processor1|alu|C_out [14]),
	.cin(gnd),
	.combout(\processor1|alu|C_out [14]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[14] .lut_mask = 16'hCFC0;
defparam \processor1|alu|C_out[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N26
cycloneive_lcell_comb \processor1|AC|data_out~69 (
// Equation(s):
// \processor1|AC|data_out~69_combout  = (\processor1|alu|C_out [14] & !\processor1|ControlUnit|write_enable [16])

	.dataa(\processor1|alu|C_out [14]),
	.datab(gnd),
	.datac(\processor1|ControlUnit|write_enable [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|AC|data_out~69_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~69 .lut_mask = 16'h0A0A;
defparam \processor1|AC|data_out~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N5
dffeas \processor1|AC|data_out[14] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[14]~67_combout ),
	.asdata(\processor1|AC|data_out~69_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[14] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N6
cycloneive_lcell_comb \processor1|AC|data_out[15]~70 (
// Equation(s):
// \processor1|AC|data_out[15]~70_combout  = (\processor1|AC|data_out [15] & (!\processor1|AC|data_out[14]~68 )) # (!\processor1|AC|data_out [15] & ((\processor1|AC|data_out[14]~68 ) # (GND)))
// \processor1|AC|data_out[15]~71  = CARRY((!\processor1|AC|data_out[14]~68 ) # (!\processor1|AC|data_out [15]))

	.dataa(\processor1|AC|data_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AC|data_out[14]~68 ),
	.combout(\processor1|AC|data_out[15]~70_combout ),
	.cout(\processor1|AC|data_out[15]~71 ));
// synopsys translate_off
defparam \processor1|AC|data_out[15]~70 .lut_mask = 16'h5A5F;
defparam \processor1|AC|data_out[15]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N20
cycloneive_lcell_comb \processor1|alu|Mux16~0 (
// Equation(s):
// \processor1|alu|Mux16~0_combout  = (\processor1|ControlUnit|alu [0] & (((\processor1|ControlUnit|alu [1]) # (\processor1|alu|Mult0|auto_generated|w153w [15])))) # (!\processor1|ControlUnit|alu [0] & (\processor1|alu|Add0~30_combout  & 
// (!\processor1|ControlUnit|alu [1])))

	.dataa(\processor1|ControlUnit|alu [0]),
	.datab(\processor1|alu|Add0~30_combout ),
	.datac(\processor1|ControlUnit|alu [1]),
	.datad(\processor1|alu|Mult0|auto_generated|w153w [15]),
	.cin(gnd),
	.combout(\processor1|alu|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux16~0 .lut_mask = 16'hAEA4;
defparam \processor1|alu|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N22
cycloneive_lcell_comb \processor1|alu|Mux16~1 (
// Equation(s):
// \processor1|alu|Mux16~1_combout  = (\processor1|ControlUnit|alu [1] & ((\processor1|alu|Mux16~0_combout  & (\processor1|AC|data_out [23])) # (!\processor1|alu|Mux16~0_combout  & ((\processor1|alu|Add1~30_combout ))))) # (!\processor1|ControlUnit|alu [1] & 
// (((\processor1|alu|Mux16~0_combout ))))

	.dataa(\processor1|ControlUnit|alu [1]),
	.datab(\processor1|AC|data_out [23]),
	.datac(\processor1|alu|Add1~30_combout ),
	.datad(\processor1|alu|Mux16~0_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux16~1 .lut_mask = 16'hDDA0;
defparam \processor1|alu|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N4
cycloneive_lcell_comb \processor1|alu|Mux16~2 (
// Equation(s):
// \processor1|alu|Mux16~2_combout  = (\processor1|ControlUnit|alu [2] & (\processor1|AC|data_out [7])) # (!\processor1|ControlUnit|alu [2] & ((\processor1|alu|Mux16~1_combout )))

	.dataa(\processor1|AC|data_out [7]),
	.datab(gnd),
	.datac(\processor1|ControlUnit|alu [2]),
	.datad(\processor1|alu|Mux16~1_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux16~2 .lut_mask = 16'hAFA0;
defparam \processor1|alu|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N28
cycloneive_lcell_comb \processor1|alu|C_out[15] (
// Equation(s):
// \processor1|alu|C_out [15] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux16~2_combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [15])))

	.dataa(gnd),
	.datab(\processor1|alu|Mux25~0clkctrl_outclk ),
	.datac(\processor1|alu|Mux16~2_combout ),
	.datad(\processor1|alu|C_out [15]),
	.cin(gnd),
	.combout(\processor1|alu|C_out [15]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[15] .lut_mask = 16'hF3C0;
defparam \processor1|alu|C_out[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N26
cycloneive_lcell_comb \processor1|AC|data_out~72 (
// Equation(s):
// \processor1|AC|data_out~72_combout  = (!\processor1|ControlUnit|write_enable [16] & \processor1|alu|C_out [15])

	.dataa(\processor1|ControlUnit|write_enable [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor1|alu|C_out [15]),
	.cin(gnd),
	.combout(\processor1|AC|data_out~72_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~72 .lut_mask = 16'h5500;
defparam \processor1|AC|data_out~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N7
dffeas \processor1|AC|data_out[15] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[15]~70_combout ),
	.asdata(\processor1|AC|data_out~72_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[15] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N16
cycloneive_lcell_comb \processor1|alu|Mux17~0 (
// Equation(s):
// \processor1|alu|Mux17~0_combout  = (\processor1|alu|Mux24~1_combout  & ((\processor1|alu|Mux24~2_combout  & (\processor1|AC|data_out [8])) # (!\processor1|alu|Mux24~2_combout  & ((\processor1|alu|Add1~32_combout ))))) # (!\processor1|alu|Mux24~1_combout  
// & (((\processor1|alu|Mux24~2_combout ))))

	.dataa(\processor1|alu|Mux24~1_combout ),
	.datab(\processor1|AC|data_out [8]),
	.datac(\processor1|alu|Add1~32_combout ),
	.datad(\processor1|alu|Mux24~2_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux17~0 .lut_mask = 16'hDDA0;
defparam \processor1|alu|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N18
cycloneive_lcell_comb \processor1|alu|Mux17 (
// Equation(s):
// \processor1|alu|Mux17~combout  = (\processor1|alu|Mux24~0_combout  & (\processor1|alu|Mux17~0_combout )) # (!\processor1|alu|Mux24~0_combout  & ((\processor1|alu|Mux17~0_combout  & ((\processor1|alu|Mult0|auto_generated|w153w [16]))) # 
// (!\processor1|alu|Mux17~0_combout  & (\processor1|alu|Add0~32_combout ))))

	.dataa(\processor1|alu|Mux24~0_combout ),
	.datab(\processor1|alu|Mux17~0_combout ),
	.datac(\processor1|alu|Add0~32_combout ),
	.datad(\processor1|alu|Mult0|auto_generated|w153w [16]),
	.cin(gnd),
	.combout(\processor1|alu|Mux17~combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux17 .lut_mask = 16'hDC98;
defparam \processor1|alu|Mux17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N28
cycloneive_lcell_comb \processor1|alu|C_out[16] (
// Equation(s):
// \processor1|alu|C_out [16] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux17~combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [16])))

	.dataa(gnd),
	.datab(\processor1|alu|Mux17~combout ),
	.datac(\processor1|alu|Mux25~0clkctrl_outclk ),
	.datad(\processor1|alu|C_out [16]),
	.cin(gnd),
	.combout(\processor1|alu|C_out [16]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[16] .lut_mask = 16'hCFC0;
defparam \processor1|alu|C_out[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N4
cycloneive_lcell_comb \processor1|AC|data_out~75 (
// Equation(s):
// \processor1|AC|data_out~75_combout  = (\processor1|alu|C_out [16] & !\processor1|ControlUnit|write_enable [16])

	.dataa(gnd),
	.datab(\processor1|alu|C_out [16]),
	.datac(\processor1|ControlUnit|write_enable [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|AC|data_out~75_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~75 .lut_mask = 16'h0C0C;
defparam \processor1|AC|data_out~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N9
dffeas \processor1|AC|data_out[16] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[16]~73_combout ),
	.asdata(\processor1|AC|data_out~75_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[16] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N8
cycloneive_lcell_comb \processor1|alu|Mux9~0 (
// Equation(s):
// \processor1|alu|Mux9~0_combout  = (\processor1|ControlUnit|alu [1] & (((\processor1|ControlUnit|alu [0]) # (\processor1|alu|Add1~16_combout )))) # (!\processor1|ControlUnit|alu [1] & (\processor1|alu|Add0~16_combout  & (!\processor1|ControlUnit|alu [0])))

	.dataa(\processor1|ControlUnit|alu [1]),
	.datab(\processor1|alu|Add0~16_combout ),
	.datac(\processor1|ControlUnit|alu [0]),
	.datad(\processor1|alu|Add1~16_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux9~0 .lut_mask = 16'hAEA4;
defparam \processor1|alu|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N2
cycloneive_lcell_comb \processor1|alu|Mux9~1 (
// Equation(s):
// \processor1|alu|Mux9~1_combout  = (\processor1|alu|Mux9~0_combout  & ((\processor1|AC|data_out [16]) # ((!\processor1|ControlUnit|alu [0])))) # (!\processor1|alu|Mux9~0_combout  & (((\processor1|ControlUnit|alu [0] & 
// \processor1|alu|Mult0|auto_generated|w153w [8]))))

	.dataa(\processor1|AC|data_out [16]),
	.datab(\processor1|alu|Mux9~0_combout ),
	.datac(\processor1|ControlUnit|alu [0]),
	.datad(\processor1|alu|Mult0|auto_generated|w153w [8]),
	.cin(gnd),
	.combout(\processor1|alu|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux9~1 .lut_mask = 16'hBC8C;
defparam \processor1|alu|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N20
cycloneive_lcell_comb \processor1|alu|Mux9~2 (
// Equation(s):
// \processor1|alu|Mux9~2_combout  = (\processor1|ControlUnit|alu [2] & (\processor1|AC|data_out [0])) # (!\processor1|ControlUnit|alu [2] & ((\processor1|alu|Mux9~1_combout )))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|alu [2]),
	.datac(\processor1|AC|data_out [0]),
	.datad(\processor1|alu|Mux9~1_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux9~2 .lut_mask = 16'hF3C0;
defparam \processor1|alu|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N28
cycloneive_lcell_comb \processor1|alu|C_out[8] (
// Equation(s):
// \processor1|alu|C_out [8] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux9~2_combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [8])))

	.dataa(gnd),
	.datab(\processor1|alu|Mux9~2_combout ),
	.datac(\processor1|alu|Mux25~0clkctrl_outclk ),
	.datad(\processor1|alu|C_out [8]),
	.cin(gnd),
	.combout(\processor1|alu|C_out [8]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[8] .lut_mask = 16'hCFC0;
defparam \processor1|alu|C_out[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N6
cycloneive_lcell_comb \processor1|AC|data_out~51 (
// Equation(s):
// \processor1|AC|data_out~51_combout  = (\processor1|alu|C_out [8] & !\processor1|ControlUnit|write_enable [16])

	.dataa(gnd),
	.datab(\processor1|alu|C_out [8]),
	.datac(gnd),
	.datad(\processor1|ControlUnit|write_enable [16]),
	.cin(gnd),
	.combout(\processor1|AC|data_out~51_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~51 .lut_mask = 16'h00CC;
defparam \processor1|AC|data_out~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N25
dffeas \processor1|AC|data_out[8] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[8]~49_combout ),
	.asdata(\processor1|AC|data_out~51_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[8] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N18
cycloneive_lcell_comb \processor1|alu|Mux1~1 (
// Equation(s):
// \processor1|alu|Mux1~1_combout  = (\processor1|ControlUnit|alu [0] & ((\processor1|alu|Mux1~0_combout  & ((\processor1|AC|data_out [8]))) # (!\processor1|alu|Mux1~0_combout  & (\processor1|alu|Mult0|auto_generated|w153w [0])))) # 
// (!\processor1|ControlUnit|alu [0] & (\processor1|alu|Mux1~0_combout ))

	.dataa(\processor1|ControlUnit|alu [0]),
	.datab(\processor1|alu|Mux1~0_combout ),
	.datac(\processor1|alu|Mult0|auto_generated|w153w [0]),
	.datad(\processor1|AC|data_out [8]),
	.cin(gnd),
	.combout(\processor1|alu|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux1~1 .lut_mask = 16'hEC64;
defparam \processor1|alu|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N24
cycloneive_lcell_comb \processor1|alu|Mux1~2 (
// Equation(s):
// \processor1|alu|Mux1~2_combout  = (!\processor1|ControlUnit|alu [2] & \processor1|alu|Mux1~1_combout )

	.dataa(gnd),
	.datab(\processor1|ControlUnit|alu [2]),
	.datac(gnd),
	.datad(\processor1|alu|Mux1~1_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux1~2 .lut_mask = 16'h3300;
defparam \processor1|alu|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N0
cycloneive_lcell_comb \processor1|alu|C_out[0] (
// Equation(s):
// \processor1|alu|C_out [0] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux1~2_combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [0])))

	.dataa(gnd),
	.datab(\processor1|alu|Mux1~2_combout ),
	.datac(\processor1|alu|Mux25~0clkctrl_outclk ),
	.datad(\processor1|alu|C_out [0]),
	.cin(gnd),
	.combout(\processor1|alu|C_out [0]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[0] .lut_mask = 16'hCFC0;
defparam \processor1|alu|C_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N16
cycloneive_lcell_comb \processor1|AC|data_out~26 (
// Equation(s):
// \processor1|AC|data_out~26_combout  = (\processor1|ControlUnit|write_enable [16] & (\processor1|bus1|Mux23~11_combout  & ((\processor1|bus1|Mux23~14_combout )))) # (!\processor1|ControlUnit|write_enable [16] & (((\processor1|alu|C_out [0]))))

	.dataa(\processor1|bus1|Mux23~11_combout ),
	.datab(\processor1|alu|C_out [0]),
	.datac(\processor1|ControlUnit|write_enable [16]),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|AC|data_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~26 .lut_mask = 16'hAC0C;
defparam \processor1|AC|data_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N9
dffeas \processor1|AC|data_out[0] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[0]~24_combout ),
	.asdata(\processor1|AC|data_out~26_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[0] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N10
cycloneive_lcell_comb \processor1|AC|data_out[1]~28 (
// Equation(s):
// \processor1|AC|data_out[1]~28_combout  = (\processor1|AC|data_out [1] & (!\processor1|AC|data_out[0]~25 )) # (!\processor1|AC|data_out [1] & ((\processor1|AC|data_out[0]~25 ) # (GND)))
// \processor1|AC|data_out[1]~29  = CARRY((!\processor1|AC|data_out[0]~25 ) # (!\processor1|AC|data_out [1]))

	.dataa(\processor1|AC|data_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AC|data_out[0]~25 ),
	.combout(\processor1|AC|data_out[1]~28_combout ),
	.cout(\processor1|AC|data_out[1]~29 ));
// synopsys translate_off
defparam \processor1|AC|data_out[1]~28 .lut_mask = 16'h5A5F;
defparam \processor1|AC|data_out[1]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N16
cycloneive_lcell_comb \processor1|alu|Mux2~0 (
// Equation(s):
// \processor1|alu|Mux2~0_combout  = (\processor1|ControlUnit|alu [0] & ((\processor1|alu|Mult0|auto_generated|w153w [1]) # ((\processor1|ControlUnit|alu [1])))) # (!\processor1|ControlUnit|alu [0] & (((\processor1|alu|Add0~2_combout  & 
// !\processor1|ControlUnit|alu [1]))))

	.dataa(\processor1|ControlUnit|alu [0]),
	.datab(\processor1|alu|Mult0|auto_generated|w153w [1]),
	.datac(\processor1|alu|Add0~2_combout ),
	.datad(\processor1|ControlUnit|alu [1]),
	.cin(gnd),
	.combout(\processor1|alu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux2~0 .lut_mask = 16'hAAD8;
defparam \processor1|alu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N24
cycloneive_lcell_comb \processor1|alu|Mux2~1 (
// Equation(s):
// \processor1|alu|Mux2~1_combout  = (\processor1|ControlUnit|alu [1] & ((\processor1|alu|Mux2~0_combout  & ((\processor1|AC|data_out [9]))) # (!\processor1|alu|Mux2~0_combout  & (\processor1|alu|Add1~2_combout )))) # (!\processor1|ControlUnit|alu [1] & 
// (((\processor1|alu|Mux2~0_combout ))))

	.dataa(\processor1|alu|Add1~2_combout ),
	.datab(\processor1|ControlUnit|alu [1]),
	.datac(\processor1|AC|data_out [9]),
	.datad(\processor1|alu|Mux2~0_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux2~1 .lut_mask = 16'hF388;
defparam \processor1|alu|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N2
cycloneive_lcell_comb \processor1|alu|Mux2~2 (
// Equation(s):
// \processor1|alu|Mux2~2_combout  = (!\processor1|ControlUnit|alu [2] & \processor1|alu|Mux2~1_combout )

	.dataa(gnd),
	.datab(\processor1|ControlUnit|alu [2]),
	.datac(gnd),
	.datad(\processor1|alu|Mux2~1_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux2~2 .lut_mask = 16'h3300;
defparam \processor1|alu|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N30
cycloneive_lcell_comb \processor1|alu|C_out[1] (
// Equation(s):
// \processor1|alu|C_out [1] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux2~2_combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [1])))

	.dataa(gnd),
	.datab(\processor1|alu|Mux2~2_combout ),
	.datac(\processor1|alu|C_out [1]),
	.datad(\processor1|alu|Mux25~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processor1|alu|C_out [1]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[1] .lut_mask = 16'hCCF0;
defparam \processor1|alu|C_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N10
cycloneive_lcell_comb \processor1|AC|data_out~30 (
// Equation(s):
// \processor1|AC|data_out~30_combout  = (\processor1|ControlUnit|write_enable [16] & (\processor1|bus1|Mux23~14_combout  & ((\processor1|bus1|Mux22~7_combout )))) # (!\processor1|ControlUnit|write_enable [16] & (((\processor1|alu|C_out [1]))))

	.dataa(\processor1|ControlUnit|write_enable [16]),
	.datab(\processor1|bus1|Mux23~14_combout ),
	.datac(\processor1|alu|C_out [1]),
	.datad(\processor1|bus1|Mux22~7_combout ),
	.cin(gnd),
	.combout(\processor1|AC|data_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~30 .lut_mask = 16'hD850;
defparam \processor1|AC|data_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N11
dffeas \processor1|AC|data_out[1] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[1]~28_combout ),
	.asdata(\processor1|AC|data_out~30_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[1] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N12
cycloneive_lcell_comb \processor1|AC|data_out[2]~31 (
// Equation(s):
// \processor1|AC|data_out[2]~31_combout  = (\processor1|AC|data_out [2] & (\processor1|AC|data_out[1]~29  $ (GND))) # (!\processor1|AC|data_out [2] & (!\processor1|AC|data_out[1]~29  & VCC))
// \processor1|AC|data_out[2]~32  = CARRY((\processor1|AC|data_out [2] & !\processor1|AC|data_out[1]~29 ))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AC|data_out[1]~29 ),
	.combout(\processor1|AC|data_out[2]~31_combout ),
	.cout(\processor1|AC|data_out[2]~32 ));
// synopsys translate_off
defparam \processor1|AC|data_out[2]~31 .lut_mask = 16'hC30C;
defparam \processor1|AC|data_out[2]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N24
cycloneive_lcell_comb \processor1|alu|Mux3~0 (
// Equation(s):
// \processor1|alu|Mux3~0_combout  = (\processor1|ControlUnit|alu [0] & ((\processor1|ControlUnit|alu [1]) # ((\processor1|alu|Mult0|auto_generated|w153w [2])))) # (!\processor1|ControlUnit|alu [0] & (!\processor1|ControlUnit|alu [1] & 
// (\processor1|alu|Add0~4_combout )))

	.dataa(\processor1|ControlUnit|alu [0]),
	.datab(\processor1|ControlUnit|alu [1]),
	.datac(\processor1|alu|Add0~4_combout ),
	.datad(\processor1|alu|Mult0|auto_generated|w153w [2]),
	.cin(gnd),
	.combout(\processor1|alu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux3~0 .lut_mask = 16'hBA98;
defparam \processor1|alu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N26
cycloneive_lcell_comb \processor1|alu|Mux3~1 (
// Equation(s):
// \processor1|alu|Mux3~1_combout  = (\processor1|ControlUnit|alu [1] & ((\processor1|alu|Mux3~0_combout  & ((\processor1|AC|data_out [10]))) # (!\processor1|alu|Mux3~0_combout  & (\processor1|alu|Add1~4_combout )))) # (!\processor1|ControlUnit|alu [1] & 
// (((\processor1|alu|Mux3~0_combout ))))

	.dataa(\processor1|alu|Add1~4_combout ),
	.datab(\processor1|AC|data_out [10]),
	.datac(\processor1|ControlUnit|alu [1]),
	.datad(\processor1|alu|Mux3~0_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux3~1 .lut_mask = 16'hCFA0;
defparam \processor1|alu|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N12
cycloneive_lcell_comb \processor1|alu|Mux3~2 (
// Equation(s):
// \processor1|alu|Mux3~2_combout  = (!\processor1|ControlUnit|alu [2] & \processor1|alu|Mux3~1_combout )

	.dataa(gnd),
	.datab(\processor1|ControlUnit|alu [2]),
	.datac(\processor1|alu|Mux3~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|alu|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux3~2 .lut_mask = 16'h3030;
defparam \processor1|alu|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N6
cycloneive_lcell_comb \processor1|alu|C_out[2] (
// Equation(s):
// \processor1|alu|C_out [2] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux3~2_combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [2])))

	.dataa(\processor1|alu|Mux3~2_combout ),
	.datab(gnd),
	.datac(\processor1|alu|Mux25~0clkctrl_outclk ),
	.datad(\processor1|alu|C_out [2]),
	.cin(gnd),
	.combout(\processor1|alu|C_out [2]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[2] .lut_mask = 16'hAFA0;
defparam \processor1|alu|C_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N20
cycloneive_lcell_comb \processor1|AC|data_out~33 (
// Equation(s):
// \processor1|AC|data_out~33_combout  = (\processor1|ControlUnit|write_enable [16] & (\processor1|bus1|Mux23~14_combout  & (\processor1|bus1|Mux21~7_combout ))) # (!\processor1|ControlUnit|write_enable [16] & (((\processor1|alu|C_out [2]))))

	.dataa(\processor1|ControlUnit|write_enable [16]),
	.datab(\processor1|bus1|Mux23~14_combout ),
	.datac(\processor1|bus1|Mux21~7_combout ),
	.datad(\processor1|alu|C_out [2]),
	.cin(gnd),
	.combout(\processor1|AC|data_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~33 .lut_mask = 16'hD580;
defparam \processor1|AC|data_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N13
dffeas \processor1|AC|data_out[2] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[2]~31_combout ),
	.asdata(\processor1|AC|data_out~33_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[2] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N14
cycloneive_lcell_comb \processor1|AC|data_out[3]~34 (
// Equation(s):
// \processor1|AC|data_out[3]~34_combout  = (\processor1|AC|data_out [3] & (!\processor1|AC|data_out[2]~32 )) # (!\processor1|AC|data_out [3] & ((\processor1|AC|data_out[2]~32 ) # (GND)))
// \processor1|AC|data_out[3]~35  = CARRY((!\processor1|AC|data_out[2]~32 ) # (!\processor1|AC|data_out [3]))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AC|data_out[2]~32 ),
	.combout(\processor1|AC|data_out[3]~34_combout ),
	.cout(\processor1|AC|data_out[3]~35 ));
// synopsys translate_off
defparam \processor1|AC|data_out[3]~34 .lut_mask = 16'h3C3F;
defparam \processor1|AC|data_out[3]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N24
cycloneive_lcell_comb \processor1|alu|Mux4~0 (
// Equation(s):
// \processor1|alu|Mux4~0_combout  = (\processor1|ControlUnit|alu [1] & ((\processor1|alu|Add1~6_combout ) # ((\processor1|ControlUnit|alu [0])))) # (!\processor1|ControlUnit|alu [1] & (((!\processor1|ControlUnit|alu [0] & \processor1|alu|Add0~6_combout ))))

	.dataa(\processor1|ControlUnit|alu [1]),
	.datab(\processor1|alu|Add1~6_combout ),
	.datac(\processor1|ControlUnit|alu [0]),
	.datad(\processor1|alu|Add0~6_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux4~0 .lut_mask = 16'hADA8;
defparam \processor1|alu|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N10
cycloneive_lcell_comb \processor1|alu|Mux4~1 (
// Equation(s):
// \processor1|alu|Mux4~1_combout  = (\processor1|ControlUnit|alu [0] & ((\processor1|alu|Mux4~0_combout  & (\processor1|AC|data_out [11])) # (!\processor1|alu|Mux4~0_combout  & ((\processor1|alu|Mult0|auto_generated|w153w [3]))))) # 
// (!\processor1|ControlUnit|alu [0] & (((\processor1|alu|Mux4~0_combout ))))

	.dataa(\processor1|AC|data_out [11]),
	.datab(\processor1|ControlUnit|alu [0]),
	.datac(\processor1|alu|Mult0|auto_generated|w153w [3]),
	.datad(\processor1|alu|Mux4~0_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux4~1 .lut_mask = 16'hBBC0;
defparam \processor1|alu|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N12
cycloneive_lcell_comb \processor1|alu|Mux4~2 (
// Equation(s):
// \processor1|alu|Mux4~2_combout  = (!\processor1|ControlUnit|alu [2] & \processor1|alu|Mux4~1_combout )

	.dataa(gnd),
	.datab(\processor1|ControlUnit|alu [2]),
	.datac(gnd),
	.datad(\processor1|alu|Mux4~1_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux4~2 .lut_mask = 16'h3300;
defparam \processor1|alu|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N0
cycloneive_lcell_comb \processor1|alu|C_out[3] (
// Equation(s):
// \processor1|alu|C_out [3] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux4~2_combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [3])))

	.dataa(\processor1|alu|Mux4~2_combout ),
	.datab(gnd),
	.datac(\processor1|alu|Mux25~0clkctrl_outclk ),
	.datad(\processor1|alu|C_out [3]),
	.cin(gnd),
	.combout(\processor1|alu|C_out [3]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[3] .lut_mask = 16'hAFA0;
defparam \processor1|alu|C_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N26
cycloneive_lcell_comb \processor1|AC|data_out~36 (
// Equation(s):
// \processor1|AC|data_out~36_combout  = (\processor1|ControlUnit|write_enable [16] & (\processor1|bus1|Mux20~7_combout  & ((\processor1|bus1|Mux23~14_combout )))) # (!\processor1|ControlUnit|write_enable [16] & (((\processor1|alu|C_out [3]))))

	.dataa(\processor1|bus1|Mux20~7_combout ),
	.datab(\processor1|alu|C_out [3]),
	.datac(\processor1|ControlUnit|write_enable [16]),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|AC|data_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~36 .lut_mask = 16'hAC0C;
defparam \processor1|AC|data_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N15
dffeas \processor1|AC|data_out[3] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[3]~34_combout ),
	.asdata(\processor1|AC|data_out~36_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[3] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N16
cycloneive_lcell_comb \processor1|AC|data_out[4]~37 (
// Equation(s):
// \processor1|AC|data_out[4]~37_combout  = (\processor1|AC|data_out [4] & (\processor1|AC|data_out[3]~35  $ (GND))) # (!\processor1|AC|data_out [4] & (!\processor1|AC|data_out[3]~35  & VCC))
// \processor1|AC|data_out[4]~38  = CARRY((\processor1|AC|data_out [4] & !\processor1|AC|data_out[3]~35 ))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AC|data_out[3]~35 ),
	.combout(\processor1|AC|data_out[4]~37_combout ),
	.cout(\processor1|AC|data_out[4]~38 ));
// synopsys translate_off
defparam \processor1|AC|data_out[4]~37 .lut_mask = 16'hC30C;
defparam \processor1|AC|data_out[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N22
cycloneive_lcell_comb \processor1|alu|Mux5~0 (
// Equation(s):
// \processor1|alu|Mux5~0_combout  = (\processor1|ControlUnit|alu [1] & (\processor1|ControlUnit|alu [0])) # (!\processor1|ControlUnit|alu [1] & ((\processor1|ControlUnit|alu [0] & (\processor1|alu|Mult0|auto_generated|w153w [4])) # 
// (!\processor1|ControlUnit|alu [0] & ((\processor1|alu|Add0~8_combout )))))

	.dataa(\processor1|ControlUnit|alu [1]),
	.datab(\processor1|ControlUnit|alu [0]),
	.datac(\processor1|alu|Mult0|auto_generated|w153w [4]),
	.datad(\processor1|alu|Add0~8_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux5~0 .lut_mask = 16'hD9C8;
defparam \processor1|alu|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N8
cycloneive_lcell_comb \processor1|alu|Mux5~1 (
// Equation(s):
// \processor1|alu|Mux5~1_combout  = (\processor1|ControlUnit|alu [1] & ((\processor1|alu|Mux5~0_combout  & (\processor1|AC|data_out [12])) # (!\processor1|alu|Mux5~0_combout  & ((\processor1|alu|Add1~8_combout ))))) # (!\processor1|ControlUnit|alu [1] & 
// (((\processor1|alu|Mux5~0_combout ))))

	.dataa(\processor1|ControlUnit|alu [1]),
	.datab(\processor1|AC|data_out [12]),
	.datac(\processor1|alu|Mux5~0_combout ),
	.datad(\processor1|alu|Add1~8_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux5~1 .lut_mask = 16'hDAD0;
defparam \processor1|alu|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N18
cycloneive_lcell_comb \processor1|alu|Mux5~2 (
// Equation(s):
// \processor1|alu|Mux5~2_combout  = (!\processor1|ControlUnit|alu [2] & \processor1|alu|Mux5~1_combout )

	.dataa(gnd),
	.datab(\processor1|ControlUnit|alu [2]),
	.datac(\processor1|alu|Mux5~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|alu|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux5~2 .lut_mask = 16'h3030;
defparam \processor1|alu|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N16
cycloneive_lcell_comb \processor1|alu|C_out[4] (
// Equation(s):
// \processor1|alu|C_out [4] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux5~2_combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [4])))

	.dataa(gnd),
	.datab(\processor1|alu|Mux5~2_combout ),
	.datac(\processor1|alu|Mux25~0clkctrl_outclk ),
	.datad(\processor1|alu|C_out [4]),
	.cin(gnd),
	.combout(\processor1|alu|C_out [4]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[4] .lut_mask = 16'hCFC0;
defparam \processor1|alu|C_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N30
cycloneive_lcell_comb \processor1|AC|data_out~39 (
// Equation(s):
// \processor1|AC|data_out~39_combout  = (\processor1|ControlUnit|write_enable [16] & (((\processor1|bus1|Mux19~7_combout  & \processor1|bus1|Mux23~14_combout )))) # (!\processor1|ControlUnit|write_enable [16] & (\processor1|alu|C_out [4]))

	.dataa(\processor1|ControlUnit|write_enable [16]),
	.datab(\processor1|alu|C_out [4]),
	.datac(\processor1|bus1|Mux19~7_combout ),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|AC|data_out~39_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~39 .lut_mask = 16'hE444;
defparam \processor1|AC|data_out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N17
dffeas \processor1|AC|data_out[4] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[4]~37_combout ),
	.asdata(\processor1|AC|data_out~39_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[4] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N18
cycloneive_lcell_comb \processor1|AC|data_out[5]~40 (
// Equation(s):
// \processor1|AC|data_out[5]~40_combout  = (\processor1|AC|data_out [5] & (!\processor1|AC|data_out[4]~38 )) # (!\processor1|AC|data_out [5] & ((\processor1|AC|data_out[4]~38 ) # (GND)))
// \processor1|AC|data_out[5]~41  = CARRY((!\processor1|AC|data_out[4]~38 ) # (!\processor1|AC|data_out [5]))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AC|data_out[4]~38 ),
	.combout(\processor1|AC|data_out[5]~40_combout ),
	.cout(\processor1|AC|data_out[5]~41 ));
// synopsys translate_off
defparam \processor1|AC|data_out[5]~40 .lut_mask = 16'h3C3F;
defparam \processor1|AC|data_out[5]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N0
cycloneive_lcell_comb \processor1|alu|Mux6~0 (
// Equation(s):
// \processor1|alu|Mux6~0_combout  = (\processor1|ControlUnit|alu [1] & ((\processor1|ControlUnit|alu [0]) # ((\processor1|alu|Add1~10_combout )))) # (!\processor1|ControlUnit|alu [1] & (!\processor1|ControlUnit|alu [0] & (\processor1|alu|Add0~10_combout )))

	.dataa(\processor1|ControlUnit|alu [1]),
	.datab(\processor1|ControlUnit|alu [0]),
	.datac(\processor1|alu|Add0~10_combout ),
	.datad(\processor1|alu|Add1~10_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux6~0 .lut_mask = 16'hBA98;
defparam \processor1|alu|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N2
cycloneive_lcell_comb \processor1|alu|Mux6~1 (
// Equation(s):
// \processor1|alu|Mux6~1_combout  = (\processor1|ControlUnit|alu [0] & ((\processor1|alu|Mux6~0_combout  & (\processor1|AC|data_out [13])) # (!\processor1|alu|Mux6~0_combout  & ((\processor1|alu|Mult0|auto_generated|w153w [5]))))) # 
// (!\processor1|ControlUnit|alu [0] & (((\processor1|alu|Mux6~0_combout ))))

	.dataa(\processor1|AC|data_out [13]),
	.datab(\processor1|alu|Mult0|auto_generated|w153w [5]),
	.datac(\processor1|ControlUnit|alu [0]),
	.datad(\processor1|alu|Mux6~0_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux6~1 .lut_mask = 16'hAFC0;
defparam \processor1|alu|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N22
cycloneive_lcell_comb \processor1|alu|Mux6~2 (
// Equation(s):
// \processor1|alu|Mux6~2_combout  = (\processor1|alu|Mux6~1_combout  & !\processor1|ControlUnit|alu [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor1|alu|Mux6~1_combout ),
	.datad(\processor1|ControlUnit|alu [2]),
	.cin(gnd),
	.combout(\processor1|alu|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux6~2 .lut_mask = 16'h00F0;
defparam \processor1|alu|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N18
cycloneive_lcell_comb \processor1|alu|C_out[5] (
// Equation(s):
// \processor1|alu|C_out [5] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux6~2_combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [5])))

	.dataa(\processor1|alu|Mux6~2_combout ),
	.datab(gnd),
	.datac(\processor1|alu|Mux25~0clkctrl_outclk ),
	.datad(\processor1|alu|C_out [5]),
	.cin(gnd),
	.combout(\processor1|alu|C_out [5]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[5] .lut_mask = 16'hAFA0;
defparam \processor1|alu|C_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N4
cycloneive_lcell_comb \processor1|AC|data_out~42 (
// Equation(s):
// \processor1|AC|data_out~42_combout  = (\processor1|ControlUnit|write_enable [16] & (\processor1|bus1|Mux18~7_combout  & ((\processor1|bus1|Mux23~14_combout )))) # (!\processor1|ControlUnit|write_enable [16] & (((\processor1|alu|C_out [5]))))

	.dataa(\processor1|ControlUnit|write_enable [16]),
	.datab(\processor1|bus1|Mux18~7_combout ),
	.datac(\processor1|alu|C_out [5]),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|AC|data_out~42_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~42 .lut_mask = 16'hD850;
defparam \processor1|AC|data_out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N19
dffeas \processor1|AC|data_out[5] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[5]~40_combout ),
	.asdata(\processor1|AC|data_out~42_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[5] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N20
cycloneive_lcell_comb \processor1|AC|data_out[6]~43 (
// Equation(s):
// \processor1|AC|data_out[6]~43_combout  = (\processor1|AC|data_out [6] & (\processor1|AC|data_out[5]~41  $ (GND))) # (!\processor1|AC|data_out [6] & (!\processor1|AC|data_out[5]~41  & VCC))
// \processor1|AC|data_out[6]~44  = CARRY((\processor1|AC|data_out [6] & !\processor1|AC|data_out[5]~41 ))

	.dataa(gnd),
	.datab(\processor1|AC|data_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AC|data_out[5]~41 ),
	.combout(\processor1|AC|data_out[6]~43_combout ),
	.cout(\processor1|AC|data_out[6]~44 ));
// synopsys translate_off
defparam \processor1|AC|data_out[6]~43 .lut_mask = 16'hC30C;
defparam \processor1|AC|data_out[6]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N2
cycloneive_lcell_comb \processor1|alu|Mux7~0 (
// Equation(s):
// \processor1|alu|Mux7~0_combout  = (\processor1|ControlUnit|alu [0] & ((\processor1|alu|Mult0|auto_generated|w153w [6]) # ((\processor1|ControlUnit|alu [1])))) # (!\processor1|ControlUnit|alu [0] & (((\processor1|alu|Add0~12_combout  & 
// !\processor1|ControlUnit|alu [1]))))

	.dataa(\processor1|ControlUnit|alu [0]),
	.datab(\processor1|alu|Mult0|auto_generated|w153w [6]),
	.datac(\processor1|alu|Add0~12_combout ),
	.datad(\processor1|ControlUnit|alu [1]),
	.cin(gnd),
	.combout(\processor1|alu|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux7~0 .lut_mask = 16'hAAD8;
defparam \processor1|alu|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N20
cycloneive_lcell_comb \processor1|alu|Mux7~1 (
// Equation(s):
// \processor1|alu|Mux7~1_combout  = (\processor1|ControlUnit|alu [1] & ((\processor1|alu|Mux7~0_combout  & (\processor1|AC|data_out [14])) # (!\processor1|alu|Mux7~0_combout  & ((\processor1|alu|Add1~12_combout ))))) # (!\processor1|ControlUnit|alu [1] & 
// (((\processor1|alu|Mux7~0_combout ))))

	.dataa(\processor1|AC|data_out [14]),
	.datab(\processor1|ControlUnit|alu [1]),
	.datac(\processor1|alu|Add1~12_combout ),
	.datad(\processor1|alu|Mux7~0_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux7~1 .lut_mask = 16'hBBC0;
defparam \processor1|alu|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N10
cycloneive_lcell_comb \processor1|alu|Mux7~2 (
// Equation(s):
// \processor1|alu|Mux7~2_combout  = (!\processor1|ControlUnit|alu [2] & \processor1|alu|Mux7~1_combout )

	.dataa(gnd),
	.datab(\processor1|ControlUnit|alu [2]),
	.datac(gnd),
	.datad(\processor1|alu|Mux7~1_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux7~2 .lut_mask = 16'h3300;
defparam \processor1|alu|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N28
cycloneive_lcell_comb \processor1|alu|C_out[6] (
// Equation(s):
// \processor1|alu|C_out [6] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux7~2_combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [6])))

	.dataa(\processor1|alu|Mux7~2_combout ),
	.datab(gnd),
	.datac(\processor1|alu|Mux25~0clkctrl_outclk ),
	.datad(\processor1|alu|C_out [6]),
	.cin(gnd),
	.combout(\processor1|alu|C_out [6]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[6] .lut_mask = 16'hAFA0;
defparam \processor1|alu|C_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N26
cycloneive_lcell_comb \processor1|AC|data_out~45 (
// Equation(s):
// \processor1|AC|data_out~45_combout  = (\processor1|ControlUnit|write_enable [16] & (\processor1|bus1|Mux17~7_combout  & ((\processor1|bus1|Mux23~14_combout )))) # (!\processor1|ControlUnit|write_enable [16] & (((\processor1|alu|C_out [6]))))

	.dataa(\processor1|bus1|Mux17~7_combout ),
	.datab(\processor1|ControlUnit|write_enable [16]),
	.datac(\processor1|alu|C_out [6]),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|AC|data_out~45_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~45 .lut_mask = 16'hB830;
defparam \processor1|AC|data_out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N21
dffeas \processor1|AC|data_out[6] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[6]~43_combout ),
	.asdata(\processor1|AC|data_out~45_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[6] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N22
cycloneive_lcell_comb \processor1|alu|Mux8~0 (
// Equation(s):
// \processor1|alu|Mux8~0_combout  = (\processor1|ControlUnit|alu [0] & (\processor1|ControlUnit|alu [1])) # (!\processor1|ControlUnit|alu [0] & ((\processor1|ControlUnit|alu [1] & ((\processor1|alu|Add1~14_combout ))) # (!\processor1|ControlUnit|alu [1] & 
// (\processor1|alu|Add0~14_combout ))))

	.dataa(\processor1|ControlUnit|alu [0]),
	.datab(\processor1|ControlUnit|alu [1]),
	.datac(\processor1|alu|Add0~14_combout ),
	.datad(\processor1|alu|Add1~14_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux8~0 .lut_mask = 16'hDC98;
defparam \processor1|alu|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N24
cycloneive_lcell_comb \processor1|alu|Mux8~1 (
// Equation(s):
// \processor1|alu|Mux8~1_combout  = (\processor1|alu|Mux8~0_combout  & ((\processor1|AC|data_out [15]) # ((!\processor1|ControlUnit|alu [0])))) # (!\processor1|alu|Mux8~0_combout  & (((\processor1|alu|Mult0|auto_generated|w153w [7] & 
// \processor1|ControlUnit|alu [0]))))

	.dataa(\processor1|AC|data_out [15]),
	.datab(\processor1|alu|Mult0|auto_generated|w153w [7]),
	.datac(\processor1|alu|Mux8~0_combout ),
	.datad(\processor1|ControlUnit|alu [0]),
	.cin(gnd),
	.combout(\processor1|alu|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux8~1 .lut_mask = 16'hACF0;
defparam \processor1|alu|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N10
cycloneive_lcell_comb \processor1|alu|Mux8~2 (
// Equation(s):
// \processor1|alu|Mux8~2_combout  = (!\processor1|ControlUnit|alu [2] & \processor1|alu|Mux8~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor1|ControlUnit|alu [2]),
	.datad(\processor1|alu|Mux8~1_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux8~2 .lut_mask = 16'h0F00;
defparam \processor1|alu|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N16
cycloneive_lcell_comb \processor1|alu|C_out[7] (
// Equation(s):
// \processor1|alu|C_out [7] = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux8~2_combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|C_out [7])))

	.dataa(\processor1|alu|Mux8~2_combout ),
	.datab(\processor1|alu|Mux25~0clkctrl_outclk ),
	.datac(gnd),
	.datad(\processor1|alu|C_out [7]),
	.cin(gnd),
	.combout(\processor1|alu|C_out [7]),
	.cout());
// synopsys translate_off
defparam \processor1|alu|C_out[7] .lut_mask = 16'hBB88;
defparam \processor1|alu|C_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N0
cycloneive_lcell_comb \processor1|AC|data_out~48 (
// Equation(s):
// \processor1|AC|data_out~48_combout  = (\processor1|ControlUnit|write_enable [16] & (\processor1|bus1|Mux16~6_combout  & ((\processor1|bus1|Mux23~14_combout )))) # (!\processor1|ControlUnit|write_enable [16] & (((\processor1|alu|C_out [7]))))

	.dataa(\processor1|bus1|Mux16~6_combout ),
	.datab(\processor1|alu|C_out [7]),
	.datac(\processor1|ControlUnit|write_enable [16]),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|AC|data_out~48_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AC|data_out~48 .lut_mask = 16'hAC0C;
defparam \processor1|AC|data_out~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N23
dffeas \processor1|AC|data_out[7] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AC|data_out[7]~46_combout ),
	.asdata(\processor1|AC|data_out~48_combout ),
	.clrn(\rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor1|ControlUnit|increment [1]),
	.ena(\processor1|AC|data_out[6]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AC|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AC|data_out[7] .is_wysiwyg = "true";
defparam \processor1|AC|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N24
cycloneive_lcell_comb \processor1|alu|Equal3~1 (
// Equation(s):
// \processor1|alu|Equal3~1_combout  = (!\processor1|AC|data_out [15] & (!\processor1|AC|data_out [13] & (!\processor1|AC|data_out [14] & !\processor1|AC|data_out [12])))

	.dataa(\processor1|AC|data_out [15]),
	.datab(\processor1|AC|data_out [13]),
	.datac(\processor1|AC|data_out [14]),
	.datad(\processor1|AC|data_out [12]),
	.cin(gnd),
	.combout(\processor1|alu|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal3~1 .lut_mask = 16'h0001;
defparam \processor1|alu|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N2
cycloneive_lcell_comb \processor1|alu|Mux0~0 (
// Equation(s):
// \processor1|alu|Mux0~0_combout  = (\processor1|ControlUnit|alu [2] & (!\processor1|AC|data_out [2] & (!\processor1|AC|data_out [0] & !\processor1|AC|data_out [1])))

	.dataa(\processor1|ControlUnit|alu [2]),
	.datab(\processor1|AC|data_out [2]),
	.datac(\processor1|AC|data_out [0]),
	.datad(\processor1|AC|data_out [1]),
	.cin(gnd),
	.combout(\processor1|alu|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux0~0 .lut_mask = 16'h0002;
defparam \processor1|alu|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N4
cycloneive_lcell_comb \processor1|alu|Mux0~1 (
// Equation(s):
// \processor1|alu|Mux0~1_combout  = (!\processor1|AC|data_out [6] & (!\processor1|AC|data_out [5] & (!\processor1|AC|data_out [3] & !\processor1|AC|data_out [4])))

	.dataa(\processor1|AC|data_out [6]),
	.datab(\processor1|AC|data_out [5]),
	.datac(\processor1|AC|data_out [3]),
	.datad(\processor1|AC|data_out [4]),
	.cin(gnd),
	.combout(\processor1|alu|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux0~1 .lut_mask = 16'h0001;
defparam \processor1|alu|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N0
cycloneive_lcell_comb \processor1|alu|Equal3~0 (
// Equation(s):
// \processor1|alu|Equal3~0_combout  = (!\processor1|AC|data_out [11] & (!\processor1|AC|data_out [10] & (!\processor1|AC|data_out [9] & !\processor1|AC|data_out [8])))

	.dataa(\processor1|AC|data_out [11]),
	.datab(\processor1|AC|data_out [10]),
	.datac(\processor1|AC|data_out [9]),
	.datad(\processor1|AC|data_out [8]),
	.cin(gnd),
	.combout(\processor1|alu|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal3~0 .lut_mask = 16'h0001;
defparam \processor1|alu|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N6
cycloneive_lcell_comb \processor1|alu|Mux0~2 (
// Equation(s):
// \processor1|alu|Mux0~2_combout  = (\processor1|alu|Equal3~1_combout  & (\processor1|alu|Mux0~0_combout  & (\processor1|alu|Mux0~1_combout  & \processor1|alu|Equal3~0_combout )))

	.dataa(\processor1|alu|Equal3~1_combout ),
	.datab(\processor1|alu|Mux0~0_combout ),
	.datac(\processor1|alu|Mux0~1_combout ),
	.datad(\processor1|alu|Equal3~0_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux0~2 .lut_mask = 16'h8000;
defparam \processor1|alu|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N28
cycloneive_lcell_comb \processor1|alu|Equal3~3 (
// Equation(s):
// \processor1|alu|Equal3~3_combout  = (!\processor1|AC|data_out [22] & (!\processor1|AC|data_out [21] & (!\processor1|AC|data_out [23] & !\processor1|AC|data_out [20])))

	.dataa(\processor1|AC|data_out [22]),
	.datab(\processor1|AC|data_out [21]),
	.datac(\processor1|AC|data_out [23]),
	.datad(\processor1|AC|data_out [20]),
	.cin(gnd),
	.combout(\processor1|alu|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal3~3 .lut_mask = 16'h0001;
defparam \processor1|alu|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N26
cycloneive_lcell_comb \processor1|alu|Equal3~2 (
// Equation(s):
// \processor1|alu|Equal3~2_combout  = (!\processor1|AC|data_out [18] & (!\processor1|AC|data_out [19] & (!\processor1|AC|data_out [16] & !\processor1|AC|data_out [17])))

	.dataa(\processor1|AC|data_out [18]),
	.datab(\processor1|AC|data_out [19]),
	.datac(\processor1|AC|data_out [16]),
	.datad(\processor1|AC|data_out [17]),
	.cin(gnd),
	.combout(\processor1|alu|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal3~2 .lut_mask = 16'h0001;
defparam \processor1|alu|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N30
cycloneive_lcell_comb \processor1|alu|Equal3~4 (
// Equation(s):
// \processor1|alu|Equal3~4_combout  = (\processor1|alu|Equal3~1_combout  & (\processor1|alu|Equal3~3_combout  & (\processor1|alu|Equal3~2_combout  & \processor1|alu|Equal3~0_combout )))

	.dataa(\processor1|alu|Equal3~1_combout ),
	.datab(\processor1|alu|Equal3~3_combout ),
	.datac(\processor1|alu|Equal3~2_combout ),
	.datad(\processor1|alu|Equal3~0_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal3~4 .lut_mask = 16'h8000;
defparam \processor1|alu|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N26
cycloneive_lcell_comb \processor1|alu|Equal1~6 (
// Equation(s):
// \processor1|alu|Equal1~6_combout  = (!\processor1|alu|Add0~44_combout  & (!\processor1|alu|Add0~42_combout  & (!\processor1|alu|Add0~46_combout  & !\processor1|alu|Add0~40_combout )))

	.dataa(\processor1|alu|Add0~44_combout ),
	.datab(\processor1|alu|Add0~42_combout ),
	.datac(\processor1|alu|Add0~46_combout ),
	.datad(\processor1|alu|Add0~40_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal1~6 .lut_mask = 16'h0001;
defparam \processor1|alu|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N28
cycloneive_lcell_comb \processor1|alu|Equal1~3 (
// Equation(s):
// \processor1|alu|Equal1~3_combout  = (!\processor1|alu|Add0~28_combout  & (!\processor1|alu|Add0~26_combout  & (!\processor1|alu|Add0~30_combout  & !\processor1|alu|Add0~24_combout )))

	.dataa(\processor1|alu|Add0~28_combout ),
	.datab(\processor1|alu|Add0~26_combout ),
	.datac(\processor1|alu|Add0~30_combout ),
	.datad(\processor1|alu|Add0~24_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal1~3 .lut_mask = 16'h0001;
defparam \processor1|alu|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N2
cycloneive_lcell_comb \processor1|alu|Equal1~1 (
// Equation(s):
// \processor1|alu|Equal1~1_combout  = (!\processor1|alu|Add0~10_combout  & (!\processor1|alu|Add0~12_combout  & (!\processor1|alu|Add0~14_combout  & !\processor1|alu|Add0~8_combout )))

	.dataa(\processor1|alu|Add0~10_combout ),
	.datab(\processor1|alu|Add0~12_combout ),
	.datac(\processor1|alu|Add0~14_combout ),
	.datad(\processor1|alu|Add0~8_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal1~1 .lut_mask = 16'h0001;
defparam \processor1|alu|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N4
cycloneive_lcell_comb \processor1|alu|Equal1~2 (
// Equation(s):
// \processor1|alu|Equal1~2_combout  = (!\processor1|alu|Add0~22_combout  & (!\processor1|alu|Add0~20_combout  & (!\processor1|alu|Add0~18_combout  & !\processor1|alu|Add0~16_combout )))

	.dataa(\processor1|alu|Add0~22_combout ),
	.datab(\processor1|alu|Add0~20_combout ),
	.datac(\processor1|alu|Add0~18_combout ),
	.datad(\processor1|alu|Add0~16_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal1~2 .lut_mask = 16'h0001;
defparam \processor1|alu|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N0
cycloneive_lcell_comb \processor1|alu|Equal1~0 (
// Equation(s):
// \processor1|alu|Equal1~0_combout  = (!\processor1|alu|Add0~4_combout  & (!\processor1|alu|Add0~6_combout  & (!\processor1|alu|Add0~0_combout  & !\processor1|alu|Add0~2_combout )))

	.dataa(\processor1|alu|Add0~4_combout ),
	.datab(\processor1|alu|Add0~6_combout ),
	.datac(\processor1|alu|Add0~0_combout ),
	.datad(\processor1|alu|Add0~2_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal1~0 .lut_mask = 16'h0001;
defparam \processor1|alu|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N6
cycloneive_lcell_comb \processor1|alu|Equal1~4 (
// Equation(s):
// \processor1|alu|Equal1~4_combout  = (\processor1|alu|Equal1~3_combout  & (\processor1|alu|Equal1~1_combout  & (\processor1|alu|Equal1~2_combout  & \processor1|alu|Equal1~0_combout )))

	.dataa(\processor1|alu|Equal1~3_combout ),
	.datab(\processor1|alu|Equal1~1_combout ),
	.datac(\processor1|alu|Equal1~2_combout ),
	.datad(\processor1|alu|Equal1~0_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal1~4 .lut_mask = 16'h8000;
defparam \processor1|alu|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N24
cycloneive_lcell_comb \processor1|alu|Equal1~5 (
// Equation(s):
// \processor1|alu|Equal1~5_combout  = (!\processor1|alu|Add0~36_combout  & (!\processor1|alu|Add0~38_combout  & (!\processor1|alu|Add0~32_combout  & !\processor1|alu|Add0~34_combout )))

	.dataa(\processor1|alu|Add0~36_combout ),
	.datab(\processor1|alu|Add0~38_combout ),
	.datac(\processor1|alu|Add0~32_combout ),
	.datad(\processor1|alu|Add0~34_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal1~5 .lut_mask = 16'h0001;
defparam \processor1|alu|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N28
cycloneive_lcell_comb \processor1|alu|Equal1~7 (
// Equation(s):
// \processor1|alu|Equal1~7_combout  = (\processor1|alu|Equal1~6_combout  & (\processor1|alu|Equal1~4_combout  & \processor1|alu|Equal1~5_combout ))

	.dataa(\processor1|alu|Equal1~6_combout ),
	.datab(\processor1|alu|Equal1~4_combout ),
	.datac(gnd),
	.datad(\processor1|alu|Equal1~5_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal1~7 .lut_mask = 16'h8800;
defparam \processor1|alu|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N12
cycloneive_lcell_comb \processor1|alu|Equal0~0 (
// Equation(s):
// \processor1|alu|Equal0~0_combout  = (!\processor1|alu|Mult0|auto_generated|w153w [11] & (!\processor1|alu|Mult0|auto_generated|w153w [3] & (!\processor1|alu|Mult0|auto_generated|w153w [16] & !\processor1|alu|Mult0|auto_generated|w153w [5])))

	.dataa(\processor1|alu|Mult0|auto_generated|w153w [11]),
	.datab(\processor1|alu|Mult0|auto_generated|w153w [3]),
	.datac(\processor1|alu|Mult0|auto_generated|w153w [16]),
	.datad(\processor1|alu|Mult0|auto_generated|w153w [5]),
	.cin(gnd),
	.combout(\processor1|alu|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal0~0 .lut_mask = 16'h0001;
defparam \processor1|alu|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N6
cycloneive_lcell_comb \processor1|alu|Equal0~2 (
// Equation(s):
// \processor1|alu|Equal0~2_combout  = (!\processor1|alu|Mult0|auto_generated|w153w [7] & (!\processor1|alu|Mult0|auto_generated|w153w [2] & (!\processor1|alu|Mult0|auto_generated|w153w [0] & !\processor1|alu|Mult0|auto_generated|w153w [15])))

	.dataa(\processor1|alu|Mult0|auto_generated|w153w [7]),
	.datab(\processor1|alu|Mult0|auto_generated|w153w [2]),
	.datac(\processor1|alu|Mult0|auto_generated|w153w [0]),
	.datad(\processor1|alu|Mult0|auto_generated|w153w [15]),
	.cin(gnd),
	.combout(\processor1|alu|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal0~2 .lut_mask = 16'h0001;
defparam \processor1|alu|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N24
cycloneive_lcell_comb \processor1|alu|Equal0~3 (
// Equation(s):
// \processor1|alu|Equal0~3_combout  = (!\processor1|alu|Mult0|auto_generated|w153w [14] & (!\processor1|alu|Mult0|auto_generated|w153w [13] & (!\processor1|alu|Mult0|auto_generated|w153w [12] & !\processor1|alu|Mult0|auto_generated|w153w [6])))

	.dataa(\processor1|alu|Mult0|auto_generated|w153w [14]),
	.datab(\processor1|alu|Mult0|auto_generated|w153w [13]),
	.datac(\processor1|alu|Mult0|auto_generated|w153w [12]),
	.datad(\processor1|alu|Mult0|auto_generated|w153w [6]),
	.cin(gnd),
	.combout(\processor1|alu|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal0~3 .lut_mask = 16'h0001;
defparam \processor1|alu|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N26
cycloneive_lcell_comb \processor1|alu|Equal0~4 (
// Equation(s):
// \processor1|alu|Equal0~4_combout  = (\processor1|alu|Equal0~2_combout  & (\processor1|alu|Equal0~3_combout  & (!\processor1|alu|Mult0|auto_generated|w153w [9] & !\processor1|alu|Mult0|auto_generated|w153w [1])))

	.dataa(\processor1|alu|Equal0~2_combout ),
	.datab(\processor1|alu|Equal0~3_combout ),
	.datac(\processor1|alu|Mult0|auto_generated|w153w [9]),
	.datad(\processor1|alu|Mult0|auto_generated|w153w [1]),
	.cin(gnd),
	.combout(\processor1|alu|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal0~4 .lut_mask = 16'h0008;
defparam \processor1|alu|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N14
cycloneive_lcell_comb \processor1|alu|Equal0~1 (
// Equation(s):
// \processor1|alu|Equal0~1_combout  = (!\processor1|alu|Mult0|auto_generated|w153w [17] & (!\processor1|alu|Mult0|auto_generated|w153w [8] & (!\processor1|alu|Mult0|auto_generated|w153w [4] & !\processor1|alu|Mult0|auto_generated|w153w [10])))

	.dataa(\processor1|alu|Mult0|auto_generated|w153w [17]),
	.datab(\processor1|alu|Mult0|auto_generated|w153w [8]),
	.datac(\processor1|alu|Mult0|auto_generated|w153w [4]),
	.datad(\processor1|alu|Mult0|auto_generated|w153w [10]),
	.cin(gnd),
	.combout(\processor1|alu|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal0~1 .lut_mask = 16'h0001;
defparam \processor1|alu|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N8
cycloneive_lcell_comb \processor1|alu|Equal0~5 (
// Equation(s):
// \processor1|alu|Equal0~5_combout  = (\processor1|alu|Equal0~0_combout  & (\processor1|alu|Equal0~4_combout  & (\processor1|alu|Equal0~1_combout  & !\processor1|alu|Mult0|auto_generated|op_1~0_combout )))

	.dataa(\processor1|alu|Equal0~0_combout ),
	.datab(\processor1|alu|Equal0~4_combout ),
	.datac(\processor1|alu|Equal0~1_combout ),
	.datad(\processor1|alu|Mult0|auto_generated|op_1~0_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal0~5 .lut_mask = 16'h0080;
defparam \processor1|alu|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N10
cycloneive_lcell_comb \processor1|alu|Equal0~6 (
// Equation(s):
// \processor1|alu|Equal0~6_combout  = (\processor1|alu|Equal0~5_combout  & (!\processor1|alu|Mult0|auto_generated|op_1~2_combout  & !\processor1|alu|Mult0|auto_generated|op_1~4_combout ))

	.dataa(gnd),
	.datab(\processor1|alu|Equal0~5_combout ),
	.datac(\processor1|alu|Mult0|auto_generated|op_1~2_combout ),
	.datad(\processor1|alu|Mult0|auto_generated|op_1~4_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal0~6 .lut_mask = 16'h000C;
defparam \processor1|alu|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N4
cycloneive_lcell_comb \processor1|alu|Equal0~7 (
// Equation(s):
// \processor1|alu|Equal0~7_combout  = (!\processor1|alu|Mult0|auto_generated|op_1~6_combout  & (!\processor1|alu|Mult0|auto_generated|op_1~8_combout  & (!\processor1|alu|Mult0|auto_generated|op_1~10_combout  & \processor1|alu|Equal0~6_combout )))

	.dataa(\processor1|alu|Mult0|auto_generated|op_1~6_combout ),
	.datab(\processor1|alu|Mult0|auto_generated|op_1~8_combout ),
	.datac(\processor1|alu|Mult0|auto_generated|op_1~10_combout ),
	.datad(\processor1|alu|Equal0~6_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal0~7 .lut_mask = 16'h0100;
defparam \processor1|alu|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N6
cycloneive_lcell_comb \processor1|alu|Mux0~3 (
// Equation(s):
// \processor1|alu|Mux0~3_combout  = (\processor1|ControlUnit|alu [1] & (((\processor1|ControlUnit|alu [0])))) # (!\processor1|ControlUnit|alu [1] & ((\processor1|ControlUnit|alu [0] & ((\processor1|alu|Equal0~7_combout ))) # (!\processor1|ControlUnit|alu 
// [0] & (\processor1|alu|Equal1~7_combout ))))

	.dataa(\processor1|ControlUnit|alu [1]),
	.datab(\processor1|alu|Equal1~7_combout ),
	.datac(\processor1|ControlUnit|alu [0]),
	.datad(\processor1|alu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux0~3 .lut_mask = 16'hF4A4;
defparam \processor1|alu|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N26
cycloneive_lcell_comb \processor1|alu|Equal2~5 (
// Equation(s):
// \processor1|alu|Equal2~5_combout  = (!\processor1|alu|Add1~36_combout  & (!\processor1|alu|Add1~38_combout  & (!\processor1|alu|Add1~32_combout  & !\processor1|alu|Add1~34_combout )))

	.dataa(\processor1|alu|Add1~36_combout ),
	.datab(\processor1|alu|Add1~38_combout ),
	.datac(\processor1|alu|Add1~32_combout ),
	.datad(\processor1|alu|Add1~34_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal2~5 .lut_mask = 16'h0001;
defparam \processor1|alu|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N28
cycloneive_lcell_comb \processor1|alu|Equal2~6 (
// Equation(s):
// \processor1|alu|Equal2~6_combout  = (!\processor1|alu|Add1~44_combout  & (!\processor1|alu|Add1~42_combout  & (!\processor1|alu|Add1~46_combout  & !\processor1|alu|Add1~40_combout )))

	.dataa(\processor1|alu|Add1~44_combout ),
	.datab(\processor1|alu|Add1~42_combout ),
	.datac(\processor1|alu|Add1~46_combout ),
	.datad(\processor1|alu|Add1~40_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal2~6 .lut_mask = 16'h0001;
defparam \processor1|alu|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N4
cycloneive_lcell_comb \processor1|alu|Equal2~3 (
// Equation(s):
// \processor1|alu|Equal2~3_combout  = (!\processor1|alu|Add1~30_combout  & (!\processor1|alu|Add1~28_combout  & (!\processor1|alu|Add1~26_combout  & !\processor1|alu|Add1~24_combout )))

	.dataa(\processor1|alu|Add1~30_combout ),
	.datab(\processor1|alu|Add1~28_combout ),
	.datac(\processor1|alu|Add1~26_combout ),
	.datad(\processor1|alu|Add1~24_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal2~3 .lut_mask = 16'h0001;
defparam \processor1|alu|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N2
cycloneive_lcell_comb \processor1|alu|Equal2~1 (
// Equation(s):
// \processor1|alu|Equal2~1_combout  = (!\processor1|alu|Add1~8_combout  & (!\processor1|alu|Add1~12_combout  & (!\processor1|alu|Add1~14_combout  & !\processor1|alu|Add1~10_combout )))

	.dataa(\processor1|alu|Add1~8_combout ),
	.datab(\processor1|alu|Add1~12_combout ),
	.datac(\processor1|alu|Add1~14_combout ),
	.datad(\processor1|alu|Add1~10_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal2~1 .lut_mask = 16'h0001;
defparam \processor1|alu|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N4
cycloneive_lcell_comb \processor1|alu|Equal2~2 (
// Equation(s):
// \processor1|alu|Equal2~2_combout  = (!\processor1|alu|Add1~22_combout  & (!\processor1|alu|Add1~20_combout  & (!\processor1|alu|Add1~18_combout  & !\processor1|alu|Add1~16_combout )))

	.dataa(\processor1|alu|Add1~22_combout ),
	.datab(\processor1|alu|Add1~20_combout ),
	.datac(\processor1|alu|Add1~18_combout ),
	.datad(\processor1|alu|Add1~16_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal2~2 .lut_mask = 16'h0001;
defparam \processor1|alu|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N0
cycloneive_lcell_comb \processor1|alu|Equal2~0 (
// Equation(s):
// \processor1|alu|Equal2~0_combout  = (!\processor1|alu|Add1~4_combout  & (!\processor1|alu|Add1~6_combout  & (!\processor1|alu|Add1~0_combout  & !\processor1|alu|Add1~2_combout )))

	.dataa(\processor1|alu|Add1~4_combout ),
	.datab(\processor1|alu|Add1~6_combout ),
	.datac(\processor1|alu|Add1~0_combout ),
	.datad(\processor1|alu|Add1~2_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal2~0 .lut_mask = 16'h0001;
defparam \processor1|alu|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N6
cycloneive_lcell_comb \processor1|alu|Equal2~4 (
// Equation(s):
// \processor1|alu|Equal2~4_combout  = (\processor1|alu|Equal2~3_combout  & (\processor1|alu|Equal2~1_combout  & (\processor1|alu|Equal2~2_combout  & \processor1|alu|Equal2~0_combout )))

	.dataa(\processor1|alu|Equal2~3_combout ),
	.datab(\processor1|alu|Equal2~1_combout ),
	.datac(\processor1|alu|Equal2~2_combout ),
	.datad(\processor1|alu|Equal2~0_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal2~4 .lut_mask = 16'h8000;
defparam \processor1|alu|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N30
cycloneive_lcell_comb \processor1|alu|Equal2~7 (
// Equation(s):
// \processor1|alu|Equal2~7_combout  = (\processor1|alu|Equal2~5_combout  & (\processor1|alu|Equal2~6_combout  & \processor1|alu|Equal2~4_combout ))

	.dataa(\processor1|alu|Equal2~5_combout ),
	.datab(\processor1|alu|Equal2~6_combout ),
	.datac(gnd),
	.datad(\processor1|alu|Equal2~4_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Equal2~7 .lut_mask = 16'h8800;
defparam \processor1|alu|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N12
cycloneive_lcell_comb \processor1|alu|Mux0~4 (
// Equation(s):
// \processor1|alu|Mux0~4_combout  = (\processor1|ControlUnit|alu [1] & ((\processor1|alu|Mux0~3_combout  & (\processor1|alu|Equal3~4_combout )) # (!\processor1|alu|Mux0~3_combout  & ((\processor1|alu|Equal2~7_combout ))))) # (!\processor1|ControlUnit|alu 
// [1] & (((\processor1|alu|Mux0~3_combout ))))

	.dataa(\processor1|alu|Equal3~4_combout ),
	.datab(\processor1|ControlUnit|alu [1]),
	.datac(\processor1|alu|Mux0~3_combout ),
	.datad(\processor1|alu|Equal2~7_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux0~4 .lut_mask = 16'hBCB0;
defparam \processor1|alu|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N6
cycloneive_lcell_comb \processor1|alu|Mux0~5 (
// Equation(s):
// \processor1|alu|Mux0~5_combout  = (\processor1|AC|data_out [7] & (((!\processor1|ControlUnit|alu [2] & \processor1|alu|Mux0~4_combout )))) # (!\processor1|AC|data_out [7] & ((\processor1|alu|Mux0~2_combout ) # ((!\processor1|ControlUnit|alu [2] & 
// \processor1|alu|Mux0~4_combout ))))

	.dataa(\processor1|AC|data_out [7]),
	.datab(\processor1|alu|Mux0~2_combout ),
	.datac(\processor1|ControlUnit|alu [2]),
	.datad(\processor1|alu|Mux0~4_combout ),
	.cin(gnd),
	.combout(\processor1|alu|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Mux0~5 .lut_mask = 16'h4F44;
defparam \processor1|alu|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N2
cycloneive_lcell_comb \processor1|alu|Z (
// Equation(s):
// \processor1|alu|Z~combout  = (GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & (\processor1|alu|Mux0~5_combout )) # (!GLOBAL(\processor1|alu|Mux25~0clkctrl_outclk ) & ((\processor1|alu|Z~combout )))

	.dataa(\processor1|alu|Mux0~5_combout ),
	.datab(\processor1|alu|Mux25~0clkctrl_outclk ),
	.datac(gnd),
	.datad(\processor1|alu|Z~combout ),
	.cin(gnd),
	.combout(\processor1|alu|Z~combout ),
	.cout());
// synopsys translate_off
defparam \processor1|alu|Z .lut_mask = 16'hBB88;
defparam \processor1|alu|Z .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N26
cycloneive_lcell_comb \processor1|ControlUnit|Mux0~2 (
// Equation(s):
// \processor1|ControlUnit|Mux0~2_combout  = ((\processor1|alu|Z~combout  & !\processor1|ControlUnit|CONTROL_COMMAND [5])) # (!\processor1|ControlUnit|CONTROL_COMMAND [4])

	.dataa(gnd),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datac(\processor1|alu|Z~combout ),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux0~2 .lut_mask = 16'h33F3;
defparam \processor1|ControlUnit|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N28
cycloneive_lcell_comb \processor1|ControlUnit|Mux0~3 (
// Equation(s):
// \processor1|ControlUnit|Mux0~3_combout  = (!\processor1|ControlUnit|CONTROL_COMMAND [2] & (\processor1|ControlUnit|CONTROL_COMMAND [0] & (\processor1|ControlUnit|CONTROL_COMMAND [3] & \processor1|ControlUnit|CONTROL_COMMAND [1])))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux0~3 .lut_mask = 16'h4000;
defparam \processor1|ControlUnit|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N6
cycloneive_lcell_comb \processor1|ControlUnit|Mux0~4 (
// Equation(s):
// \processor1|ControlUnit|Mux0~4_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [5] & (!\processor1|ControlUnit|CONTROL_COMMAND [0] & (!\processor1|ControlUnit|CONTROL_COMMAND [3] & !\processor1|ControlUnit|CONTROL_COMMAND [1]))) # 
// (!\processor1|ControlUnit|CONTROL_COMMAND [5] & ((\processor1|ControlUnit|CONTROL_COMMAND [0] & ((!\processor1|ControlUnit|CONTROL_COMMAND [1]))) # (!\processor1|ControlUnit|CONTROL_COMMAND [0] & (\processor1|ControlUnit|CONTROL_COMMAND [3]))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux0~4 .lut_mask = 16'h1056;
defparam \processor1|ControlUnit|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N4
cycloneive_lcell_comb \processor1|ControlUnit|Mux0~1 (
// Equation(s):
// \processor1|ControlUnit|Mux0~1_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [3] & (((\processor1|alu|Z~combout ) # (\processor1|ControlUnit|CONTROL_COMMAND [1])) # (!\processor1|ControlUnit|CONTROL_COMMAND [0]))) # 
// (!\processor1|ControlUnit|CONTROL_COMMAND [3] & ((\processor1|ControlUnit|CONTROL_COMMAND [0]) # ((!\processor1|ControlUnit|CONTROL_COMMAND [1]))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datac(\processor1|alu|Z~combout ),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux0~1 .lut_mask = 16'hEEF7;
defparam \processor1|ControlUnit|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N8
cycloneive_lcell_comb \processor1|ControlUnit|Mux0~5 (
// Equation(s):
// \processor1|ControlUnit|Mux0~5_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [4] & (((!\processor1|ControlUnit|Mux0~1_combout  & !\processor1|ControlUnit|CONTROL_COMMAND [5])))) # (!\processor1|ControlUnit|CONTROL_COMMAND [4] & 
// (\processor1|ControlUnit|Mux0~4_combout ))

	.dataa(\processor1|ControlUnit|Mux0~4_combout ),
	.datab(\processor1|ControlUnit|Mux0~1_combout ),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux0~5 .lut_mask = 16'h0A3A;
defparam \processor1|ControlUnit|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N10
cycloneive_lcell_comb \processor1|ControlUnit|Mux0~6 (
// Equation(s):
// \processor1|ControlUnit|Mux0~6_combout  = (\processor1|ControlUnit|Mux0~2_combout  & ((\processor1|ControlUnit|Mux0~3_combout ) # ((\processor1|ControlUnit|CONTROL_COMMAND [2] & \processor1|ControlUnit|Mux0~5_combout )))) # 
// (!\processor1|ControlUnit|Mux0~2_combout  & (((\processor1|ControlUnit|CONTROL_COMMAND [2] & \processor1|ControlUnit|Mux0~5_combout ))))

	.dataa(\processor1|ControlUnit|Mux0~2_combout ),
	.datab(\processor1|ControlUnit|Mux0~3_combout ),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datad(\processor1|ControlUnit|Mux0~5_combout ),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux0~6 .lut_mask = 16'hF888;
defparam \processor1|ControlUnit|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N18
cycloneive_lcell_comb \processor1|ControlUnit|NEXT_COMMAND[2] (
// Equation(s):
// \processor1|ControlUnit|NEXT_COMMAND [2] = (GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & (\processor1|ControlUnit|Mux0~6_combout )) # (!GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & ((\processor1|ControlUnit|NEXT_COMMAND 
// [2])))

	.dataa(\processor1|ControlUnit|Mux0~6_combout ),
	.datab(gnd),
	.datac(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ),
	.datad(\processor1|ControlUnit|NEXT_COMMAND [2]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|NEXT_COMMAND [2]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|NEXT_COMMAND[2] .lut_mask = 16'hAFA0;
defparam \processor1|ControlUnit|NEXT_COMMAND[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N19
dffeas \processor1|ControlUnit|CONTROL_COMMAND[2] (
	.clk(!\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|ControlUnit|NEXT_COMMAND [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|ControlUnit|CONTROL_COMMAND[2] .is_wysiwyg = "true";
defparam \processor1|ControlUnit|CONTROL_COMMAND[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N12
cycloneive_lcell_comb \processor1|ControlUnit|Decoder2~6 (
// Equation(s):
// \processor1|ControlUnit|Decoder2~6_combout  = (!\processor1|ControlUnit|CONTROL_COMMAND [2] & (!\processor1|ControlUnit|CONTROL_COMMAND [4] & \processor1|ControlUnit|CONTROL_COMMAND [5]))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datab(gnd),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Decoder2~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Decoder2~6 .lut_mask = 16'h0500;
defparam \processor1|ControlUnit|Decoder2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N24
cycloneive_lcell_comb \processor1|ControlUnit|Mux0~0 (
// Equation(s):
// \processor1|ControlUnit|Mux0~0_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [0] & (\processor1|ControlUnit|CONTROL_COMMAND [3] & !\processor1|ControlUnit|CONTROL_COMMAND [1])) # (!\processor1|ControlUnit|CONTROL_COMMAND [0] & 
// ((\processor1|ControlUnit|CONTROL_COMMAND [1])))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux0~0 .lut_mask = 16'h33C0;
defparam \processor1|ControlUnit|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N12
cycloneive_lcell_comb \processor1|ControlUnit|Mux2~0 (
// Equation(s):
// \processor1|ControlUnit|Mux2~0_combout  = \processor1|ControlUnit|CONTROL_COMMAND [2] $ (((!\processor1|ControlUnit|CONTROL_COMMAND [4] & !\processor1|ControlUnit|CONTROL_COMMAND [3])))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datab(gnd),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux2~0 .lut_mask = 16'hFA05;
defparam \processor1|ControlUnit|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N2
cycloneive_lcell_comb \processor1|ControlUnit|Mux2~1 (
// Equation(s):
// \processor1|ControlUnit|Mux2~1_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [4] & (\processor1|ControlUnit|Mux2~0_combout )) # (!\processor1|ControlUnit|CONTROL_COMMAND [4] & ((\processor1|ControlUnit|CONTROL_COMMAND [0] & 
// ((!\processor1|ControlUnit|CONTROL_COMMAND [1]))) # (!\processor1|ControlUnit|CONTROL_COMMAND [0] & (\processor1|ControlUnit|Mux2~0_combout  & \processor1|ControlUnit|CONTROL_COMMAND [1]))))

	.dataa(\processor1|ControlUnit|Mux2~0_combout ),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux2~1 .lut_mask = 16'hA2AC;
defparam \processor1|ControlUnit|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N14
cycloneive_lcell_comb \processor1|ControlUnit|Mux2~2 (
// Equation(s):
// \processor1|ControlUnit|Mux2~2_combout  = (\processor1|ControlUnit|Mux2~1_combout  & (((!\processor1|ControlUnit|CONTROL_COMMAND [4]) # (!\processor1|ControlUnit|Mux0~1_combout )))) # (!\processor1|ControlUnit|Mux2~1_combout  & 
// (\processor1|ControlUnit|Mux0~0_combout  & ((\processor1|ControlUnit|CONTROL_COMMAND [4]))))

	.dataa(\processor1|ControlUnit|Mux2~1_combout ),
	.datab(\processor1|ControlUnit|Mux0~0_combout ),
	.datac(\processor1|ControlUnit|Mux0~1_combout ),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux2~2 .lut_mask = 16'h4EAA;
defparam \processor1|ControlUnit|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N16
cycloneive_lcell_comb \processor1|ControlUnit|Mux2~3 (
// Equation(s):
// \processor1|ControlUnit|Mux2~3_combout  = (\processor1|ControlUnit|Decoder2~6_combout  & ((\processor1|ControlUnit|Mux0~0_combout ) # ((\processor1|ControlUnit|Mux2~2_combout  & !\processor1|ControlUnit|CONTROL_COMMAND [5])))) # 
// (!\processor1|ControlUnit|Decoder2~6_combout  & (((\processor1|ControlUnit|Mux2~2_combout  & !\processor1|ControlUnit|CONTROL_COMMAND [5]))))

	.dataa(\processor1|ControlUnit|Decoder2~6_combout ),
	.datab(\processor1|ControlUnit|Mux0~0_combout ),
	.datac(\processor1|ControlUnit|Mux2~2_combout ),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux2~3 .lut_mask = 16'h88F8;
defparam \processor1|ControlUnit|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N0
cycloneive_lcell_comb \processor1|ControlUnit|NEXT_COMMAND[1] (
// Equation(s):
// \processor1|ControlUnit|NEXT_COMMAND [1] = (GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & (\processor1|ControlUnit|Mux2~3_combout )) # (!GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & ((\processor1|ControlUnit|NEXT_COMMAND 
// [1])))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|Mux2~3_combout ),
	.datac(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ),
	.datad(\processor1|ControlUnit|NEXT_COMMAND [1]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|NEXT_COMMAND [1]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|NEXT_COMMAND[1] .lut_mask = 16'hCFC0;
defparam \processor1|ControlUnit|NEXT_COMMAND[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N1
dffeas \processor1|ControlUnit|CONTROL_COMMAND[1] (
	.clk(!\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|ControlUnit|NEXT_COMMAND [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|ControlUnit|CONTROL_COMMAND[1] .is_wysiwyg = "true";
defparam \processor1|ControlUnit|CONTROL_COMMAND[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N30
cycloneive_lcell_comb \processor1|ControlUnit|Mux4~0 (
// Equation(s):
// \processor1|ControlUnit|Mux4~0_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [0] & (((!\processor1|ControlUnit|CONTROL_COMMAND [2])) # (!\processor1|ControlUnit|CONTROL_COMMAND [1]))) # (!\processor1|ControlUnit|CONTROL_COMMAND [0] & 
// ((\processor1|ControlUnit|CONTROL_COMMAND [4] $ (\processor1|ControlUnit|CONTROL_COMMAND [2]))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux4~0 .lut_mask = 16'h27FA;
defparam \processor1|ControlUnit|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N8
cycloneive_lcell_comb \processor1|ControlUnit|Mux4~1 (
// Equation(s):
// \processor1|ControlUnit|Mux4~1_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [0] & (\processor1|ControlUnit|CONTROL_COMMAND [1] & (\processor1|ControlUnit|CONTROL_COMMAND [4] $ (\processor1|ControlUnit|CONTROL_COMMAND [2]))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux4~1 .lut_mask = 16'h0880;
defparam \processor1|ControlUnit|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N10
cycloneive_lcell_comb \processor1|ControlUnit|Mux4~2 (
// Equation(s):
// \processor1|ControlUnit|Mux4~2_combout  = (!\processor1|ControlUnit|CONTROL_COMMAND [5] & ((\processor1|ControlUnit|CONTROL_COMMAND [3] & (\processor1|ControlUnit|Mux4~0_combout )) # (!\processor1|ControlUnit|CONTROL_COMMAND [3] & 
// ((\processor1|ControlUnit|Mux4~1_combout )))))

	.dataa(\processor1|ControlUnit|Mux4~0_combout ),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(\processor1|ControlUnit|Mux4~1_combout ),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux4~2 .lut_mask = 16'h2320;
defparam \processor1|ControlUnit|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N4
cycloneive_lcell_comb \processor1|ControlUnit|Mux4~3 (
// Equation(s):
// \processor1|ControlUnit|Mux4~3_combout  = (\processor1|ControlUnit|Mux4~2_combout ) # ((\processor1|ControlUnit|Decoder2~6_combout  & \processor1|ControlUnit|CONTROL_COMMAND [3]))

	.dataa(\processor1|ControlUnit|Mux4~2_combout ),
	.datab(\processor1|ControlUnit|Decoder2~6_combout ),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux4~3 .lut_mask = 16'hEAEA;
defparam \processor1|ControlUnit|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N0
cycloneive_lcell_comb \processor1|ControlUnit|NEXT_COMMAND[3] (
// Equation(s):
// \processor1|ControlUnit|NEXT_COMMAND [3] = (GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & (\processor1|ControlUnit|Mux4~3_combout )) # (!GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & ((\processor1|ControlUnit|NEXT_COMMAND 
// [3])))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|Mux4~3_combout ),
	.datac(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ),
	.datad(\processor1|ControlUnit|NEXT_COMMAND [3]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|NEXT_COMMAND [3]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|NEXT_COMMAND[3] .lut_mask = 16'hCFC0;
defparam \processor1|ControlUnit|NEXT_COMMAND[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N1
dffeas \processor1|ControlUnit|CONTROL_COMMAND[3] (
	.clk(!\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|ControlUnit|NEXT_COMMAND [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|ControlUnit|CONTROL_COMMAND[3] .is_wysiwyg = "true";
defparam \processor1|ControlUnit|CONTROL_COMMAND[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N22
cycloneive_lcell_comb \processor1|ControlUnit|Mux3~1 (
// Equation(s):
// \processor1|ControlUnit|Mux3~1_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [3] & ((\processor1|ControlUnit|CONTROL_COMMAND [5]) # ((\processor1|ControlUnit|CONTROL_COMMAND [1] & !\processor1|ControlUnit|CONTROL_COMMAND [2])))) # 
// (!\processor1|ControlUnit|CONTROL_COMMAND [3] & (((\processor1|ControlUnit|CONTROL_COMMAND [2] & !\processor1|ControlUnit|CONTROL_COMMAND [5]))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux3~1 .lut_mask = 16'hCC38;
defparam \processor1|ControlUnit|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N4
cycloneive_lcell_comb \processor1|ControlUnit|Mux3~0 (
// Equation(s):
// \processor1|ControlUnit|Mux3~0_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [3] & ((\processor1|ControlUnit|CONTROL_COMMAND [1] & (\processor1|ControlUnit|CONTROL_COMMAND [2])) # (!\processor1|ControlUnit|CONTROL_COMMAND [1] & 
// (!\processor1|ControlUnit|CONTROL_COMMAND [2] & \processor1|ControlUnit|CONTROL_COMMAND [5])))) # (!\processor1|ControlUnit|CONTROL_COMMAND [3] & (((\processor1|ControlUnit|CONTROL_COMMAND [5]))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [1]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [2]),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux3~0 .lut_mask = 16'hB780;
defparam \processor1|ControlUnit|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N16
cycloneive_lcell_comb \processor1|ControlUnit|Mux3~2 (
// Equation(s):
// \processor1|ControlUnit|Mux3~2_combout  = (\processor1|ControlUnit|Mux3~0_combout  & (!\processor1|ControlUnit|Mux3~1_combout )) # (!\processor1|ControlUnit|Mux3~0_combout  & (!\processor1|ControlUnit|CONTROL_COMMAND [0] & 
// ((\processor1|ControlUnit|Mux3~1_combout ) # (\processor1|ControlUnit|CONTROL_COMMAND [3]))))

	.dataa(\processor1|ControlUnit|Mux3~1_combout ),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datac(\processor1|ControlUnit|Mux3~0_combout ),
	.datad(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux3~2 .lut_mask = 16'h505E;
defparam \processor1|ControlUnit|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N2
cycloneive_lcell_comb \processor1|ControlUnit|Mux3~3 (
// Equation(s):
// \processor1|ControlUnit|Mux3~3_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [4] & (\processor1|ControlUnit|CONTROL_COMMAND [3] $ (((\processor1|ControlUnit|Mux3~1_combout ) # (!\processor1|ControlUnit|Mux3~2_combout ))))) # 
// (!\processor1|ControlUnit|CONTROL_COMMAND [4] & (((\processor1|ControlUnit|Mux3~2_combout ))))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datab(\processor1|ControlUnit|CONTROL_COMMAND [4]),
	.datac(\processor1|ControlUnit|Mux3~1_combout ),
	.datad(\processor1|ControlUnit|Mux3~2_combout ),
	.cin(gnd),
	.combout(\processor1|ControlUnit|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|Mux3~3 .lut_mask = 16'h7B44;
defparam \processor1|ControlUnit|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N0
cycloneive_lcell_comb \processor1|ControlUnit|NEXT_COMMAND[0] (
// Equation(s):
// \processor1|ControlUnit|NEXT_COMMAND [0] = (GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & (\processor1|ControlUnit|Mux3~3_combout )) # (!GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & ((\processor1|ControlUnit|NEXT_COMMAND 
// [0])))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|Mux3~3_combout ),
	.datac(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ),
	.datad(\processor1|ControlUnit|NEXT_COMMAND [0]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|NEXT_COMMAND [0]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|NEXT_COMMAND[0] .lut_mask = 16'hCFC0;
defparam \processor1|ControlUnit|NEXT_COMMAND[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N1
dffeas \processor1|ControlUnit|CONTROL_COMMAND[0] (
	.clk(!\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|ControlUnit|NEXT_COMMAND [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|ControlUnit|CONTROL_COMMAND[0] .is_wysiwyg = "true";
defparam \processor1|ControlUnit|CONTROL_COMMAND[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N22
cycloneive_lcell_comb \processor1|ControlUnit|WideOr22~1 (
// Equation(s):
// \processor1|ControlUnit|WideOr22~1_combout  = (\processor1|ControlUnit|CONTROL_COMMAND [0] & (\processor1|ControlUnit|Decoder2~6_combout  & \processor1|ControlUnit|CONTROL_COMMAND [3]))

	.dataa(\processor1|ControlUnit|CONTROL_COMMAND [0]),
	.datab(\processor1|ControlUnit|Decoder2~6_combout ),
	.datac(\processor1|ControlUnit|CONTROL_COMMAND [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|ControlUnit|WideOr22~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|WideOr22~1 .lut_mask = 16'h8080;
defparam \processor1|ControlUnit|WideOr22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N24
cycloneive_lcell_comb \processor1|ControlUnit|increment[6] (
// Equation(s):
// \processor1|ControlUnit|increment [6] = (GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & (\processor1|ControlUnit|WideOr22~1_combout )) # (!GLOBAL(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ) & ((\processor1|ControlUnit|increment [6])))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|WideOr22~1_combout ),
	.datac(\processor1|ControlUnit|WideOr38~1clkctrl_outclk ),
	.datad(\processor1|ControlUnit|increment [6]),
	.cin(gnd),
	.combout(\processor1|ControlUnit|increment [6]),
	.cout());
// synopsys translate_off
defparam \processor1|ControlUnit|increment[6] .lut_mask = 16'hCFC0;
defparam \processor1|ControlUnit|increment[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N28
cycloneive_lcell_comb \processor1|AR|Add0~28 (
// Equation(s):
// \processor1|AR|Add0~28_combout  = (\processor1|AR|data_out [14] & (\processor1|AR|Add0~27  $ (GND))) # (!\processor1|AR|data_out [14] & (!\processor1|AR|Add0~27  & VCC))
// \processor1|AR|Add0~29  = CARRY((\processor1|AR|data_out [14] & !\processor1|AR|Add0~27 ))

	.dataa(\processor1|AR|data_out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AR|Add0~27 ),
	.combout(\processor1|AR|Add0~28_combout ),
	.cout(\processor1|AR|Add0~29 ));
// synopsys translate_off
defparam \processor1|AR|Add0~28 .lut_mask = 16'hA50A;
defparam \processor1|AR|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N30
cycloneive_lcell_comb \processor1|AR|Add0~30 (
// Equation(s):
// \processor1|AR|Add0~30_combout  = \processor1|AR|Add0~29  $ (\processor1|AR|data_out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor1|AR|data_out [15]),
	.cin(\processor1|AR|Add0~29 ),
	.combout(\processor1|AR|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AR|Add0~30 .lut_mask = 16'h0FF0;
defparam \processor1|AR|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N2
cycloneive_lcell_comb \processor1|AR|data_out~2 (
// Equation(s):
// \processor1|AR|data_out~2_combout  = (\processor1|ControlUnit|increment [6] & (!\rst~q  & \processor1|AR|Add0~30_combout ))

	.dataa(\processor1|ControlUnit|increment [6]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\processor1|AR|Add0~30_combout ),
	.cin(gnd),
	.combout(\processor1|AR|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AR|data_out~2 .lut_mask = 16'h0A00;
defparam \processor1|AR|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N3
dffeas \processor1|AR|data_out[15] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AR|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor1|AR|data_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AR|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AR|data_out[15] .is_wysiwyg = "true";
defparam \processor1|AR|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N2
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout  = (\processor1|AR|data_out [14] & (!\processor1|AR|data_out [13] & \processor1|AR|data_out [15]))

	.dataa(\processor1|AR|data_out [14]),
	.datab(\processor1|AR|data_out [13]),
	.datac(\processor1|AR|data_out [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0 .lut_mask = 16'h2020;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~20 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout )) 
// # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout )))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~20 .lut_mask = 16'hE5E0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N6
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~21 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~21_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout  & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ) # 
// ((!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout  & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~21 .lut_mask = 16'hDA8A;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~22 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ) # 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  
// & ((!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~22 .lut_mask = 16'hF0CA;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~23 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~23_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout  & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ) # 
// ((!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout  & 
// (((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & \datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~23 .lut_mask = 16'hB8CC;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N28
cycloneive_lcell_comb \processor1|bus1|Mux18~2 (
// Equation(s):
// \processor1|bus1|Mux18~2_combout  = (\processor1|ControlUnit|read_enable [0] & \processor1|reg_r|data_out [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor1|ControlUnit|read_enable [0]),
	.datad(\processor1|reg_r|data_out [5]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux18~2 .lut_mask = 16'hF000;
defparam \processor1|bus1|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N20
cycloneive_lcell_comb \processor1|bus1|Mux18~3 (
// Equation(s):
// \processor1|bus1|Mux18~3_combout  = (\processor1|bus1|Mux23~3_combout  & ((\processor1|bus1|Mux23~4_combout  & (\processor1|reg_r3|data_out [5])) # (!\processor1|bus1|Mux23~4_combout  & ((\processor1|bus1|Mux18~2_combout ))))) # 
// (!\processor1|bus1|Mux23~3_combout  & (((!\processor1|bus1|Mux23~4_combout ))))

	.dataa(\processor1|reg_r3|data_out [5]),
	.datab(\processor1|bus1|Mux23~3_combout ),
	.datac(\processor1|bus1|Mux23~4_combout ),
	.datad(\processor1|bus1|Mux18~2_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux18~3 .lut_mask = 16'h8F83;
defparam \processor1|bus1|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N6
cycloneive_lcell_comb \processor1|bus1|Mux18~4 (
// Equation(s):
// \processor1|bus1|Mux18~4_combout  = (\processor1|ControlUnit|read_enable [3] & ((\processor1|bus1|Mux18~3_combout  & ((\processor1|IR|data_out [5]))) # (!\processor1|bus1|Mux18~3_combout  & (\processor1|PC|data_out [5])))) # 
// (!\processor1|ControlUnit|read_enable [3] & (((\processor1|bus1|Mux18~3_combout ))))

	.dataa(\processor1|PC|data_out [5]),
	.datab(\processor1|ControlUnit|read_enable [3]),
	.datac(\processor1|IR|data_out [5]),
	.datad(\processor1|bus1|Mux18~3_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux18~4 .lut_mask = 16'hF388;
defparam \processor1|bus1|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N8
cycloneive_lcell_comb \processor1|bus1|Mux18~5 (
// Equation(s):
// \processor1|bus1|Mux18~5_combout  = (\processor1|bus1|Mux18~4_combout  & ((\processor1|ControlUnit|read_enable [2]) # (!\processor1|ControlUnit|read_enable [3])))

	.dataa(gnd),
	.datab(\processor1|ControlUnit|read_enable [2]),
	.datac(\processor1|ControlUnit|read_enable [3]),
	.datad(\processor1|bus1|Mux18~4_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux18~5 .lut_mask = 16'hCF00;
defparam \processor1|bus1|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N0
cycloneive_lcell_comb \processor1|bus1|Mux18~0 (
// Equation(s):
// \processor1|bus1|Mux18~0_combout  = (\processor1|ControlUnit|read_enable [0] & (((\processor1|AR|data_out [5]) # (\processor1|ControlUnit|read_enable [2])))) # (!\processor1|ControlUnit|read_enable [0] & (\processor1|STXZ|data_out [5] & 
// ((!\processor1|ControlUnit|read_enable [2]))))

	.dataa(\processor1|STXZ|data_out [5]),
	.datab(\processor1|AR|data_out [5]),
	.datac(\processor1|ControlUnit|read_enable [0]),
	.datad(\processor1|ControlUnit|read_enable [2]),
	.cin(gnd),
	.combout(\processor1|bus1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux18~0 .lut_mask = 16'hF0CA;
defparam \processor1|bus1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N10
cycloneive_lcell_comb \processor1|bus1|Mux18~1 (
// Equation(s):
// \processor1|bus1|Mux18~1_combout  = (\processor1|ControlUnit|read_enable [2] & ((\processor1|bus1|Mux18~0_combout  & (\instructionmemory|altsyncram_component|auto_generated|q_a [5])) # (!\processor1|bus1|Mux18~0_combout  & ((\processor1|AC|data_out 
// [5]))))) # (!\processor1|ControlUnit|read_enable [2] & (((\processor1|bus1|Mux18~0_combout ))))

	.dataa(\instructionmemory|altsyncram_component|auto_generated|q_a [5]),
	.datab(\processor1|ControlUnit|read_enable [2]),
	.datac(\processor1|AC|data_out [5]),
	.datad(\processor1|bus1|Mux18~0_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux18~1 .lut_mask = 16'hBBC0;
defparam \processor1|bus1|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneive_lcell_comb \processor1|bus1|Mux18~6 (
// Equation(s):
// \processor1|bus1|Mux18~6_combout  = (\processor1|bus1|Mux23~8_combout  & ((\processor1|bus1|Mux23~9_combout  & ((\processor1|bus1|Mux18~1_combout ))) # (!\processor1|bus1|Mux23~9_combout  & (\processor1|bus1|Mux18~5_combout )))) # 
// (!\processor1|bus1|Mux23~8_combout  & (((!\processor1|bus1|Mux23~9_combout ))))

	.dataa(\processor1|bus1|Mux23~8_combout ),
	.datab(\processor1|bus1|Mux18~5_combout ),
	.datac(\processor1|bus1|Mux23~9_combout ),
	.datad(\processor1|bus1|Mux18~1_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux18~6 .lut_mask = 16'hAD0D;
defparam \processor1|bus1|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneive_lcell_comb \processor1|bus1|Mux18~7 (
// Equation(s):
// \processor1|bus1|Mux18~7_combout  = (\processor1|ControlUnit|read_enable [4] & ((\processor1|bus1|Mux18~6_combout  & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~23_combout ))) # (!\processor1|bus1|Mux18~6_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~21_combout )))) # (!\processor1|ControlUnit|read_enable [4] & (((\processor1|bus1|Mux18~6_combout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~21_combout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux6|_~23_combout ),
	.datac(\processor1|ControlUnit|read_enable [4]),
	.datad(\processor1|bus1|Mux18~6_combout ),
	.cin(gnd),
	.combout(\processor1|bus1|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|bus1|Mux18~7 .lut_mask = 16'hCFA0;
defparam \processor1|bus1|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N10
cycloneive_lcell_comb \processor1|AR|Add0~10 (
// Equation(s):
// \processor1|AR|Add0~10_combout  = (\processor1|AR|data_out [5] & (!\processor1|AR|Add0~9 )) # (!\processor1|AR|data_out [5] & ((\processor1|AR|Add0~9 ) # (GND)))
// \processor1|AR|Add0~11  = CARRY((!\processor1|AR|Add0~9 ) # (!\processor1|AR|data_out [5]))

	.dataa(gnd),
	.datab(\processor1|AR|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AR|Add0~9 ),
	.combout(\processor1|AR|Add0~10_combout ),
	.cout(\processor1|AR|Add0~11 ));
// synopsys translate_off
defparam \processor1|AR|Add0~10 .lut_mask = 16'h3C3F;
defparam \processor1|AR|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N28
cycloneive_lcell_comb \processor1|AR|data_out~9 (
// Equation(s):
// \processor1|AR|data_out~9_combout  = (\processor1|ControlUnit|increment [6] & (((\processor1|AR|Add0~10_combout )))) # (!\processor1|ControlUnit|increment [6] & (\processor1|bus1|Mux18~7_combout  & ((\processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|bus1|Mux18~7_combout ),
	.datab(\processor1|ControlUnit|increment [6]),
	.datac(\processor1|AR|Add0~10_combout ),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|AR|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AR|data_out~9 .lut_mask = 16'hE2C0;
defparam \processor1|AR|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N29
dffeas \processor1|AR|data_out[5] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AR|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|AR|data_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AR|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AR|data_out[5] .is_wysiwyg = "true";
defparam \processor1|AR|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N12
cycloneive_lcell_comb \processor1|AR|Add0~12 (
// Equation(s):
// \processor1|AR|Add0~12_combout  = (\processor1|AR|data_out [6] & (\processor1|AR|Add0~11  $ (GND))) # (!\processor1|AR|data_out [6] & (!\processor1|AR|Add0~11  & VCC))
// \processor1|AR|Add0~13  = CARRY((\processor1|AR|data_out [6] & !\processor1|AR|Add0~11 ))

	.dataa(\processor1|AR|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AR|Add0~11 ),
	.combout(\processor1|AR|Add0~12_combout ),
	.cout(\processor1|AR|Add0~13 ));
// synopsys translate_off
defparam \processor1|AR|Add0~12 .lut_mask = 16'hA50A;
defparam \processor1|AR|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N6
cycloneive_lcell_comb \processor1|AR|data_out~10 (
// Equation(s):
// \processor1|AR|data_out~10_combout  = (\processor1|ControlUnit|increment [6] & (\processor1|AR|Add0~12_combout )) # (!\processor1|ControlUnit|increment [6] & (((\processor1|bus1|Mux17~7_combout  & \processor1|bus1|Mux23~14_combout ))))

	.dataa(\processor1|AR|Add0~12_combout ),
	.datab(\processor1|ControlUnit|increment [6]),
	.datac(\processor1|bus1|Mux17~7_combout ),
	.datad(\processor1|bus1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\processor1|AR|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AR|data_out~10 .lut_mask = 16'hB888;
defparam \processor1|AR|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N7
dffeas \processor1|AR|data_out[6] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AR|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|AR|data_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AR|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AR|data_out[6] .is_wysiwyg = "true";
defparam \processor1|AR|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N14
cycloneive_lcell_comb \processor1|AR|Add0~14 (
// Equation(s):
// \processor1|AR|Add0~14_combout  = (\processor1|AR|data_out [7] & (!\processor1|AR|Add0~13 )) # (!\processor1|AR|data_out [7] & ((\processor1|AR|Add0~13 ) # (GND)))
// \processor1|AR|Add0~15  = CARRY((!\processor1|AR|Add0~13 ) # (!\processor1|AR|data_out [7]))

	.dataa(gnd),
	.datab(\processor1|AR|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AR|Add0~13 ),
	.combout(\processor1|AR|Add0~14_combout ),
	.cout(\processor1|AR|Add0~15 ));
// synopsys translate_off
defparam \processor1|AR|Add0~14 .lut_mask = 16'h3C3F;
defparam \processor1|AR|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N16
cycloneive_lcell_comb \processor1|AR|data_out~11 (
// Equation(s):
// \processor1|AR|data_out~11_combout  = (\processor1|ControlUnit|increment [6] & (\processor1|AR|Add0~14_combout )) # (!\processor1|ControlUnit|increment [6] & (((\processor1|bus1|Mux23~14_combout  & \processor1|bus1|Mux16~6_combout ))))

	.dataa(\processor1|AR|Add0~14_combout ),
	.datab(\processor1|bus1|Mux23~14_combout ),
	.datac(\processor1|ControlUnit|increment [6]),
	.datad(\processor1|bus1|Mux16~6_combout ),
	.cin(gnd),
	.combout(\processor1|AR|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AR|data_out~11 .lut_mask = 16'hACA0;
defparam \processor1|AR|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N17
dffeas \processor1|AR|data_out[7] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AR|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\processor1|AR|data_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AR|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AR|data_out[7] .is_wysiwyg = "true";
defparam \processor1|AR|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N16
cycloneive_lcell_comb \processor1|AR|Add0~16 (
// Equation(s):
// \processor1|AR|Add0~16_combout  = (\processor1|AR|data_out [8] & (\processor1|AR|Add0~15  $ (GND))) # (!\processor1|AR|data_out [8] & (!\processor1|AR|Add0~15  & VCC))
// \processor1|AR|Add0~17  = CARRY((\processor1|AR|data_out [8] & !\processor1|AR|Add0~15 ))

	.dataa(\processor1|AR|data_out [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AR|Add0~15 ),
	.combout(\processor1|AR|Add0~16_combout ),
	.cout(\processor1|AR|Add0~17 ));
// synopsys translate_off
defparam \processor1|AR|Add0~16 .lut_mask = 16'hA50A;
defparam \processor1|AR|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N24
cycloneive_lcell_comb \processor1|AR|data_out~12 (
// Equation(s):
// \processor1|AR|data_out~12_combout  = (!\rst~q  & (\processor1|AR|Add0~16_combout  & \processor1|ControlUnit|increment [6]))

	.dataa(\rst~q ),
	.datab(\processor1|AR|Add0~16_combout ),
	.datac(\processor1|ControlUnit|increment [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|AR|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AR|data_out~12 .lut_mask = 16'h4040;
defparam \processor1|AR|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N25
dffeas \processor1|AR|data_out[8] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AR|data_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor1|AR|data_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AR|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AR|data_out[8] .is_wysiwyg = "true";
defparam \processor1|AR|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N18
cycloneive_lcell_comb \processor1|AR|Add0~18 (
// Equation(s):
// \processor1|AR|Add0~18_combout  = (\processor1|AR|data_out [9] & (!\processor1|AR|Add0~17 )) # (!\processor1|AR|data_out [9] & ((\processor1|AR|Add0~17 ) # (GND)))
// \processor1|AR|Add0~19  = CARRY((!\processor1|AR|Add0~17 ) # (!\processor1|AR|data_out [9]))

	.dataa(\processor1|AR|data_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AR|Add0~17 ),
	.combout(\processor1|AR|Add0~18_combout ),
	.cout(\processor1|AR|Add0~19 ));
// synopsys translate_off
defparam \processor1|AR|Add0~18 .lut_mask = 16'h5A5F;
defparam \processor1|AR|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N26
cycloneive_lcell_comb \processor1|AR|data_out~13 (
// Equation(s):
// \processor1|AR|data_out~13_combout  = (!\rst~q  & (\processor1|AR|Add0~18_combout  & \processor1|ControlUnit|increment [6]))

	.dataa(\rst~q ),
	.datab(\processor1|AR|Add0~18_combout ),
	.datac(\processor1|ControlUnit|increment [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|AR|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AR|data_out~13 .lut_mask = 16'h4040;
defparam \processor1|AR|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N27
dffeas \processor1|AR|data_out[9] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AR|data_out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor1|AR|data_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AR|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AR|data_out[9] .is_wysiwyg = "true";
defparam \processor1|AR|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N20
cycloneive_lcell_comb \processor1|AR|Add0~20 (
// Equation(s):
// \processor1|AR|Add0~20_combout  = (\processor1|AR|data_out [10] & (\processor1|AR|Add0~19  $ (GND))) # (!\processor1|AR|data_out [10] & (!\processor1|AR|Add0~19  & VCC))
// \processor1|AR|Add0~21  = CARRY((\processor1|AR|data_out [10] & !\processor1|AR|Add0~19 ))

	.dataa(\processor1|AR|data_out [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AR|Add0~19 ),
	.combout(\processor1|AR|Add0~20_combout ),
	.cout(\processor1|AR|Add0~21 ));
// synopsys translate_off
defparam \processor1|AR|Add0~20 .lut_mask = 16'hA50A;
defparam \processor1|AR|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N8
cycloneive_lcell_comb \processor1|AR|data_out~14 (
// Equation(s):
// \processor1|AR|data_out~14_combout  = (\processor1|AR|Add0~20_combout  & (\processor1|ControlUnit|increment [6] & !\rst~q ))

	.dataa(gnd),
	.datab(\processor1|AR|Add0~20_combout ),
	.datac(\processor1|ControlUnit|increment [6]),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\processor1|AR|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AR|data_out~14 .lut_mask = 16'h00C0;
defparam \processor1|AR|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N9
dffeas \processor1|AR|data_out[10] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AR|data_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor1|AR|data_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AR|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AR|data_out[10] .is_wysiwyg = "true";
defparam \processor1|AR|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N22
cycloneive_lcell_comb \processor1|AR|Add0~22 (
// Equation(s):
// \processor1|AR|Add0~22_combout  = (\processor1|AR|data_out [11] & (!\processor1|AR|Add0~21 )) # (!\processor1|AR|data_out [11] & ((\processor1|AR|Add0~21 ) # (GND)))
// \processor1|AR|Add0~23  = CARRY((!\processor1|AR|Add0~21 ) # (!\processor1|AR|data_out [11]))

	.dataa(gnd),
	.datab(\processor1|AR|data_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AR|Add0~21 ),
	.combout(\processor1|AR|Add0~22_combout ),
	.cout(\processor1|AR|Add0~23 ));
// synopsys translate_off
defparam \processor1|AR|Add0~22 .lut_mask = 16'h3C3F;
defparam \processor1|AR|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N20
cycloneive_lcell_comb \processor1|AR|data_out~15 (
// Equation(s):
// \processor1|AR|data_out~15_combout  = (!\rst~q  & (\processor1|AR|Add0~22_combout  & \processor1|ControlUnit|increment [6]))

	.dataa(\rst~q ),
	.datab(\processor1|AR|Add0~22_combout ),
	.datac(\processor1|ControlUnit|increment [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|AR|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AR|data_out~15 .lut_mask = 16'h4040;
defparam \processor1|AR|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N21
dffeas \processor1|AR|data_out[11] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AR|data_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor1|AR|data_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AR|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AR|data_out[11] .is_wysiwyg = "true";
defparam \processor1|AR|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N24
cycloneive_lcell_comb \processor1|AR|Add0~24 (
// Equation(s):
// \processor1|AR|Add0~24_combout  = (\processor1|AR|data_out [12] & (\processor1|AR|Add0~23  $ (GND))) # (!\processor1|AR|data_out [12] & (!\processor1|AR|Add0~23  & VCC))
// \processor1|AR|Add0~25  = CARRY((\processor1|AR|data_out [12] & !\processor1|AR|Add0~23 ))

	.dataa(gnd),
	.datab(\processor1|AR|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AR|Add0~23 ),
	.combout(\processor1|AR|Add0~24_combout ),
	.cout(\processor1|AR|Add0~25 ));
// synopsys translate_off
defparam \processor1|AR|Add0~24 .lut_mask = 16'hC30C;
defparam \processor1|AR|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
cycloneive_lcell_comb \processor1|AR|data_out~16 (
// Equation(s):
// \processor1|AR|data_out~16_combout  = (\processor1|AR|Add0~24_combout  & (\processor1|ControlUnit|increment [6] & !\rst~q ))

	.dataa(gnd),
	.datab(\processor1|AR|Add0~24_combout ),
	.datac(\processor1|ControlUnit|increment [6]),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\processor1|AR|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AR|data_out~16 .lut_mask = 16'h00C0;
defparam \processor1|AR|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N19
dffeas \processor1|AR|data_out[12] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AR|data_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor1|AR|data_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AR|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AR|data_out[12] .is_wysiwyg = "true";
defparam \processor1|AR|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N26
cycloneive_lcell_comb \processor1|AR|Add0~26 (
// Equation(s):
// \processor1|AR|Add0~26_combout  = (\processor1|AR|data_out [13] & (!\processor1|AR|Add0~25 )) # (!\processor1|AR|data_out [13] & ((\processor1|AR|Add0~25 ) # (GND)))
// \processor1|AR|Add0~27  = CARRY((!\processor1|AR|Add0~25 ) # (!\processor1|AR|data_out [13]))

	.dataa(\processor1|AR|data_out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor1|AR|Add0~25 ),
	.combout(\processor1|AR|Add0~26_combout ),
	.cout(\processor1|AR|Add0~27 ));
// synopsys translate_off
defparam \processor1|AR|Add0~26 .lut_mask = 16'h5A5F;
defparam \processor1|AR|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N16
cycloneive_lcell_comb \processor1|AR|data_out~0 (
// Equation(s):
// \processor1|AR|data_out~0_combout  = (!\rst~q  & (\processor1|AR|Add0~26_combout  & \processor1|ControlUnit|increment [6]))

	.dataa(\rst~q ),
	.datab(\processor1|AR|Add0~26_combout ),
	.datac(\processor1|ControlUnit|increment [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|AR|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AR|data_out~0 .lut_mask = 16'h4040;
defparam \processor1|AR|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N17
dffeas \processor1|AR|data_out[13] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AR|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor1|AR|data_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AR|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AR|data_out[13] .is_wysiwyg = "true";
defparam \processor1|AR|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N12
cycloneive_lcell_comb \processor1|AR|data_out~3 (
// Equation(s):
// \processor1|AR|data_out~3_combout  = (!\rst~q  & (\processor1|AR|Add0~28_combout  & \processor1|ControlUnit|increment [6]))

	.dataa(\rst~q ),
	.datab(\processor1|AR|Add0~28_combout ),
	.datac(\processor1|ControlUnit|increment [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor1|AR|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor1|AR|data_out~3 .lut_mask = 16'h4040;
defparam \processor1|AR|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N13
dffeas \processor1|AR|data_out[14] (
	.clk(\clock_divider1|clockout~clkctrl_outclk ),
	.d(\processor1|AR|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor1|AR|data_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor1|AR|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor1|AR|data_out[14] .is_wysiwyg = "true";
defparam \processor1|AR|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N8
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout  = (\processor1|AR|data_out [14] & (!\processor1|AR|data_out [15] & \processor1|AR|data_out [13]))

	.dataa(\processor1|AR|data_out [14]),
	.datab(\processor1|AR|data_out [15]),
	.datac(gnd),
	.datad(\processor1|AR|data_out [13]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0 .lut_mask = 16'h2200;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~0 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 )))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b 
// [0] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 )))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~0 .lut_mask = 16'hBA98;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N4
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~1 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~1_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 )) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ))))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~1 .lut_mask = 16'hAFC0;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~2 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 
// ))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~2 .lut_mask = 16'hF4A4;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~3 (
// Equation(s):
// \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~3_combout  = (\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout  & 
// ((\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout  & 
// (\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 )))) # (!\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (((\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout ))))

	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datac(\datamemory|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~3 .lut_mask = 16'hF588;
defparam \datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 (
	.dataa(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~1_combout ),
	.datab(\datamemory|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\datamemory|altsyncram_component|auto_generated|altsyncram1|mux7|_~3_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 .lut_mask = 16'hEE22;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N25
dffeas \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ),
	.asdata(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N4
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\datamemory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datab(\datamemory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'h5D08;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N24
cycloneive_lcell_comb \datamemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(\datamemory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cin(gnd),
	.combout(\datamemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'hF5A0;
defparam \datamemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datad(\datamemory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .lut_mask = 16'hE000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y39_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y40_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y40_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
