{
  "paper_id": "2005.09748v1",
  "title": "The Virtual Block Interface: A Flexible Alternative to the Conventional Virtual Memory Framework",
  "abstract": "Abstract\nComputers continue to diversify with respect to system designs, emerging memory technologies, and application memory demands. Unfortunately, continually adapting the conventional virtual memory framework to each possible system configuration is challenging, and often results in performance loss or requires non-trivial workarounds.\nTo address these challenges, we propose a new virtual memory framework, the Virtual Block Interface (VBI). We design VBI based on the key idea that delegating memory management duties to hardware can reduce the overheads and software complexity associated with virtual memory. VBI introduces a set of variable-sized virtual blocks (VBs) to applications. Each VB is a contiguous region of the globally-visible VBI address space, and an application can allocate each semantically meaningful unit of information (e.g., a data structure) in a separate VB.\nVBI decouples access protection from memory allocation and address translation. While the OS controls which programs have access to which VBs, dedicated hardware in the memory controller manages the physical memory allocation and address translation of the VBs. This approach enables several architectural optimizations to (1) efficiently and flexibly cater to different and increasingly diverse system configurations, and (2) eliminate key inefficiencies of conventional virtual memory.\nWe demonstrate the benefits of VBI with two important use cases: (1) reducing the overheads of address translation (for both native execution and virtual machine environments), as VBI reduces the number of translation requests and associated memory accesses; and (2) two heterogeneous main memory architectures, where VBI increases the effectiveness of managing fast memory regions. For both cases, VBI significantly improves performance over conventional virtual memory.",
  "reference_labels": [
    {
      "index": 0,
      "title": "“Separating Translation from Protection in Address Spaces with Dynamic Remapping",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 1,
      "title": "Separating Translation from Protection in Address Spaces with Dynamic Remapping",
      "abstract": "",
      "year": "2017",
      "venue": "HotOS",
      "authors": "R. Achermann et al."
    },
    {
      "index": 2,
      "title": "Mitosis: Transparently Self-Replicating Page-Tables for Large-Memory Machines",
      "abstract": "",
      "year": "2020",
      "venue": "ASPLOS",
      "authors": "R. Achermann et al.",
      "orig_title": "Mitosis: Transparently Self-Replicating Page-Tables for Large-Memory Machines",
      "paper_id": "1910.05398v2"
    },
    {
      "index": 3,
      "title": "Virtual Memory System",
      "abstract": "",
      "year": "1973",
      "venue": "U.S. Patent 3 781 808",
      "authors": "T. Ahearn et al."
    },
    {
      "index": 4,
      "title": "Do-It-Yourself Virtual Memory Translation",
      "abstract": "",
      "year": "2017",
      "venue": "ISCA",
      "authors": "H. Alam et al."
    },
    {
      "index": 5,
      "title": "Arm® Architecture Reference Manual: ARMv8, for ARMv8-A Architecture Profile",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": "Arm Ltd."
    },
    {
      "index": 6,
      "title": "Pinnacle: IBM MXT in a Memory Controller Chip",
      "abstract": "",
      "year": "2001",
      "venue": "IEEE Micro",
      "authors": "S. Arramreddy et al."
    },
    {
      "index": 7,
      "title": "Mosaic: A GPU Memory Manager with Application-Transparent Support for Multiple Page Sizes",
      "abstract": "",
      "year": "2017",
      "venue": "MICRO",
      "authors": "R. Ausavarungnirun et al."
    },
    {
      "index": 8,
      "title": "MASK: Redesigning the GPU Memory Hierarchy to Support Multi-Application Concurrency",
      "abstract": "",
      "year": "2018",
      "venue": "ASPLOS",
      "authors": "R. Ausavarungnirun et al."
    },
    {
      "index": 9,
      "title": "Translation Caching: Skip, Don’t Walk (the Page Table)",
      "abstract": "",
      "year": "2010",
      "venue": "ISCA",
      "authors": "T. W. Barr et al."
    },
    {
      "index": 10,
      "title": "SpecTLB: A Mechanism for Speculative Address Translation",
      "abstract": "",
      "year": "2011",
      "venue": "ISCA",
      "authors": "T. W. Barr et al."
    },
    {
      "index": 11,
      "title": "Efficient Virtual Memory for Big Memory Servers",
      "abstract": "",
      "year": "2013",
      "venue": "ISCA",
      "authors": "A. Basu et al."
    },
    {
      "index": 12,
      "title": "The Multikernel: A New OS Architecture for Scalable Multicore Systems",
      "abstract": "",
      "year": "2009",
      "venue": "SOSP",
      "authors": "A. Baumann et al."
    },
    {
      "index": 13,
      "title": "Scalable Distributed Shared Last-Level TLBs Using Low-Latency Interconnects",
      "abstract": "",
      "year": "2018",
      "venue": "MICRO",
      "authors": "S. Bharadwaj et al."
    },
    {
      "index": 14,
      "title": "Accelerating Two-Dimensional Page Walks for Virtualized Systems",
      "abstract": "",
      "year": "2008",
      "venue": "ASPLOS",
      "authors": "R. Bhargava et al."
    },
    {
      "index": 15,
      "title": "Large-Reach Memory Management Unit Caches",
      "abstract": "",
      "year": "2013",
      "venue": "MICRO",
      "authors": "A. Bhattacharjee"
    },
    {
      "index": 16,
      "title": "Shared Last-Level TLBs for Chip Multiprocessors",
      "abstract": "",
      "year": "2011",
      "venue": "ISCA",
      "authors": "A. Bhattacharjee et al."
    },
    {
      "index": 17,
      "title": "Characterizing the TLB Behavior of Emerging Parallel Workloads on Chip Multiprocessors",
      "abstract": "",
      "year": "2009",
      "venue": "PACT",
      "authors": "A. Bhattacharjee and M. Martonosi"
    },
    {
      "index": 18,
      "title": "Virtual-Address Caches Part 1: Problems and Solutions in Uniprocessors",
      "abstract": "",
      "year": "1997",
      "venue": "IEEE Micro",
      "authors": "M. Cekleov and M. Dubois"
    },
    {
      "index": 19,
      "title": "Virtual-Address Caches Part 2: Multiprocessor Issues",
      "abstract": "",
      "year": "1997",
      "venue": "IEEE Micro",
      "authors": "M. Cekleov and M. Dubois"
    },
    {
      "index": 20,
      "title": "A High-Performance Memory Allocator for Object-Oriented Systems",
      "abstract": "",
      "year": "1996",
      "venue": "TC",
      "authors": "J. M. Chang and E. F. Gehringer"
    },
    {
      "index": 21,
      "title": "Architectural Support for Dynamic Memory Management",
      "abstract": "",
      "year": "2000",
      "venue": "ICCD",
      "authors": "J. M. Chang et al."
    },
    {
      "index": 22,
      "title": "Understanding Latency Variation in Modern DRAM Chips: Experimental Characterization, Analysis, and Optimization",
      "abstract": "",
      "year": "2016",
      "venue": "SIGMETRICS",
      "authors": "K. K. Chang et al."
    },
    {
      "index": 23,
      "title": "Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM",
      "abstract": "",
      "year": "2016",
      "venue": "HPCA",
      "authors": "K. K. Chang et al."
    },
    {
      "index": 24,
      "title": "Sharing and Protection in a Single-Address-Space Operating System",
      "abstract": "",
      "year": "1994",
      "venue": "TOCS",
      "authors": "J. S. Chase et al."
    },
    {
      "index": 25,
      "title": "Lightweight Shared Objects in a 64-bit Operating System",
      "abstract": "",
      "year": "1992",
      "venue": "OOPSLA",
      "authors": "J. S. Chase et al."
    },
    {
      "index": 26,
      "title": "Efficient Address Translation for Architectures with Multiple Page Sizes",
      "abstract": "",
      "year": "2017",
      "venue": "ASPLOS",
      "authors": "G. Cox and A. Bhattacharjee"
    },
    {
      "index": 27,
      "title": "Dynamo: Amazon’s Highly Available Key-Value Store",
      "abstract": "",
      "year": "2007",
      "venue": "SOSP",
      "authors": "G. DeCandia et al."
    },
    {
      "index": 28,
      "title": "Virtual Memory",
      "abstract": "",
      "year": "1970",
      "venue": "CSUR",
      "authors": "P. J. Denning"
    },
    {
      "index": 29,
      "title": "PDRAM: A Hybrid PRAM and DRAM Main Memory System",
      "abstract": "",
      "year": "2009",
      "venue": "DAC",
      "authors": "G. Dhiman et al."
    },
    {
      "index": 30,
      "title": "Supporting Superpages in Non-Contiguous Physical Memory",
      "abstract": "",
      "year": "2015",
      "venue": "HPCA",
      "authors": "Y. Du et al."
    },
    {
      "index": 31,
      "title": "SpaceJMP: Programming with Multiple Virtual Address Spaces",
      "abstract": "",
      "year": "2016",
      "venue": "ASPLOS",
      "authors": "I. El Hajj et al."
    },
    {
      "index": 32,
      "title": "AVM: Application-Level Virtual Memory",
      "abstract": "",
      "year": "1995",
      "venue": "HotOS",
      "authors": "D. R. Engler et al."
    },
    {
      "index": 33,
      "title": "Exokernel: An Operating System Architecture for Application-Level Resource Management",
      "abstract": "",
      "year": "1995",
      "venue": "SOSP",
      "authors": "D. R. Engler et al."
    },
    {
      "index": 34,
      "title": "Exploiting Parallelization on Address Translation: Shared Page Walk Cache",
      "abstract": "",
      "year": "2014",
      "venue": "OMHI",
      "authors": "A. Esteve et al."
    },
    {
      "index": 35,
      "title": "RocksDB: A Persistent Key–Value Store",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": "Facebook, Inc."
    },
    {
      "index": 36,
      "title": "Nested Virtualization in Azure",
      "abstract": "",
      "year": "2017",
      "venue": "Microsoft Corp.",
      "authors": "J. Fan"
    },
    {
      "index": 37,
      "title": "Distributed Caching with Memcached",
      "abstract": "",
      "year": "2004",
      "venue": "Linux J.",
      "authors": "B. Fitzpatrick"
    },
    {
      "index": 38,
      "title": "Dynamic Storage Allocation in the Atlas Computer, Including an Automatic Use of a Backing Store",
      "abstract": "",
      "year": "1961",
      "venue": "CACM",
      "authors": "J. Fotheringham"
    },
    {
      "index": 39,
      "title": "Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks",
      "abstract": "",
      "year": "2014",
      "venue": "MICRO",
      "authors": "J. Gandhi et al."
    },
    {
      "index": 40,
      "title": "Agile Paging: Exceeding the Best of Nested and Shadow Paging",
      "abstract": "",
      "year": "2016",
      "venue": "ISCA",
      "authors": "J. Gandhi et al."
    },
    {
      "index": 41,
      "title": "Range Translations for Fast Virtual Memory",
      "abstract": "",
      "year": "2016",
      "venue": "IEEE Micro",
      "authors": "J. Gandhi et al."
    },
    {
      "index": 42,
      "title": "Not Your Parents’ Physical Address Space",
      "abstract": "",
      "year": "2015",
      "venue": "HotOS",
      "authors": "S. Gerber et al."
    },
    {
      "index": 43,
      "title": "Compute Engine: Enabling Nested Virtualization for VM Instances",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": "Google, Inc."
    },
    {
      "index": 44,
      "title": "Graph 500 Large-Scale Benchmarks",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": "Graph 500"
    },
    {
      "index": 45,
      "title": "Reliability-Aware Data Placement for Heterogeneous Memory Architecture",
      "abstract": "",
      "year": "2018",
      "venue": "HPCA",
      "authors": "M. Gupta et al."
    },
    {
      "index": 46,
      "title": "Self-Paging in the Nemesis Operating System",
      "abstract": "",
      "year": "1999",
      "venue": "OSDI",
      "authors": "S. M. Hand"
    },
    {
      "index": 47,
      "title": "Devirtualizing Memory in Heterogeneous Systems",
      "abstract": "",
      "year": "2018",
      "venue": "ASPLOS",
      "authors": "S. Haria et al."
    },
    {
      "index": 48,
      "title": "TailBench Benchmark Suite",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": "Harshad Kasture and Daniel Sanchez"
    },
    {
      "index": 49,
      "title": "The Mungi Single-Address-Space Operating System",
      "abstract": "",
      "year": "1998",
      "venue": "SPRE",
      "authors": "G. Heiser et al."
    },
    {
      "index": 50,
      "title": "PA-RISC 1.1 Architecture and Instruction Set Reference Manual, Third Edition",
      "abstract": "",
      "year": "1994",
      "venue": "",
      "authors": "Hewlett-Packard Company"
    },
    {
      "index": 51,
      "title": "“Unified Address Translation for Memory-Mapped SSDs with FlashMap",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 52,
      "title": "“5-Level Paging and 5-Level EPT",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 53,
      "title": "Intel® 64 and IA-32 Architectures Software Developer’s Manual",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 54,
      "title": "PowerPC® Microprocessor Family: The Programming Environments Manual for 32 and 64-bit Microprocessors",
      "abstract": "",
      "year": "2005",
      "venue": "",
      "authors": ""
    },
    {
      "index": 55,
      "title": "“Virtual Memory in Contemporary Microprocessors",
      "abstract": "",
      "year": "1998",
      "venue": "",
      "authors": ""
    },
    {
      "index": 56,
      "title": "“CHOP: Adaptive Filter-Based DRAM Caching for CMP Server Platforms",
      "abstract": "",
      "year": "2010",
      "venue": "",
      "authors": ""
    },
    {
      "index": 57,
      "title": "“Application Performance and Flexibility on Exokernel Systems",
      "abstract": "",
      "year": "1997",
      "venue": "",
      "authors": ""
    },
    {
      "index": 58,
      "title": "“Redundant Memory Mappings for Fast Access to Large Memories",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 59,
      "title": "“Energy-Efficient Address Translation",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 60,
      "title": "“Performance Analysis of the Memory Management Unit Under Scale-Out Workloads",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 61,
      "title": "“A New Perspective for Efficient Virtual-Cache Coherence",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 62,
      "title": "“One-Level Storage System",
      "abstract": "",
      "year": "1962",
      "venue": "",
      "authors": ""
    },
    {
      "index": 63,
      "title": "“Solar-DRAM: Reducing DRAM Access Latency by Exploiting the Variation in Local Bitlines",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 64,
      "title": "“Ramulator: A Fast and Extensible DRAM Simulator",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 65,
      "title": "“seL4: Formal Verification of an OS Kernel",
      "abstract": "",
      "year": "2009",
      "venue": "",
      "authors": ""
    },
    {
      "index": 66,
      "title": "“A Fast Storage Allocator",
      "abstract": "",
      "year": "1965",
      "venue": "",
      "authors": ""
    },
    {
      "index": 67,
      "title": "“Meet the Walkers: Accelerating Index Traversals for In-memory Databases",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 68,
      "title": "“Latr: Lazy Translation Coherence",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 69,
      "title": "“Coordinated and Efficient Huge Page Management with Ingens",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 70,
      "title": "“Ingens: Huge Page Support for the OS and Hypervisor",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 71,
      "title": "“Architecting Phase Change Memory as a Scalable DRAM Alternative",
      "abstract": "",
      "year": "2009",
      "venue": "",
      "authors": ""
    },
    {
      "index": 72,
      "title": "“Design-Induced Latency Variation in Modern DRAM Chips: Characterization",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 73,
      "title": "“Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 74,
      "title": "“A Framework for Memory Oversubscription Management in Graphics Processing Units",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 75,
      "title": "“A Page-Based Hybrid (Software-Hardware) Dynamic Memory Allocator",
      "abstract": "",
      "year": "2006",
      "venue": "",
      "authors": ""
    },
    {
      "index": 76,
      "title": "“Feasibility of Decoupling Memory Management from the Execution Pipeline",
      "abstract": "",
      "year": "2007",
      "venue": "",
      "authors": ""
    },
    {
      "index": 77,
      "title": "“Utility-Based Hybrid Memory Management",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 78,
      "title": "“The Grand Unified Theory of Address Spaces",
      "abstract": "",
      "year": "1995",
      "venue": "",
      "authors": ""
    },
    {
      "index": 79,
      "title": "“Improving DRAM Latency with Dynamic Asymmetric Subarray",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 80,
      "title": "“Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation",
      "abstract": "",
      "year": "2005",
      "venue": "",
      "authors": ""
    },
    {
      "index": 81,
      "title": "CLR-DRAM: A Low-Cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-Off",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": "",
      "orig_title": "“CLR-DRAM: A Low-Cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-Off",
      "paper_id": "2005.12775v1"
    },
    {
      "index": 82,
      "title": "“Characterizing Application Memory Error Vulnerability to Optimize Data Center Cost via Heterogeneous-Reliability Memory",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 83,
      "title": "The Design and Implementation of the FreeBSD Operating System. Addison-Wesley Professional",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 84,
      "title": "“Performance Implications of Extended Page Tables on Virtualized x86 Processors",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 85,
      "title": "“Heterogeneous Memory Architectures: A HW/SW Approach for Mixing Die-Stacked and Off-Package Memories",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 86,
      "title": "“A Case for Efficient Hardware/Software Cooperative Management of Storage and Memory",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 87,
      "title": "x16 DDR3 SDRAM Data Sheet",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 88,
      "title": "“MonetDB Column Store",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 89,
      "title": "Transparent Operating System Support for Superpages",
      "abstract": "",
      "year": "2002",
      "venue": "",
      "authors": ""
    },
    {
      "index": 90,
      "title": "“Neo4j Graph Platform",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 91,
      "title": "“Scaling Memcache at Facebook",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 92,
      "title": "“TimesTen In-Memory Database",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 93,
      "title": "“Prediction-Based Superpage-Friendly TLB Designs",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 94,
      "title": "“Hybrid TLB Coalescing: Improving TLB Translation Coverage Under Diverse Fragmented Memory Allocations",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 95,
      "title": "“Using SimPoint for Accurate and Efficient Simulation",
      "abstract": "",
      "year": "2003",
      "venue": "",
      "authors": ""
    },
    {
      "index": 96,
      "title": "“Increasing TLB Reach by Exploiting Clustering in Page Translations",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 97,
      "title": "“CoLT: Coalesced Large-Reach TLBs",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": ""
    },
    {
      "index": 98,
      "title": "“Large Pages and Lightweight Memory Management in Virtualized Environments: Can You Have It Both Ways?” in MICRO",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 99,
      "title": "“Using TLB Speculation to Overcome Page Splintering in Virtual Machines",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 100,
      "title": "“Architectural Support for Address Translation on GPUs: Designing Memory Management Units for CPU/GPUs with Unified Address Spaces",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 101,
      "title": "“Near-Memory Address Translation",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 102,
      "title": "“Refree: A Refresh-Free Hybrid DRAM/PCM Main Memory System",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 103,
      "title": "“Supporting x86-64 Address Translation for 100s of GPU Lanes",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 104,
      "title": "“MemPod: A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-Level Memories",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 105,
      "title": "“Scalable High Performance Main Memory System Using Phase-Change Memory Technology",
      "abstract": "",
      "year": "2009",
      "venue": "",
      "authors": ""
    },
    {
      "index": 106,
      "title": "“Page Placement in Hybrid Memory Systems",
      "abstract": "",
      "year": "2011",
      "venue": "",
      "authors": ""
    },
    {
      "index": 107,
      "title": "“Phase-Change Random Access Memory: A Scalable Technology",
      "abstract": "",
      "year": "2008",
      "venue": "",
      "authors": ""
    },
    {
      "index": 108,
      "title": "“The UNIX Time-Sharing System",
      "abstract": "",
      "year": "1978",
      "venue": "",
      "authors": ""
    },
    {
      "index": 109,
      "title": "“UNified Instruction/Translation/Data (UNITD) Coherence: One Protocol to Rule Them All",
      "abstract": "",
      "year": "2010",
      "venue": "",
      "authors": ""
    },
    {
      "index": 110,
      "title": "“SILC-FM: Subblocked InterLeaved Cache-Like Flat Memory Organization",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 111,
      "title": "“Rethinking TLB Designs in Virtualized Environments: A Very Large Part-of-Memory TLB",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 112,
      "title": "“Ramulator-VBI — GitHub Repository",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 113,
      "title": "“SAP HANA: In-Memory Data Platform",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 114,
      "title": "“EbbRT: A Framework for Building Per-Application Library Operating Systems",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 115,
      "title": "“The Dirty-Block Index",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 116,
      "title": "“RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 117,
      "title": "“Page Overlays: An Enhanced Virtual Memory Framework to Enable Fine-Grained Memory Management",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 118,
      "title": "“NoM: Network-on-Memory for Inter-Bank Data Transfer in Highly-Banked Memories",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 119,
      "title": "“A Weighted Buddy Method for Dynamic Storage Allocation",
      "abstract": "",
      "year": "1974",
      "venue": "",
      "authors": ""
    },
    {
      "index": 120,
      "title": "“Scheduling Page Table Walks for Irregular GPU Applications",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 121,
      "title": "“Transparent Hardware Management of Stacked DRAM as Part of Memory",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 122,
      "title": "“Elastic Cuckoo Page Tables: Rethinking Virtual Memory Translation for Parallelism",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 123,
      "title": "“Reducing Memory Access Latency with Asymmetric DRAM Bank Organizations",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 124,
      "title": "” https://www.spec.org/cpu2006/",
      "abstract": "",
      "year": "2006",
      "venue": "",
      "authors": ""
    },
    {
      "index": 125,
      "title": "“SPEC CPU® 2017 Benchmark Suite",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 126,
      "title": "“Surpassing the TLB Performance of Superpages with Less Operating System Support",
      "abstract": "",
      "year": "1994",
      "venue": "",
      "authors": ""
    },
    {
      "index": 127,
      "title": "“Asymmetry-Aware Execution Placement on Manycore Chips",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 128,
      "title": "“The Locality Descriptor: A Holistic Cross-Layer Abstraction to Express Data Locality in GPUs",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 129,
      "title": "“Zorua: A Holistic Approach to Resource Virtualization in GPUs",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 130,
      "title": "“A Case for Richer Cross-Layer Abstractions: Bridging the Semantic Gap with Expressive Memory",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 131,
      "title": "“Factored Operating Systems (fos): The Case for a Scalable Operating System for Multicores",
      "abstract": "",
      "year": "2009",
      "venue": "",
      "authors": ""
    },
    {
      "index": 132,
      "title": "Hardware Translation Coherence for Virtualized Systems",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": "",
      "orig_title": "“Hardware Translation Coherence for Virtualized Systems",
      "paper_id": "1701.07517v2"
    },
    {
      "index": 133,
      "title": "“Row Buffer Locality Aware Caching Policies for Hybrid Memories",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": ""
    },
    {
      "index": 134,
      "title": "“Banshee: Bandwidth-Efficient DRAM Caching via Software/Hardware Cooperation",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 135,
      "title": "“Labeled RISC-V: A New Perspective on Software-Defined Architecture",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 136,
      "title": "“Enigma: Architectural and Operating System Support for Reducing the Impact of Address Translation",
      "abstract": "",
      "year": "2010",
      "venue": "",
      "authors": ""
    },
    {
      "index": 137,
      "title": "“Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly",
      "abstract": "",
      "year": "2009",
      "venue": "",
      "authors": ""
    },
    {
      "index": 138,
      "title": "“SIPT: Speculatively Indexed",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    }
  ]
}