Block Name,BlockMap Name,BlockMap Description,BlockMap Instance Name,BlockMap Instance Address,BlockMap Address Mode,BlockMap Word Bytes,BlockMap Instance Access
reg_block,i2c_map,,RW_CHAL_00_ALL_w0_reg,0x0000,Byte,,RW
reg_block,i2c_map,,RW_CHAL_00_ALL_w1_reg,0x0001,Byte,,RW
reg_block,i2c_map,,RW_CHAL_00_ALL_w2_reg,0x0002,Byte,,RW
reg_block,i2c_map,,RW_CHAL_00_ALL_w3_reg,0x0003,Byte,,RW
reg_block,i2c_map,,RW_CHAL_00_ALL_w4_reg,0x0004,Byte,,RW
reg_block,i2c_map,,RW_CHAL_00_ALL_w5_reg,0x0005,Byte,,RW
reg_block,i2c_map,,RW_CHAL_00_ALL_w6_reg,0x0006,Byte,,RW
reg_block,i2c_map,,RW_CHAL_00_ALL_w7_reg,0x0007,Byte,,RW
reg_block,i2c_map,,RW_CHAL_00_ALL_w8_reg,0x0008,Byte,,RW
reg_block,i2c_map,,RW_CHAL_00_ALL_w9_reg,0x0009,Byte,,RW
reg_block,i2c_map,,RW_CHAL_00_ALL_w10_reg,0x000a,Byte,,RW
reg_block,i2c_map,,RW_CHAL_00_ALL_w11_reg,0x000b,Byte,,RW
reg_block,i2c_map,,RW_CHAL_00_ALL_w12_reg,0x000c,Byte,,RW
reg_block,i2c_map,,RW_CHAL_00_ALL_w13_reg,0x000d,Byte,,RW
reg_block,i2c_map,,RW_CHAL_00_ALL_w14_reg,0x000e,Byte,,RW
reg_block,i2c_map,,RW_CHAL_00_ALL_w15_reg,0x000f,Byte,,RW
reg_block,i2c_map,,RW_CHAL_00_ALL_w16_reg,0x0010,Byte,,RW
reg_block,i2c_map,,RW_CHAL_00_ALL_w17_reg,0x0011,Byte,,RW
reg_block,i2c_map,,RW_CHAL_00_ALL_w18_reg,0x0012,Byte,,RW
reg_block,i2c_map,,RW_CHAL_00_ALL_w19_reg,0x0013,Byte,,RW
reg_block,i2c_map,,RO_CHAL_00_ALL_w0_reg,0x0014,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w1_reg,0x0015,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w2_reg,0x0016,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w3_reg,0x0017,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w4_reg,0x0018,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w5_reg,0x0019,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w6_reg,0x001a,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w7_reg,0x001b,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w8_reg,0x001c,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w9_reg,0x001d,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w10_reg,0x001e,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w11_reg,0x001f,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w12_reg,0x0020,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w13_reg,0x0021,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w14_reg,0x0022,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w15_reg,0x0023,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w16_reg,0x0024,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w17_reg,0x0025,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w18_reg,0x0026,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w19_reg,0x0027,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w20_reg,0x0028,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w21_reg,0x0029,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w22_reg,0x002a,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w23_reg,0x002b,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w24_reg,0x002c,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w25_reg,0x002d,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w26_reg,0x002e,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w27_reg,0x002f,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w28_reg,0x0030,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w29_reg,0x0031,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w30_reg,0x0032,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w31_reg,0x0033,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w32_reg,0x0034,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w33_reg,0x0035,Byte,,RO
reg_block,i2c_map,,RO_CHAL_00_ALL_w34_reg,0x0036,Byte,,RO
reg_block,i2c_map,,RW_CHAL_01_ALL_w0_reg,0x0040,Byte,,RW
reg_block,i2c_map,,RW_CHAL_01_ALL_w1_reg,0x0041,Byte,,RW
reg_block,i2c_map,,RW_CHAL_01_ALL_w2_reg,0x0042,Byte,,RW
reg_block,i2c_map,,RW_CHAL_01_ALL_w3_reg,0x0043,Byte,,RW
reg_block,i2c_map,,RW_CHAL_01_ALL_w4_reg,0x0044,Byte,,RW
reg_block,i2c_map,,RW_CHAL_01_ALL_w5_reg,0x0045,Byte,,RW
reg_block,i2c_map,,RW_CHAL_01_ALL_w6_reg,0x0046,Byte,,RW
reg_block,i2c_map,,RW_CHAL_01_ALL_w7_reg,0x0047,Byte,,RW
reg_block,i2c_map,,RW_CHAL_01_ALL_w8_reg,0x0048,Byte,,RW
reg_block,i2c_map,,RW_CHAL_01_ALL_w9_reg,0x0049,Byte,,RW
reg_block,i2c_map,,RW_CHAL_01_ALL_w10_reg,0x004a,Byte,,RW
reg_block,i2c_map,,RW_CHAL_01_ALL_w11_reg,0x004b,Byte,,RW
reg_block,i2c_map,,RW_CHAL_01_ALL_w12_reg,0x004c,Byte,,RW
reg_block,i2c_map,,RW_CHAL_01_ALL_w13_reg,0x004d,Byte,,RW
reg_block,i2c_map,,RW_CHAL_01_ALL_w14_reg,0x004e,Byte,,RW
reg_block,i2c_map,,RW_CHAL_01_ALL_w15_reg,0x004f,Byte,,RW
reg_block,i2c_map,,RW_CHAL_01_ALL_w16_reg,0x0050,Byte,,RW
reg_block,i2c_map,,RW_CHAL_01_ALL_w17_reg,0x0051,Byte,,RW
reg_block,i2c_map,,RW_CHAL_01_ALL_w18_reg,0x0052,Byte,,RW
reg_block,i2c_map,,RW_CHAL_01_ALL_w19_reg,0x0053,Byte,,RW
reg_block,i2c_map,,RO_CHAL_01_ALL_w0_reg,0x0054,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w1_reg,0x0055,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w2_reg,0x0056,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w3_reg,0x0057,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w4_reg,0x0058,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w5_reg,0x0059,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w6_reg,0x005a,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w7_reg,0x005b,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w8_reg,0x005c,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w9_reg,0x005d,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w10_reg,0x005e,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w11_reg,0x005f,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w12_reg,0x0060,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w13_reg,0x0061,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w14_reg,0x0062,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w15_reg,0x0063,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w16_reg,0x0064,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w17_reg,0x0065,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w18_reg,0x0066,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w19_reg,0x0067,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w20_reg,0x0068,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w21_reg,0x0069,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w22_reg,0x006a,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w23_reg,0x006b,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w24_reg,0x006c,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w25_reg,0x006d,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w26_reg,0x006e,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w27_reg,0x006f,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w28_reg,0x0070,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w29_reg,0x0071,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w30_reg,0x0072,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w31_reg,0x0073,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w32_reg,0x0074,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w33_reg,0x0075,Byte,,RO
reg_block,i2c_map,,RO_CHAL_01_ALL_w34_reg,0x0076,Byte,,RO
reg_block,i2c_map,,RW_CHAL_02_ALL_w0_reg,0x0080,Byte,,RW
reg_block,i2c_map,,RW_CHAL_02_ALL_w1_reg,0x0081,Byte,,RW
reg_block,i2c_map,,RW_CHAL_02_ALL_w2_reg,0x0082,Byte,,RW
reg_block,i2c_map,,RW_CHAL_02_ALL_w3_reg,0x0083,Byte,,RW
reg_block,i2c_map,,RW_CHAL_02_ALL_w4_reg,0x0084,Byte,,RW
reg_block,i2c_map,,RW_CHAL_02_ALL_w5_reg,0x0085,Byte,,RW
reg_block,i2c_map,,RW_CHAL_02_ALL_w6_reg,0x0086,Byte,,RW
reg_block,i2c_map,,RW_CHAL_02_ALL_w7_reg,0x0087,Byte,,RW
reg_block,i2c_map,,RW_CHAL_02_ALL_w8_reg,0x0088,Byte,,RW
reg_block,i2c_map,,RW_CHAL_02_ALL_w9_reg,0x0089,Byte,,RW
reg_block,i2c_map,,RW_CHAL_02_ALL_w10_reg,0x008a,Byte,,RW
reg_block,i2c_map,,RW_CHAL_02_ALL_w11_reg,0x008b,Byte,,RW
reg_block,i2c_map,,RW_CHAL_02_ALL_w12_reg,0x008c,Byte,,RW
reg_block,i2c_map,,RW_CHAL_02_ALL_w13_reg,0x008d,Byte,,RW
reg_block,i2c_map,,RW_CHAL_02_ALL_w14_reg,0x008e,Byte,,RW
reg_block,i2c_map,,RW_CHAL_02_ALL_w15_reg,0x008f,Byte,,RW
reg_block,i2c_map,,RW_CHAL_02_ALL_w16_reg,0x0090,Byte,,RW
reg_block,i2c_map,,RW_CHAL_02_ALL_w17_reg,0x0091,Byte,,RW
reg_block,i2c_map,,RW_CHAL_02_ALL_w18_reg,0x0092,Byte,,RW
reg_block,i2c_map,,RW_CHAL_02_ALL_w19_reg,0x0093,Byte,,RW
reg_block,i2c_map,,RO_CHAL_02_ALL_w0_reg,0x0094,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w1_reg,0x0095,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w2_reg,0x0096,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w3_reg,0x0097,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w4_reg,0x0098,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w5_reg,0x0099,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w6_reg,0x009a,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w7_reg,0x009b,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w8_reg,0x009c,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w9_reg,0x009d,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w10_reg,0x009e,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w11_reg,0x009f,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w12_reg,0x00a0,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w13_reg,0x00a1,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w14_reg,0x00a2,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w15_reg,0x00a3,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w16_reg,0x00a4,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w17_reg,0x00a5,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w18_reg,0x00a6,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w19_reg,0x00a7,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w20_reg,0x00a8,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w21_reg,0x00a9,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w22_reg,0x00aa,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w23_reg,0x00ab,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w24_reg,0x00ac,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w25_reg,0x00ad,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w26_reg,0x00ae,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w27_reg,0x00af,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w28_reg,0x00b0,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w29_reg,0x00b1,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w30_reg,0x00b2,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w31_reg,0x00b3,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w32_reg,0x00b4,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w33_reg,0x00b5,Byte,,RO
reg_block,i2c_map,,RO_CHAL_02_ALL_w34_reg,0x00b6,Byte,,RO
reg_block,i2c_map,,RW_CHAL_03_ALL_w0_reg,0x00c0,Byte,,RW
reg_block,i2c_map,,RW_CHAL_03_ALL_w1_reg,0x00c1,Byte,,RW
reg_block,i2c_map,,RW_CHAL_03_ALL_w2_reg,0x00c2,Byte,,RW
reg_block,i2c_map,,RW_CHAL_03_ALL_w3_reg,0x00c3,Byte,,RW
reg_block,i2c_map,,RW_CHAL_03_ALL_w4_reg,0x00c4,Byte,,RW
reg_block,i2c_map,,RW_CHAL_03_ALL_w5_reg,0x00c5,Byte,,RW
reg_block,i2c_map,,RW_CHAL_03_ALL_w6_reg,0x00c6,Byte,,RW
reg_block,i2c_map,,RW_CHAL_03_ALL_w7_reg,0x00c7,Byte,,RW
reg_block,i2c_map,,RW_CHAL_03_ALL_w8_reg,0x00c8,Byte,,RW
reg_block,i2c_map,,RW_CHAL_03_ALL_w9_reg,0x00c9,Byte,,RW
reg_block,i2c_map,,RW_CHAL_03_ALL_w10_reg,0x00ca,Byte,,RW
reg_block,i2c_map,,RW_CHAL_03_ALL_w11_reg,0x00cb,Byte,,RW
reg_block,i2c_map,,RW_CHAL_03_ALL_w12_reg,0x00cc,Byte,,RW
reg_block,i2c_map,,RW_CHAL_03_ALL_w13_reg,0x00cd,Byte,,RW
reg_block,i2c_map,,RW_CHAL_03_ALL_w14_reg,0x00ce,Byte,,RW
reg_block,i2c_map,,RW_CHAL_03_ALL_w15_reg,0x00cf,Byte,,RW
reg_block,i2c_map,,RW_CHAL_03_ALL_w16_reg,0x00d0,Byte,,RW
reg_block,i2c_map,,RW_CHAL_03_ALL_w17_reg,0x00d1,Byte,,RW
reg_block,i2c_map,,RW_CHAL_03_ALL_w18_reg,0x00d2,Byte,,RW
reg_block,i2c_map,,RW_CHAL_03_ALL_w19_reg,0x00d3,Byte,,RW
reg_block,i2c_map,,RO_CHAL_03_ALL_w0_reg,0x00d4,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w1_reg,0x00d5,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w2_reg,0x00d6,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w3_reg,0x00d7,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w4_reg,0x00d8,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w5_reg,0x00d9,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w6_reg,0x00da,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w7_reg,0x00db,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w8_reg,0x00dc,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w9_reg,0x00dd,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w10_reg,0x00de,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w11_reg,0x00df,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w12_reg,0x00e0,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w13_reg,0x00e1,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w14_reg,0x00e2,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w15_reg,0x00e3,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w16_reg,0x00e4,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w17_reg,0x00e5,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w18_reg,0x00e6,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w19_reg,0x00e7,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w20_reg,0x00e8,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w21_reg,0x00e9,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w22_reg,0x00ea,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w23_reg,0x00eb,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w24_reg,0x00ec,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w25_reg,0x00ed,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w26_reg,0x00ee,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w27_reg,0x00ef,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w28_reg,0x00f0,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w29_reg,0x00f1,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w30_reg,0x00f2,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w31_reg,0x00f3,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w32_reg,0x00f4,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w33_reg,0x00f5,Byte,,RO
reg_block,i2c_map,,RO_CHAL_03_ALL_w34_reg,0x00f6,Byte,,RO
reg_block,i2c_map,,RW_CHAL_04_ALL_w0_reg,0x0100,Byte,,RW
reg_block,i2c_map,,RW_CHAL_04_ALL_w1_reg,0x0101,Byte,,RW
reg_block,i2c_map,,RW_CHAL_04_ALL_w2_reg,0x0102,Byte,,RW
reg_block,i2c_map,,RW_CHAL_04_ALL_w3_reg,0x0103,Byte,,RW
reg_block,i2c_map,,RW_CHAL_04_ALL_w4_reg,0x0104,Byte,,RW
reg_block,i2c_map,,RW_CHAL_04_ALL_w5_reg,0x0105,Byte,,RW
reg_block,i2c_map,,RW_CHAL_04_ALL_w6_reg,0x0106,Byte,,RW
reg_block,i2c_map,,RW_CHAL_04_ALL_w7_reg,0x0107,Byte,,RW
reg_block,i2c_map,,RW_CHAL_04_ALL_w8_reg,0x0108,Byte,,RW
reg_block,i2c_map,,RW_CHAL_04_ALL_w9_reg,0x0109,Byte,,RW
reg_block,i2c_map,,RW_CHAL_04_ALL_w10_reg,0x010a,Byte,,RW
reg_block,i2c_map,,RW_CHAL_04_ALL_w11_reg,0x010b,Byte,,RW
reg_block,i2c_map,,RW_CHAL_04_ALL_w12_reg,0x010c,Byte,,RW
reg_block,i2c_map,,RW_CHAL_04_ALL_w13_reg,0x010d,Byte,,RW
reg_block,i2c_map,,RW_CHAL_04_ALL_w14_reg,0x010e,Byte,,RW
reg_block,i2c_map,,RW_CHAL_04_ALL_w15_reg,0x010f,Byte,,RW
reg_block,i2c_map,,RW_CHAL_04_ALL_w16_reg,0x0110,Byte,,RW
reg_block,i2c_map,,RW_CHAL_04_ALL_w17_reg,0x0111,Byte,,RW
reg_block,i2c_map,,RW_CHAL_04_ALL_w18_reg,0x0112,Byte,,RW
reg_block,i2c_map,,RW_CHAL_04_ALL_w19_reg,0x0113,Byte,,RW
reg_block,i2c_map,,RO_CHAL_04_ALL_w0_reg,0x0114,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w1_reg,0x0115,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w2_reg,0x0116,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w3_reg,0x0117,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w4_reg,0x0118,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w5_reg,0x0119,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w6_reg,0x011a,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w7_reg,0x011b,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w8_reg,0x011c,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w9_reg,0x011d,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w10_reg,0x011e,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w11_reg,0x011f,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w12_reg,0x0120,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w13_reg,0x0121,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w14_reg,0x0122,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w15_reg,0x0123,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w16_reg,0x0124,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w17_reg,0x0125,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w18_reg,0x0126,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w19_reg,0x0127,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w20_reg,0x0128,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w21_reg,0x0129,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w22_reg,0x012a,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w23_reg,0x012b,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w24_reg,0x012c,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w25_reg,0x012d,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w26_reg,0x012e,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w27_reg,0x012f,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w28_reg,0x0130,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w29_reg,0x0131,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w30_reg,0x0132,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w31_reg,0x0133,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w32_reg,0x0134,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w33_reg,0x0135,Byte,,RO
reg_block,i2c_map,,RO_CHAL_04_ALL_w34_reg,0x0136,Byte,,RO
reg_block,i2c_map,,RW_CHAL_05_ALL_w0_reg,0x0140,Byte,,RW
reg_block,i2c_map,,RW_CHAL_05_ALL_w1_reg,0x0141,Byte,,RW
reg_block,i2c_map,,RW_CHAL_05_ALL_w2_reg,0x0142,Byte,,RW
reg_block,i2c_map,,RW_CHAL_05_ALL_w3_reg,0x0143,Byte,,RW
reg_block,i2c_map,,RW_CHAL_05_ALL_w4_reg,0x0144,Byte,,RW
reg_block,i2c_map,,RW_CHAL_05_ALL_w5_reg,0x0145,Byte,,RW
reg_block,i2c_map,,RW_CHAL_05_ALL_w6_reg,0x0146,Byte,,RW
reg_block,i2c_map,,RW_CHAL_05_ALL_w7_reg,0x0147,Byte,,RW
reg_block,i2c_map,,RW_CHAL_05_ALL_w8_reg,0x0148,Byte,,RW
reg_block,i2c_map,,RW_CHAL_05_ALL_w9_reg,0x0149,Byte,,RW
reg_block,i2c_map,,RW_CHAL_05_ALL_w10_reg,0x014a,Byte,,RW
reg_block,i2c_map,,RW_CHAL_05_ALL_w11_reg,0x014b,Byte,,RW
reg_block,i2c_map,,RW_CHAL_05_ALL_w12_reg,0x014c,Byte,,RW
reg_block,i2c_map,,RW_CHAL_05_ALL_w13_reg,0x014d,Byte,,RW
reg_block,i2c_map,,RW_CHAL_05_ALL_w14_reg,0x014e,Byte,,RW
reg_block,i2c_map,,RW_CHAL_05_ALL_w15_reg,0x014f,Byte,,RW
reg_block,i2c_map,,RW_CHAL_05_ALL_w16_reg,0x0150,Byte,,RW
reg_block,i2c_map,,RW_CHAL_05_ALL_w17_reg,0x0151,Byte,,RW
reg_block,i2c_map,,RW_CHAL_05_ALL_w18_reg,0x0152,Byte,,RW
reg_block,i2c_map,,RW_CHAL_05_ALL_w19_reg,0x0153,Byte,,RW
reg_block,i2c_map,,RO_CHAL_05_ALL_w0_reg,0x0154,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w1_reg,0x0155,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w2_reg,0x0156,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w3_reg,0x0157,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w4_reg,0x0158,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w5_reg,0x0159,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w6_reg,0x015a,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w7_reg,0x015b,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w8_reg,0x015c,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w9_reg,0x015d,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w10_reg,0x015e,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w11_reg,0x015f,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w12_reg,0x0160,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w13_reg,0x0161,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w14_reg,0x0162,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w15_reg,0x0163,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w16_reg,0x0164,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w17_reg,0x0165,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w18_reg,0x0166,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w19_reg,0x0167,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w20_reg,0x0168,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w21_reg,0x0169,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w22_reg,0x016a,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w23_reg,0x016b,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w24_reg,0x016c,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w25_reg,0x016d,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w26_reg,0x016e,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w27_reg,0x016f,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w28_reg,0x0170,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w29_reg,0x0171,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w30_reg,0x0172,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w31_reg,0x0173,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w32_reg,0x0174,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w33_reg,0x0175,Byte,,RO
reg_block,i2c_map,,RO_CHAL_05_ALL_w34_reg,0x0176,Byte,,RO
reg_block,i2c_map,,RW_CHAL_06_ALL_w0_reg,0x0180,Byte,,RW
reg_block,i2c_map,,RW_CHAL_06_ALL_w1_reg,0x0181,Byte,,RW
reg_block,i2c_map,,RW_CHAL_06_ALL_w2_reg,0x0182,Byte,,RW
reg_block,i2c_map,,RW_CHAL_06_ALL_w3_reg,0x0183,Byte,,RW
reg_block,i2c_map,,RW_CHAL_06_ALL_w4_reg,0x0184,Byte,,RW
reg_block,i2c_map,,RW_CHAL_06_ALL_w5_reg,0x0185,Byte,,RW
reg_block,i2c_map,,RW_CHAL_06_ALL_w6_reg,0x0186,Byte,,RW
reg_block,i2c_map,,RW_CHAL_06_ALL_w7_reg,0x0187,Byte,,RW
reg_block,i2c_map,,RW_CHAL_06_ALL_w8_reg,0x0188,Byte,,RW
reg_block,i2c_map,,RW_CHAL_06_ALL_w9_reg,0x0189,Byte,,RW
reg_block,i2c_map,,RW_CHAL_06_ALL_w10_reg,0x018a,Byte,,RW
reg_block,i2c_map,,RW_CHAL_06_ALL_w11_reg,0x018b,Byte,,RW
reg_block,i2c_map,,RW_CHAL_06_ALL_w12_reg,0x018c,Byte,,RW
reg_block,i2c_map,,RW_CHAL_06_ALL_w13_reg,0x018d,Byte,,RW
reg_block,i2c_map,,RW_CHAL_06_ALL_w14_reg,0x018e,Byte,,RW
reg_block,i2c_map,,RW_CHAL_06_ALL_w15_reg,0x018f,Byte,,RW
reg_block,i2c_map,,RW_CHAL_06_ALL_w16_reg,0x0190,Byte,,RW
reg_block,i2c_map,,RW_CHAL_06_ALL_w17_reg,0x0191,Byte,,RW
reg_block,i2c_map,,RW_CHAL_06_ALL_w18_reg,0x0192,Byte,,RW
reg_block,i2c_map,,RW_CHAL_06_ALL_w19_reg,0x0193,Byte,,RW
reg_block,i2c_map,,RO_CHAL_06_ALL_w0_reg,0x0194,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w1_reg,0x0195,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w2_reg,0x0196,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w3_reg,0x0197,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w4_reg,0x0198,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w5_reg,0x0199,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w6_reg,0x019a,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w7_reg,0x019b,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w8_reg,0x019c,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w9_reg,0x019d,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w10_reg,0x019e,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w11_reg,0x019f,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w12_reg,0x01a0,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w13_reg,0x01a1,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w14_reg,0x01a2,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w15_reg,0x01a3,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w16_reg,0x01a4,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w17_reg,0x01a5,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w18_reg,0x01a6,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w19_reg,0x01a7,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w20_reg,0x01a8,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w21_reg,0x01a9,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w22_reg,0x01aa,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w23_reg,0x01ab,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w24_reg,0x01ac,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w25_reg,0x01ad,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w26_reg,0x01ae,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w27_reg,0x01af,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w28_reg,0x01b0,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w29_reg,0x01b1,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w30_reg,0x01b2,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w31_reg,0x01b3,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w32_reg,0x01b4,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w33_reg,0x01b5,Byte,,RO
reg_block,i2c_map,,RO_CHAL_06_ALL_w34_reg,0x01b6,Byte,,RO
reg_block,i2c_map,,RW_CHAL_07_ALL_w0_reg,0x01c0,Byte,,RW
reg_block,i2c_map,,RW_CHAL_07_ALL_w1_reg,0x01c1,Byte,,RW
reg_block,i2c_map,,RW_CHAL_07_ALL_w2_reg,0x01c2,Byte,,RW
reg_block,i2c_map,,RW_CHAL_07_ALL_w3_reg,0x01c3,Byte,,RW
reg_block,i2c_map,,RW_CHAL_07_ALL_w4_reg,0x01c4,Byte,,RW
reg_block,i2c_map,,RW_CHAL_07_ALL_w5_reg,0x01c5,Byte,,RW
reg_block,i2c_map,,RW_CHAL_07_ALL_w6_reg,0x01c6,Byte,,RW
reg_block,i2c_map,,RW_CHAL_07_ALL_w7_reg,0x01c7,Byte,,RW
reg_block,i2c_map,,RW_CHAL_07_ALL_w8_reg,0x01c8,Byte,,RW
reg_block,i2c_map,,RW_CHAL_07_ALL_w9_reg,0x01c9,Byte,,RW
reg_block,i2c_map,,RW_CHAL_07_ALL_w10_reg,0x01ca,Byte,,RW
reg_block,i2c_map,,RW_CHAL_07_ALL_w11_reg,0x01cb,Byte,,RW
reg_block,i2c_map,,RW_CHAL_07_ALL_w12_reg,0x01cc,Byte,,RW
reg_block,i2c_map,,RW_CHAL_07_ALL_w13_reg,0x01cd,Byte,,RW
reg_block,i2c_map,,RW_CHAL_07_ALL_w14_reg,0x01ce,Byte,,RW
reg_block,i2c_map,,RW_CHAL_07_ALL_w15_reg,0x01cf,Byte,,RW
reg_block,i2c_map,,RW_CHAL_07_ALL_w16_reg,0x01d0,Byte,,RW
reg_block,i2c_map,,RW_CHAL_07_ALL_w17_reg,0x01d1,Byte,,RW
reg_block,i2c_map,,RW_CHAL_07_ALL_w18_reg,0x01d2,Byte,,RW
reg_block,i2c_map,,RW_CHAL_07_ALL_w19_reg,0x01d3,Byte,,RW
reg_block,i2c_map,,RO_CHAL_07_ALL_w0_reg,0x01d4,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w1_reg,0x01d5,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w2_reg,0x01d6,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w3_reg,0x01d7,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w4_reg,0x01d8,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w5_reg,0x01d9,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w6_reg,0x01da,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w7_reg,0x01db,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w8_reg,0x01dc,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w9_reg,0x01dd,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w10_reg,0x01de,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w11_reg,0x01df,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w12_reg,0x01e0,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w13_reg,0x01e1,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w14_reg,0x01e2,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w15_reg,0x01e3,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w16_reg,0x01e4,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w17_reg,0x01e5,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w18_reg,0x01e6,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w19_reg,0x01e7,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w20_reg,0x01e8,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w21_reg,0x01e9,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w22_reg,0x01ea,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w23_reg,0x01eb,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w24_reg,0x01ec,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w25_reg,0x01ed,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w26_reg,0x01ee,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w27_reg,0x01ef,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w28_reg,0x01f0,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w29_reg,0x01f1,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w30_reg,0x01f2,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w31_reg,0x01f3,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w32_reg,0x01f4,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w33_reg,0x01f5,Byte,,RO
reg_block,i2c_map,,RO_CHAL_07_ALL_w34_reg,0x01f6,Byte,,RO
reg_block,i2c_map,,RW_CHAL_08_ALL_w0_reg,0x0200,Byte,,RW
reg_block,i2c_map,,RW_CHAL_08_ALL_w1_reg,0x0201,Byte,,RW
reg_block,i2c_map,,RW_CHAL_08_ALL_w2_reg,0x0202,Byte,,RW
reg_block,i2c_map,,RW_CHAL_08_ALL_w3_reg,0x0203,Byte,,RW
reg_block,i2c_map,,RW_CHAL_08_ALL_w4_reg,0x0204,Byte,,RW
reg_block,i2c_map,,RW_CHAL_08_ALL_w5_reg,0x0205,Byte,,RW
reg_block,i2c_map,,RW_CHAL_08_ALL_w6_reg,0x0206,Byte,,RW
reg_block,i2c_map,,RW_CHAL_08_ALL_w7_reg,0x0207,Byte,,RW
reg_block,i2c_map,,RW_CHAL_08_ALL_w8_reg,0x0208,Byte,,RW
reg_block,i2c_map,,RW_CHAL_08_ALL_w9_reg,0x0209,Byte,,RW
reg_block,i2c_map,,RW_CHAL_08_ALL_w10_reg,0x020a,Byte,,RW
reg_block,i2c_map,,RW_CHAL_08_ALL_w11_reg,0x020b,Byte,,RW
reg_block,i2c_map,,RW_CHAL_08_ALL_w12_reg,0x020c,Byte,,RW
reg_block,i2c_map,,RW_CHAL_08_ALL_w13_reg,0x020d,Byte,,RW
reg_block,i2c_map,,RW_CHAL_08_ALL_w14_reg,0x020e,Byte,,RW
reg_block,i2c_map,,RW_CHAL_08_ALL_w15_reg,0x020f,Byte,,RW
reg_block,i2c_map,,RW_CHAL_08_ALL_w16_reg,0x0210,Byte,,RW
reg_block,i2c_map,,RW_CHAL_08_ALL_w17_reg,0x0211,Byte,,RW
reg_block,i2c_map,,RW_CHAL_08_ALL_w18_reg,0x0212,Byte,,RW
reg_block,i2c_map,,RW_CHAL_08_ALL_w19_reg,0x0213,Byte,,RW
reg_block,i2c_map,,RO_CHAL_08_ALL_w0_reg,0x0214,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w1_reg,0x0215,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w2_reg,0x0216,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w3_reg,0x0217,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w4_reg,0x0218,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w5_reg,0x0219,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w6_reg,0x021a,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w7_reg,0x021b,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w8_reg,0x021c,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w9_reg,0x021d,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w10_reg,0x021e,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w11_reg,0x021f,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w12_reg,0x0220,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w13_reg,0x0221,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w14_reg,0x0222,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w15_reg,0x0223,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w16_reg,0x0224,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w17_reg,0x0225,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w18_reg,0x0226,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w19_reg,0x0227,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w20_reg,0x0228,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w21_reg,0x0229,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w22_reg,0x022a,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w23_reg,0x022b,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w24_reg,0x022c,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w25_reg,0x022d,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w26_reg,0x022e,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w27_reg,0x022f,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w28_reg,0x0230,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w29_reg,0x0231,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w30_reg,0x0232,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w31_reg,0x0233,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w32_reg,0x0234,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w33_reg,0x0235,Byte,,RO
reg_block,i2c_map,,RO_CHAL_08_ALL_w34_reg,0x0236,Byte,,RO
reg_block,i2c_map,,RW_CHAL_09_ALL_w0_reg,0x0240,Byte,,RW
reg_block,i2c_map,,RW_CHAL_09_ALL_w1_reg,0x0241,Byte,,RW
reg_block,i2c_map,,RW_CHAL_09_ALL_w2_reg,0x0242,Byte,,RW
reg_block,i2c_map,,RW_CHAL_09_ALL_w3_reg,0x0243,Byte,,RW
reg_block,i2c_map,,RW_CHAL_09_ALL_w4_reg,0x0244,Byte,,RW
reg_block,i2c_map,,RW_CHAL_09_ALL_w5_reg,0x0245,Byte,,RW
reg_block,i2c_map,,RW_CHAL_09_ALL_w6_reg,0x0246,Byte,,RW
reg_block,i2c_map,,RW_CHAL_09_ALL_w7_reg,0x0247,Byte,,RW
reg_block,i2c_map,,RW_CHAL_09_ALL_w8_reg,0x0248,Byte,,RW
reg_block,i2c_map,,RW_CHAL_09_ALL_w9_reg,0x0249,Byte,,RW
reg_block,i2c_map,,RW_CHAL_09_ALL_w10_reg,0x024a,Byte,,RW
reg_block,i2c_map,,RW_CHAL_09_ALL_w11_reg,0x024b,Byte,,RW
reg_block,i2c_map,,RW_CHAL_09_ALL_w12_reg,0x024c,Byte,,RW
reg_block,i2c_map,,RW_CHAL_09_ALL_w13_reg,0x024d,Byte,,RW
reg_block,i2c_map,,RW_CHAL_09_ALL_w14_reg,0x024e,Byte,,RW
reg_block,i2c_map,,RW_CHAL_09_ALL_w15_reg,0x024f,Byte,,RW
reg_block,i2c_map,,RW_CHAL_09_ALL_w16_reg,0x0250,Byte,,RW
reg_block,i2c_map,,RW_CHAL_09_ALL_w17_reg,0x0251,Byte,,RW
reg_block,i2c_map,,RW_CHAL_09_ALL_w18_reg,0x0252,Byte,,RW
reg_block,i2c_map,,RW_CHAL_09_ALL_w19_reg,0x0253,Byte,,RW
reg_block,i2c_map,,RO_CHAL_09_ALL_w0_reg,0x0254,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w1_reg,0x0255,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w2_reg,0x0256,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w3_reg,0x0257,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w4_reg,0x0258,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w5_reg,0x0259,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w6_reg,0x025a,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w7_reg,0x025b,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w8_reg,0x025c,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w9_reg,0x025d,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w10_reg,0x025e,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w11_reg,0x025f,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w12_reg,0x0260,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w13_reg,0x0261,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w14_reg,0x0262,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w15_reg,0x0263,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w16_reg,0x0264,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w17_reg,0x0265,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w18_reg,0x0266,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w19_reg,0x0267,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w20_reg,0x0268,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w21_reg,0x0269,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w22_reg,0x026a,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w23_reg,0x026b,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w24_reg,0x026c,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w25_reg,0x026d,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w26_reg,0x026e,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w27_reg,0x026f,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w28_reg,0x0270,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w29_reg,0x0271,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w30_reg,0x0272,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w31_reg,0x0273,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w32_reg,0x0274,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w33_reg,0x0275,Byte,,RO
reg_block,i2c_map,,RO_CHAL_09_ALL_w34_reg,0x0276,Byte,,RO
reg_block,i2c_map,,RW_CHAL_10_ALL_w0_reg,0x0280,Byte,,RW
reg_block,i2c_map,,RW_CHAL_10_ALL_w1_reg,0x0281,Byte,,RW
reg_block,i2c_map,,RW_CHAL_10_ALL_w2_reg,0x0282,Byte,,RW
reg_block,i2c_map,,RW_CHAL_10_ALL_w3_reg,0x0283,Byte,,RW
reg_block,i2c_map,,RW_CHAL_10_ALL_w4_reg,0x0284,Byte,,RW
reg_block,i2c_map,,RW_CHAL_10_ALL_w5_reg,0x0285,Byte,,RW
reg_block,i2c_map,,RW_CHAL_10_ALL_w6_reg,0x0286,Byte,,RW
reg_block,i2c_map,,RW_CHAL_10_ALL_w7_reg,0x0287,Byte,,RW
reg_block,i2c_map,,RW_CHAL_10_ALL_w8_reg,0x0288,Byte,,RW
reg_block,i2c_map,,RW_CHAL_10_ALL_w9_reg,0x0289,Byte,,RW
reg_block,i2c_map,,RW_CHAL_10_ALL_w10_reg,0x028a,Byte,,RW
reg_block,i2c_map,,RW_CHAL_10_ALL_w11_reg,0x028b,Byte,,RW
reg_block,i2c_map,,RW_CHAL_10_ALL_w12_reg,0x028c,Byte,,RW
reg_block,i2c_map,,RW_CHAL_10_ALL_w13_reg,0x028d,Byte,,RW
reg_block,i2c_map,,RW_CHAL_10_ALL_w14_reg,0x028e,Byte,,RW
reg_block,i2c_map,,RW_CHAL_10_ALL_w15_reg,0x028f,Byte,,RW
reg_block,i2c_map,,RW_CHAL_10_ALL_w16_reg,0x0290,Byte,,RW
reg_block,i2c_map,,RW_CHAL_10_ALL_w17_reg,0x0291,Byte,,RW
reg_block,i2c_map,,RW_CHAL_10_ALL_w18_reg,0x0292,Byte,,RW
reg_block,i2c_map,,RW_CHAL_10_ALL_w19_reg,0x0293,Byte,,RW
reg_block,i2c_map,,RO_CHAL_10_ALL_w0_reg,0x0294,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w1_reg,0x0295,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w2_reg,0x0296,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w3_reg,0x0297,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w4_reg,0x0298,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w5_reg,0x0299,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w6_reg,0x029a,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w7_reg,0x029b,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w8_reg,0x029c,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w9_reg,0x029d,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w10_reg,0x029e,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w11_reg,0x029f,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w12_reg,0x02a0,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w13_reg,0x02a1,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w14_reg,0x02a2,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w15_reg,0x02a3,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w16_reg,0x02a4,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w17_reg,0x02a5,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w18_reg,0x02a6,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w19_reg,0x02a7,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w20_reg,0x02a8,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w21_reg,0x02a9,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w22_reg,0x02aa,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w23_reg,0x02ab,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w24_reg,0x02ac,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w25_reg,0x02ad,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w26_reg,0x02ae,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w27_reg,0x02af,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w28_reg,0x02b0,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w29_reg,0x02b1,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w30_reg,0x02b2,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w31_reg,0x02b3,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w32_reg,0x02b4,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w33_reg,0x02b5,Byte,,RO
reg_block,i2c_map,,RO_CHAL_10_ALL_w34_reg,0x02b6,Byte,,RO
reg_block,i2c_map,,RW_CHAL_11_ALL_w0_reg,0x02c0,Byte,,RW
reg_block,i2c_map,,RW_CHAL_11_ALL_w1_reg,0x02c1,Byte,,RW
reg_block,i2c_map,,RW_CHAL_11_ALL_w2_reg,0x02c2,Byte,,RW
reg_block,i2c_map,,RW_CHAL_11_ALL_w3_reg,0x02c3,Byte,,RW
reg_block,i2c_map,,RW_CHAL_11_ALL_w4_reg,0x02c4,Byte,,RW
reg_block,i2c_map,,RW_CHAL_11_ALL_w5_reg,0x02c5,Byte,,RW
reg_block,i2c_map,,RW_CHAL_11_ALL_w6_reg,0x02c6,Byte,,RW
reg_block,i2c_map,,RW_CHAL_11_ALL_w7_reg,0x02c7,Byte,,RW
reg_block,i2c_map,,RW_CHAL_11_ALL_w8_reg,0x02c8,Byte,,RW
reg_block,i2c_map,,RW_CHAL_11_ALL_w9_reg,0x02c9,Byte,,RW
reg_block,i2c_map,,RW_CHAL_11_ALL_w10_reg,0x02ca,Byte,,RW
reg_block,i2c_map,,RW_CHAL_11_ALL_w11_reg,0x02cb,Byte,,RW
reg_block,i2c_map,,RW_CHAL_11_ALL_w12_reg,0x02cc,Byte,,RW
reg_block,i2c_map,,RW_CHAL_11_ALL_w13_reg,0x02cd,Byte,,RW
reg_block,i2c_map,,RW_CHAL_11_ALL_w14_reg,0x02ce,Byte,,RW
reg_block,i2c_map,,RW_CHAL_11_ALL_w15_reg,0x02cf,Byte,,RW
reg_block,i2c_map,,RW_CHAL_11_ALL_w16_reg,0x02d0,Byte,,RW
reg_block,i2c_map,,RW_CHAL_11_ALL_w17_reg,0x02d1,Byte,,RW
reg_block,i2c_map,,RW_CHAL_11_ALL_w18_reg,0x02d2,Byte,,RW
reg_block,i2c_map,,RW_CHAL_11_ALL_w19_reg,0x02d3,Byte,,RW
reg_block,i2c_map,,RO_CHAL_11_ALL_w0_reg,0x02d4,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w1_reg,0x02d5,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w2_reg,0x02d6,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w3_reg,0x02d7,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w4_reg,0x02d8,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w5_reg,0x02d9,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w6_reg,0x02da,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w7_reg,0x02db,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w8_reg,0x02dc,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w9_reg,0x02dd,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w10_reg,0x02de,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w11_reg,0x02df,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w12_reg,0x02e0,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w13_reg,0x02e1,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w14_reg,0x02e2,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w15_reg,0x02e3,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w16_reg,0x02e4,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w17_reg,0x02e5,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w18_reg,0x02e6,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w19_reg,0x02e7,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w20_reg,0x02e8,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w21_reg,0x02e9,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w22_reg,0x02ea,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w23_reg,0x02eb,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w24_reg,0x02ec,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w25_reg,0x02ed,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w26_reg,0x02ee,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w27_reg,0x02ef,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w28_reg,0x02f0,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w29_reg,0x02f1,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w30_reg,0x02f2,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w31_reg,0x02f3,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w32_reg,0x02f4,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w33_reg,0x02f5,Byte,,RO
reg_block,i2c_map,,RO_CHAL_11_ALL_w34_reg,0x02f6,Byte,,RO
reg_block,i2c_map,,WO_CHERR_00_ALL_w0_reg,0x0300,Byte,,WO
reg_block,i2c_map,,RO_CHERR_00_ALL_w0_reg,0x0301,Byte,,RO
reg_block,i2c_map,,RO_CHERR_00_ALL_w1_reg,0x0302,Byte,,RO
reg_block,i2c_map,,RO_CHERR_00_ALL_w2_reg,0x0303,Byte,,RO
reg_block,i2c_map,,WO_CHERR_01_ALL_w0_reg,0x0304,Byte,,WO
reg_block,i2c_map,,RO_CHERR_01_ALL_w0_reg,0x0305,Byte,,RO
reg_block,i2c_map,,RO_CHERR_01_ALL_w1_reg,0x0306,Byte,,RO
reg_block,i2c_map,,RO_CHERR_01_ALL_w2_reg,0x0307,Byte,,RO
reg_block,i2c_map,,WO_CHERR_02_ALL_w0_reg,0x0308,Byte,,WO
reg_block,i2c_map,,RO_CHERR_02_ALL_w0_reg,0x0309,Byte,,RO
reg_block,i2c_map,,RO_CHERR_02_ALL_w1_reg,0x030a,Byte,,RO
reg_block,i2c_map,,RO_CHERR_02_ALL_w2_reg,0x030b,Byte,,RO
reg_block,i2c_map,,WO_CHERR_03_ALL_w0_reg,0x030c,Byte,,WO
reg_block,i2c_map,,RO_CHERR_03_ALL_w0_reg,0x030d,Byte,,RO
reg_block,i2c_map,,RO_CHERR_03_ALL_w1_reg,0x030e,Byte,,RO
reg_block,i2c_map,,RO_CHERR_03_ALL_w2_reg,0x030f,Byte,,RO
reg_block,i2c_map,,WO_CHERR_04_ALL_w0_reg,0x0310,Byte,,WO
reg_block,i2c_map,,RO_CHERR_04_ALL_w0_reg,0x0311,Byte,,RO
reg_block,i2c_map,,RO_CHERR_04_ALL_w1_reg,0x0312,Byte,,RO
reg_block,i2c_map,,RO_CHERR_04_ALL_w2_reg,0x0313,Byte,,RO
reg_block,i2c_map,,WO_CHERR_05_ALL_w0_reg,0x0314,Byte,,WO
reg_block,i2c_map,,RO_CHERR_05_ALL_w0_reg,0x0315,Byte,,RO
reg_block,i2c_map,,RO_CHERR_05_ALL_w1_reg,0x0316,Byte,,RO
reg_block,i2c_map,,RO_CHERR_05_ALL_w2_reg,0x0317,Byte,,RO
reg_block,i2c_map,,WO_CHERR_06_ALL_w0_reg,0x0318,Byte,,WO
reg_block,i2c_map,,RO_CHERR_06_ALL_w0_reg,0x0319,Byte,,RO
reg_block,i2c_map,,RO_CHERR_06_ALL_w1_reg,0x031a,Byte,,RO
reg_block,i2c_map,,RO_CHERR_06_ALL_w2_reg,0x031b,Byte,,RO
reg_block,i2c_map,,WO_CHERR_07_ALL_w0_reg,0x031c,Byte,,WO
reg_block,i2c_map,,RO_CHERR_07_ALL_w0_reg,0x031d,Byte,,RO
reg_block,i2c_map,,RO_CHERR_07_ALL_w1_reg,0x031e,Byte,,RO
reg_block,i2c_map,,RO_CHERR_07_ALL_w2_reg,0x031f,Byte,,RO
reg_block,i2c_map,,WO_CHERR_08_ALL_w0_reg,0x0320,Byte,,WO
reg_block,i2c_map,,RO_CHERR_08_ALL_w0_reg,0x0321,Byte,,RO
reg_block,i2c_map,,RO_CHERR_08_ALL_w1_reg,0x0322,Byte,,RO
reg_block,i2c_map,,RO_CHERR_08_ALL_w2_reg,0x0323,Byte,,RO
reg_block,i2c_map,,WO_CHERR_09_ALL_w0_reg,0x0324,Byte,,WO
reg_block,i2c_map,,RO_CHERR_09_ALL_w0_reg,0x0325,Byte,,RO
reg_block,i2c_map,,RO_CHERR_09_ALL_w1_reg,0x0326,Byte,,RO
reg_block,i2c_map,,RO_CHERR_09_ALL_w2_reg,0x0327,Byte,,RO
reg_block,i2c_map,,WO_CHERR_10_ALL_w0_reg,0x0328,Byte,,WO
reg_block,i2c_map,,RO_CHERR_10_ALL_w0_reg,0x0329,Byte,,RO
reg_block,i2c_map,,RO_CHERR_10_ALL_w1_reg,0x032a,Byte,,RO
reg_block,i2c_map,,RO_CHERR_10_ALL_w2_reg,0x032b,Byte,,RO
reg_block,i2c_map,,WO_CHERR_11_ALL_w0_reg,0x032c,Byte,,WO
reg_block,i2c_map,,RO_CHERR_11_ALL_w0_reg,0x032d,Byte,,RO
reg_block,i2c_map,,RO_CHERR_11_ALL_w1_reg,0x032e,Byte,,RO
reg_block,i2c_map,,RO_CHERR_11_ALL_w2_reg,0x032f,Byte,,RO
reg_block,i2c_map,,WO_CHERR_12_ALL_w0_reg,0x0330,Byte,,WO
reg_block,i2c_map,,RO_CHERR_12_ALL_w0_reg,0x0331,Byte,,RO
reg_block,i2c_map,,RO_CHERR_12_ALL_w1_reg,0x0332,Byte,,RO
reg_block,i2c_map,,RO_CHERR_12_ALL_w2_reg,0x0333,Byte,,RO
reg_block,i2c_map,,RW_CHEPRXGRP_00_ALL_w0_reg,0x0340,Byte,,RW
reg_block,i2c_map,,RO_CHEPRXGRP_00_ALL_w0_reg,0x0341,Byte,,RO
reg_block,i2c_map,,RO_CHEPRXGRP_00_ALL_w1_reg,0x0342,Byte,,RO
reg_block,i2c_map,,RW_CHEPRXGRP_01_ALL_w0_reg,0x0344,Byte,,RW
reg_block,i2c_map,,RO_CHEPRXGRP_01_ALL_w0_reg,0x0345,Byte,,RO
reg_block,i2c_map,,RO_CHEPRXGRP_01_ALL_w1_reg,0x0346,Byte,,RO
reg_block,i2c_map,,RW_CHEPRXGRP_02_ALL_w0_reg,0x0348,Byte,,RW
reg_block,i2c_map,,RO_CHEPRXGRP_02_ALL_w0_reg,0x0349,Byte,,RO
reg_block,i2c_map,,RO_CHEPRXGRP_02_ALL_w1_reg,0x034a,Byte,,RO
reg_block,i2c_map,,RW_CHEPRXGRP_03_ALL_w0_reg,0x034c,Byte,,RW
reg_block,i2c_map,,RO_CHEPRXGRP_03_ALL_w0_reg,0x034d,Byte,,RO
reg_block,i2c_map,,RO_CHEPRXGRP_03_ALL_w1_reg,0x034e,Byte,,RO
reg_block,i2c_map,,RW_CHEPRXGRP_04_ALL_w0_reg,0x0350,Byte,,RW
reg_block,i2c_map,,RO_CHEPRXGRP_04_ALL_w0_reg,0x0351,Byte,,RO
reg_block,i2c_map,,RO_CHEPRXGRP_04_ALL_w1_reg,0x0352,Byte,,RO
reg_block,i2c_map,,RW_CHEPRXGRP_05_ALL_w0_reg,0x0354,Byte,,RW
reg_block,i2c_map,,RO_CHEPRXGRP_05_ALL_w0_reg,0x0355,Byte,,RO
reg_block,i2c_map,,RO_CHEPRXGRP_05_ALL_w1_reg,0x0356,Byte,,RO
reg_block,i2c_map,,RW_CHEPRXGRP_06_ALL_w0_reg,0x0358,Byte,,RW
reg_block,i2c_map,,RO_CHEPRXGRP_06_ALL_w0_reg,0x0359,Byte,,RO
reg_block,i2c_map,,RO_CHEPRXGRP_06_ALL_w1_reg,0x035a,Byte,,RO
reg_block,i2c_map,,RW_CHEPRXGRP_07_ALL_w0_reg,0x035c,Byte,,RW
reg_block,i2c_map,,RO_CHEPRXGRP_07_ALL_w0_reg,0x035d,Byte,,RO
reg_block,i2c_map,,RO_CHEPRXGRP_07_ALL_w1_reg,0x035e,Byte,,RO
reg_block,i2c_map,,RW_CHEPRXGRP_08_ALL_w0_reg,0x0360,Byte,,RW
reg_block,i2c_map,,RO_CHEPRXGRP_08_ALL_w0_reg,0x0361,Byte,,RO
reg_block,i2c_map,,RO_CHEPRXGRP_08_ALL_w1_reg,0x0362,Byte,,RO
reg_block,i2c_map,,RW_CHEPRXGRP_09_ALL_w0_reg,0x0364,Byte,,RW
reg_block,i2c_map,,RO_CHEPRXGRP_09_ALL_w0_reg,0x0365,Byte,,RO
reg_block,i2c_map,,RO_CHEPRXGRP_09_ALL_w1_reg,0x0366,Byte,,RO
reg_block,i2c_map,,RW_CHEPRXGRP_10_ALL_w0_reg,0x0368,Byte,,RW
reg_block,i2c_map,,RO_CHEPRXGRP_10_ALL_w0_reg,0x0369,Byte,,RO
reg_block,i2c_map,,RO_CHEPRXGRP_10_ALL_w1_reg,0x036a,Byte,,RO
reg_block,i2c_map,,RW_CHEPRXGRP_11_ALL_w0_reg,0x036c,Byte,,RW
reg_block,i2c_map,,RO_CHEPRXGRP_11_ALL_w0_reg,0x036d,Byte,,RO
reg_block,i2c_map,,RO_CHEPRXGRP_11_ALL_w1_reg,0x036e,Byte,,RO
reg_block,i2c_map,,RW_ALIGNER_ALL_w0_reg,0x0380,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w1_reg,0x0381,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w2_reg,0x0382,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w3_reg,0x0383,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w4_reg,0x0384,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w5_reg,0x0385,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w6_reg,0x0386,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w7_reg,0x0387,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w8_reg,0x0388,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w9_reg,0x0389,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w10_reg,0x038a,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w11_reg,0x038b,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w12_reg,0x038c,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w13_reg,0x038d,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w14_reg,0x038e,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w15_reg,0x038f,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w16_reg,0x0390,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w17_reg,0x0391,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w18_reg,0x0392,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w19_reg,0x0393,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w20_reg,0x0394,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w21_reg,0x0395,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w22_reg,0x0396,Byte,,RW
reg_block,i2c_map,,RW_ALIGNER_ALL_w23_reg,0x0397,Byte,,RW
reg_block,i2c_map,,RO_ALIGNER_ALL_w0_reg,0x0398,Byte,,RO
reg_block,i2c_map,,RO_ALIGNER_ALL_w1_reg,0x0399,Byte,,RO
reg_block,i2c_map,,RW_ERRTOP_ALL_w0_reg,0x039a,Byte,,RW
reg_block,i2c_map,,RW_ERRTOP_ALL_w1_reg,0x039b,Byte,,RW
reg_block,i2c_map,,RW_ERRTOP_ALL_w2_reg,0x039c,Byte,,RW
reg_block,i2c_map,,RW_ERRTOP_ALL_w3_reg,0x039d,Byte,,RW
reg_block,i2c_map,,RO_ERRTOP_ALL_w0_reg,0x039e,Byte,,RO
reg_block,i2c_map,,RO_ERRTOP_ALL_w1_reg,0x039f,Byte,,RO
reg_block,i2c_map,,RO_ERRTOP_ALL_w2_reg,0x03a0,Byte,,RO
reg_block,i2c_map,,RO_ERRTOP_ALL_w3_reg,0x03a1,Byte,,RO
reg_block,i2c_map,,RO_ERRTOP_ALL_w4_reg,0x03a2,Byte,,RO
reg_block,i2c_map,,RW_EPRXGRP_TOP_ALL_w0_reg,0x03a3,Byte,,RW
reg_block,i2c_map,,RW_EPRXGRP_TOP_ALL_w1_reg,0x03a4,Byte,,RW
reg_block,i2c_map,,RW_EPRXGRP_TOP_ALL_w2_reg,0x03a5,Byte,,RW
reg_block,i2c_map,,RO_EPRXGRP_TOP_ALL_w0_reg,0x03a6,Byte,,RO
reg_block,i2c_map,,RW_FCTRL_ALL_w0_reg,0x03a7,Byte,,RW
reg_block,i2c_map,,RW_FCTRL_ALL_w1_reg,0x03a8,Byte,,RW
reg_block,i2c_map,,RW_FCTRL_ALL_w2_reg,0x03a9,Byte,,RW
reg_block,i2c_map,,RW_FCTRL_ALL_w3_reg,0x03aa,Byte,,RW
reg_block,i2c_map,,RO_FCTRL_ALL_w0_reg,0x03ab,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w1_reg,0x03ac,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w2_reg,0x03ad,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w3_reg,0x03ae,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w4_reg,0x03af,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w5_reg,0x03b0,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w6_reg,0x03b1,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w7_reg,0x03b2,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w8_reg,0x03b3,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w9_reg,0x03b4,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w10_reg,0x03b5,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w11_reg,0x03b6,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w12_reg,0x03b7,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w13_reg,0x03b8,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w14_reg,0x03b9,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w15_reg,0x03ba,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w16_reg,0x03bb,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w17_reg,0x03bc,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w18_reg,0x03bd,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w19_reg,0x03be,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w20_reg,0x03bf,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w21_reg,0x03c0,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w22_reg,0x03c1,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w23_reg,0x03c2,Byte,,RO
reg_block,i2c_map,,RO_FCTRL_ALL_w24_reg,0x03c3,Byte,,RO
reg_block,i2c_map,,RW_ERX_ALL_w0_reg,0x03c4,Byte,,RW
reg_block,i2c_map,,RW_ERX_ALL_w1_reg,0x03c5,Byte,,RW
reg_block,i2c_map,,RW_ERX_ALL_w2_reg,0x03c6,Byte,,RW
reg_block,i2c_map,,RW_ERX_ALL_w3_reg,0x03c7,Byte,,RW
reg_block,i2c_map,,RW_ERX_ALL_w4_reg,0x03c8,Byte,,RW
reg_block,i2c_map,,RW_ERX_ALL_w5_reg,0x03c9,Byte,,RW
reg_block,i2c_map,,RW_ERX_ALL_w6_reg,0x03ca,Byte,,RW
reg_block,i2c_map,,RW_ERX_ALL_w7_reg,0x03cb,Byte,,RW
reg_block,i2c_map,,RW_ERX_ALL_w8_reg,0x03cc,Byte,,RW
reg_block,i2c_map,,RW_ERX_ALL_w9_reg,0x03cd,Byte,,RW
reg_block,i2c_map,,RW_ERX_ALL_w10_reg,0x03ce,Byte,,RW
reg_block,i2c_map,,RW_ERX_ALL_w11_reg,0x03cf,Byte,,RW
reg_block,i2c_map,,RW_ERX_ALL_w12_reg,0x03d0,Byte,,RW
reg_block,i2c_map,,RW_ERX_ALL_w13_reg,0x03d1,Byte,,RW
reg_block,i2c_map,,RW_ERX_ALL_w14_reg,0x03d2,Byte,,RW
reg_block,i2c_map,,RO_ERX_ALL_w0_reg,0x03d3,Byte,,RO
reg_block,i2c_map,,RW_ETX_ALL_w0_reg,0x03d4,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w1_reg,0x03d5,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w2_reg,0x03d6,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w3_reg,0x03d7,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w4_reg,0x03d8,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w5_reg,0x03d9,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w6_reg,0x03da,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w7_reg,0x03db,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w8_reg,0x03dc,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w9_reg,0x03dd,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w10_reg,0x03de,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w11_reg,0x03df,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w12_reg,0x03e0,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w13_reg,0x03e1,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w14_reg,0x03e2,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w15_reg,0x03e3,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w16_reg,0x03e4,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w17_reg,0x03e5,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w18_reg,0x03e6,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w19_reg,0x03e7,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w20_reg,0x03e8,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w21_reg,0x03e9,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w22_reg,0x03ea,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w23_reg,0x03eb,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w24_reg,0x03ec,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w25_reg,0x03ed,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w26_reg,0x03ee,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w27_reg,0x03ef,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w28_reg,0x03f0,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w29_reg,0x03f1,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w30_reg,0x03f2,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w31_reg,0x03f3,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w32_reg,0x03f4,Byte,,RW
reg_block,i2c_map,,RW_ETX_ALL_w33_reg,0x03f5,Byte,,RW
reg_block,i2c_map,,RO_ETX_ALL_w0_reg,0x03f6,Byte,,RO
reg_block,i2c_map,,WO_CLOCKS_AND_RESETS_ALL_w0_reg,0x03f7,Byte,,WO
reg_block,i2c_map,,RW_CLOCKS_AND_RESETS_ALL_w0_reg,0x03f8,Byte,,RW
reg_block,i2c_map,,RW_CLOCKS_AND_RESETS_ALL_w1_reg,0x03f9,Byte,,RW
reg_block,i2c_map,,RW_CLOCKS_AND_RESETS_ALL_w2_reg,0x03fa,Byte,,RW
reg_block,i2c_map,,RW_CLOCKS_AND_RESETS_ALL_w3_reg,0x03fb,Byte,,RW
reg_block,i2c_map,,RW_CLOCKS_AND_RESETS_ALL_w4_reg,0x03fc,Byte,,RW
reg_block,i2c_map,,RW_CLOCKS_AND_RESETS_ALL_w5_reg,0x03fd,Byte,,RW
reg_block,i2c_map,,RW_CLOCKS_AND_RESETS_ALL_w6_reg,0x03fe,Byte,,RW
reg_block,i2c_map,,RW_CLOCKS_AND_RESETS_ALL_w7_reg,0x03ff,Byte,,RW
reg_block,i2c_map,,RW_CLOCKS_AND_RESETS_ALL_w8_reg,0x0400,Byte,,RW
reg_block,i2c_map,,RW_CLOCKS_AND_RESETS_ALL_w9_reg,0x0401,Byte,,RW
reg_block,i2c_map,,RW_CLOCKS_AND_RESETS_ALL_w10_reg,0x0402,Byte,,RW
reg_block,i2c_map,,RW_CLOCKS_AND_RESETS_ALL_w11_reg,0x0403,Byte,,RW
reg_block,i2c_map,,RW_CLOCKS_AND_RESETS_ALL_w12_reg,0x0404,Byte,,RW
reg_block,i2c_map,,RW_CLOCKS_AND_RESETS_ALL_w13_reg,0x0405,Byte,,RW
reg_block,i2c_map,,RW_CLOCKS_AND_RESETS_ALL_w14_reg,0x0406,Byte,,RW
reg_block,i2c_map,,RW_CLOCKS_AND_RESETS_ALL_w15_reg,0x0407,Byte,,RW
reg_block,i2c_map,,RW_CLOCKS_AND_RESETS_ALL_w16_reg,0x0408,Byte,,RW
reg_block,i2c_map,,RW_CLOCKS_AND_RESETS_ALL_w17_reg,0x0409,Byte,,RW
reg_block,i2c_map,,RW_CLOCKS_AND_RESETS_ALL_w18_reg,0x040a,Byte,,RW
reg_block,i2c_map,,RO_CLOCKS_AND_RESETS_ALL_w0_reg,0x040b,Byte,,RO
reg_block,i2c_map,,RO_CLOCKS_AND_RESETS_ALL_w1_reg,0x040c,Byte,,RO
reg_block,i2c_map,,RO_CLOCKS_AND_RESETS_ALL_w2_reg,0x040d,Byte,,RO
reg_block,i2c_map,,RO_CLOCKS_AND_RESETS_ALL_w3_reg,0x040e,Byte,,RO
reg_block,i2c_map,,RO_CLOCKS_AND_RESETS_ALL_w4_reg,0x040f,Byte,,RO
reg_block,i2c_map,,RO_CLOCKS_AND_RESETS_ALL_w5_reg,0x0410,Byte,,RO
reg_block,i2c_map,,RO_CLOCKS_AND_RESETS_ALL_w6_reg,0x0411,Byte,,RO
reg_block,i2c_map,,RO_CLOCKS_AND_RESETS_ALL_w7_reg,0x0412,Byte,,RO
reg_block,i2c_map,,RO_CLOCKS_AND_RESETS_ALL_w8_reg,0x0413,Byte,,RO
reg_block,i2c_map,,RO_CLOCKS_AND_RESETS_ALL_w9_reg,0x0414,Byte,,RO
reg_block,i2c_map,,RO_CLOCKS_AND_RESETS_ALL_w10_reg,0x0415,Byte,,RO
reg_block,i2c_map,,WO_ROC_DAQ_CTRL_ALL_w0_reg,0x0416,Byte,,WO
reg_block,i2c_map,,RW_ROC_DAQ_CTRL_ALL_w0_reg,0x0417,Byte,,RW
reg_block,i2c_map,,RW_ROC_DAQ_CTRL_ALL_w1_reg,0x0418,Byte,,RW
reg_block,i2c_map,,RW_ROC_DAQ_CTRL_ALL_w2_reg,0x0419,Byte,,RW
reg_block,i2c_map,,RW_ROC_DAQ_CTRL_ALL_w3_reg,0x041a,Byte,,RW
reg_block,i2c_map,,RW_ROC_DAQ_CTRL_ALL_w4_reg,0x041b,Byte,,RW
reg_block,i2c_map,,RW_ROC_DAQ_CTRL_ALL_w5_reg,0x041c,Byte,,RW
reg_block,i2c_map,,RW_ROC_DAQ_CTRL_ALL_w6_reg,0x041d,Byte,,RW
reg_block,i2c_map,,RW_ROC_DAQ_CTRL_ALL_w7_reg,0x041e,Byte,,RW
reg_block,i2c_map,,RW_ROC_DAQ_CTRL_ALL_w8_reg,0x041f,Byte,,RW
reg_block,i2c_map,,RW_ROC_DAQ_CTRL_ALL_w9_reg,0x0420,Byte,,RW
reg_block,i2c_map,,RW_ROC_DAQ_CTRL_ALL_w10_reg,0x0421,Byte,,RW
reg_block,i2c_map,,RW_ROC_DAQ_CTRL_ALL_w11_reg,0x0422,Byte,,RW
reg_block,i2c_map,,RW_ROC_DAQ_CTRL_ALL_w12_reg,0x0423,Byte,,RW
reg_block,i2c_map,,RW_ROC_DAQ_CTRL_ALL_w13_reg,0x0424,Byte,,RW
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w0_reg,0x0425,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w1_reg,0x0426,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w2_reg,0x0427,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w3_reg,0x0428,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w4_reg,0x0429,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w5_reg,0x042a,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w6_reg,0x042b,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w7_reg,0x042c,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w8_reg,0x042d,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w9_reg,0x042e,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w10_reg,0x042f,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w11_reg,0x0430,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w12_reg,0x0431,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w13_reg,0x0432,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w14_reg,0x0433,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w15_reg,0x0434,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w16_reg,0x0435,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w17_reg,0x0436,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w18_reg,0x0437,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w19_reg,0x0438,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w20_reg,0x0439,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w21_reg,0x043a,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w22_reg,0x043b,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w23_reg,0x043c,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w24_reg,0x043d,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w25_reg,0x043e,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w26_reg,0x043f,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w27_reg,0x0440,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w28_reg,0x0441,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w29_reg,0x0442,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w30_reg,0x0443,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w31_reg,0x0444,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w32_reg,0x0445,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w33_reg,0x0446,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w34_reg,0x0447,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w35_reg,0x0448,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w36_reg,0x0449,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w37_reg,0x044a,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w38_reg,0x044b,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w39_reg,0x044c,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w40_reg,0x044d,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w41_reg,0x044e,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w42_reg,0x044f,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w43_reg,0x0450,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w44_reg,0x0451,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w45_reg,0x0452,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w46_reg,0x0453,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w47_reg,0x0454,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w48_reg,0x0455,Byte,,RO
reg_block,i2c_map,,RO_ROC_DAQ_CTRL_ALL_w49_reg,0x0456,Byte,,RO
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w0_reg,0x0457,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w1_reg,0x0458,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w2_reg,0x0459,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w3_reg,0x045a,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w4_reg,0x045b,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w5_reg,0x045c,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w6_reg,0x045d,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w7_reg,0x045e,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w8_reg,0x045f,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w9_reg,0x0460,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w10_reg,0x0461,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w11_reg,0x0462,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w12_reg,0x0463,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w13_reg,0x0464,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w14_reg,0x0465,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w15_reg,0x0466,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w16_reg,0x0467,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w17_reg,0x0468,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w18_reg,0x0469,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w19_reg,0x046a,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w20_reg,0x046b,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w21_reg,0x046c,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w22_reg,0x046d,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w23_reg,0x046e,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w24_reg,0x046f,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w25_reg,0x0470,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w26_reg,0x0471,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w27_reg,0x0472,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w28_reg,0x0473,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w29_reg,0x0474,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w30_reg,0x0475,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w31_reg,0x0476,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w32_reg,0x0477,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w33_reg,0x0478,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w34_reg,0x0479,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w35_reg,0x047a,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w36_reg,0x047b,Byte,,RW
reg_block,i2c_map,,RW_ELINK_PROCESSORS_ALL_w37_reg,0x047c,Byte,,RW
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w0_reg,0x047d,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w1_reg,0x047e,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w2_reg,0x047f,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w3_reg,0x0480,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w4_reg,0x0481,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w5_reg,0x0482,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w6_reg,0x0483,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w7_reg,0x0484,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w8_reg,0x0485,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w9_reg,0x0486,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w10_reg,0x0487,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w11_reg,0x0488,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w12_reg,0x0489,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w13_reg,0x048a,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w14_reg,0x048b,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w15_reg,0x048c,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w16_reg,0x048d,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w17_reg,0x048e,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w18_reg,0x048f,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w19_reg,0x0490,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w20_reg,0x0491,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w21_reg,0x0492,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w22_reg,0x0493,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w23_reg,0x0494,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w24_reg,0x0495,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w25_reg,0x0496,Byte,,RO
reg_block,i2c_map,,RO_ELINK_PROCESSORS_ALL_w26_reg,0x0497,Byte,,RO
reg_block,i2c_map,,RW_PINGPONG_SRAM_ALL_w0_reg,0x0498,Byte,,RW
reg_block,i2c_map,,RO_PINGPONG_SRAM_ALL_w0_reg,0x0499,Byte,,RO
reg_block,i2c_map,,RO_PINGPONG_SRAM_ALL_w1_reg,0x049a,Byte,,RO
reg_block,i2c_map,,RO_PINGPONG_SRAM_ALL_w2_reg,0x049b,Byte,,RO
reg_block,i2c_map,,RO_PINGPONG_SRAM_ALL_w3_reg,0x049c,Byte,,RO
reg_block,i2c_map,,RO_PINGPONG_SRAM_ALL_w4_reg,0x049d,Byte,,RO
reg_block,i2c_map,,RO_PINGPONG_SRAM_ALL_w5_reg,0x049e,Byte,,RO
reg_block,i2c_map,,RO_PINGPONG_SRAM_ALL_w6_reg,0x049f,Byte,,RO
reg_block,i2c_map,,RO_PINGPONG_SRAM_ALL_w7_reg,0x04a0,Byte,,RO
reg_block,i2c_map,,RO_PINGPONG_SRAM_ALL_w8_reg,0x04a1,Byte,,RO
reg_block,i2c_map,,RO_PINGPONG_SRAM_ALL_w9_reg,0x04a2,Byte,,RO
reg_block,i2c_map,,RO_PINGPONG_SRAM_ALL_w10_reg,0x04a3,Byte,,RO
reg_block,i2c_map,,RO_PINGPONG_SRAM_ALL_w11_reg,0x04a4,Byte,,RO
reg_block,i2c_map,,RO_PINGPONG_SRAM_ALL_w12_reg,0x04a5,Byte,,RO
reg_block,i2c_map,,RO_PINGPONG_SRAM_ALL_w13_reg,0x04a6,Byte,,RO
reg_block,i2c_map,,RO_PINGPONG_SRAM_ALL_w14_reg,0x04a7,Byte,,RO
reg_block,i2c_map,,RO_PINGPONG_SRAM_ALL_w15_reg,0x04a8,Byte,,RO
reg_block,i2c_map,,RO_PINGPONG_SRAM_ALL_w16_reg,0x04a9,Byte,,RO
reg_block,i2c_map,,RO_PINGPONG_SRAM_ALL_w17_reg,0x04aa,Byte,,RO
reg_block,i2c_map,,RO_PINGPONG_SRAM_ALL_w18_reg,0x04ab,Byte,,RO
reg_block,i2c_map,,RW_ZERO_SUPPRESS_COMMON_ALL_w0_reg,0x04ac,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_COMMON_ALL_w1_reg,0x04ad,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w0_reg,0x04ae,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w1_reg,0x04af,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w2_reg,0x04b0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w3_reg,0x04b1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w4_reg,0x04b2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w5_reg,0x04b3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w6_reg,0x04b4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w7_reg,0x04b5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w8_reg,0x04b6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w9_reg,0x04b7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w10_reg,0x04b8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w11_reg,0x04b9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w12_reg,0x04ba,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w13_reg,0x04bb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w14_reg,0x04bc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w15_reg,0x04bd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w16_reg,0x04be,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w17_reg,0x04bf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w18_reg,0x04c0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w19_reg,0x04c1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w20_reg,0x04c2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w21_reg,0x04c3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w22_reg,0x04c4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w23_reg,0x04c5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w24_reg,0x04c6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w25_reg,0x04c7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w26_reg,0x04c8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w27_reg,0x04c9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w28_reg,0x04ca,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w29_reg,0x04cb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w30_reg,0x04cc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w31_reg,0x04cd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w32_reg,0x04ce,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w33_reg,0x04cf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w34_reg,0x04d0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w35_reg,0x04d1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w36_reg,0x04d2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w37_reg,0x04d3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w38_reg,0x04d4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w39_reg,0x04d5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w40_reg,0x04d6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w41_reg,0x04d7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w42_reg,0x04d8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w43_reg,0x04d9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w44_reg,0x04da,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w45_reg,0x04db,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w46_reg,0x04dc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w47_reg,0x04dd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w48_reg,0x04de,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w49_reg,0x04df,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w50_reg,0x04e0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w51_reg,0x04e1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w52_reg,0x04e2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w53_reg,0x04e3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w54_reg,0x04e4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w55_reg,0x04e5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w56_reg,0x04e6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w57_reg,0x04e7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w58_reg,0x04e8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w59_reg,0x04e9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w60_reg,0x04ea,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w61_reg,0x04eb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w62_reg,0x04ec,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w63_reg,0x04ed,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w64_reg,0x04ee,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w65_reg,0x04ef,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w66_reg,0x04f0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w67_reg,0x04f1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w68_reg,0x04f2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w69_reg,0x04f3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w70_reg,0x04f4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w71_reg,0x04f5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w72_reg,0x04f6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w73_reg,0x04f7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w74_reg,0x04f8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w75_reg,0x04f9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w76_reg,0x04fa,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w77_reg,0x04fb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w78_reg,0x04fc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w79_reg,0x04fd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w80_reg,0x04fe,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w81_reg,0x04ff,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w82_reg,0x0500,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w83_reg,0x0501,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w84_reg,0x0502,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w85_reg,0x0503,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w86_reg,0x0504,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w87_reg,0x0505,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w88_reg,0x0506,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w89_reg,0x0507,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w90_reg,0x0508,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w91_reg,0x0509,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w92_reg,0x050a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w93_reg,0x050b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w94_reg,0x050c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w95_reg,0x050d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w96_reg,0x050e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w97_reg,0x050f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w98_reg,0x0510,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w99_reg,0x0511,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w100_reg,0x0512,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w101_reg,0x0513,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w102_reg,0x0514,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w103_reg,0x0515,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w104_reg,0x0516,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w105_reg,0x0517,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w106_reg,0x0518,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w107_reg,0x0519,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w108_reg,0x051a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w109_reg,0x051b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_00_ALL_w110_reg,0x051c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w0_reg,0x051d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w1_reg,0x051e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w2_reg,0x051f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w3_reg,0x0520,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w4_reg,0x0521,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w5_reg,0x0522,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w6_reg,0x0523,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w7_reg,0x0524,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w8_reg,0x0525,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w9_reg,0x0526,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w10_reg,0x0527,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w11_reg,0x0528,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w12_reg,0x0529,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w13_reg,0x052a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w14_reg,0x052b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w15_reg,0x052c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w16_reg,0x052d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w17_reg,0x052e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w18_reg,0x052f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w19_reg,0x0530,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w20_reg,0x0531,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w21_reg,0x0532,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w22_reg,0x0533,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w23_reg,0x0534,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w24_reg,0x0535,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w25_reg,0x0536,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w26_reg,0x0537,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w27_reg,0x0538,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w28_reg,0x0539,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w29_reg,0x053a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w30_reg,0x053b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w31_reg,0x053c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w32_reg,0x053d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w33_reg,0x053e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w34_reg,0x053f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w35_reg,0x0540,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w36_reg,0x0541,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w37_reg,0x0542,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w38_reg,0x0543,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w39_reg,0x0544,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w40_reg,0x0545,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w41_reg,0x0546,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w42_reg,0x0547,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w43_reg,0x0548,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w44_reg,0x0549,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w45_reg,0x054a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w46_reg,0x054b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w47_reg,0x054c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w48_reg,0x054d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w49_reg,0x054e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w50_reg,0x054f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w51_reg,0x0550,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w52_reg,0x0551,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w53_reg,0x0552,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w54_reg,0x0553,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w55_reg,0x0554,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w56_reg,0x0555,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w57_reg,0x0556,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w58_reg,0x0557,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w59_reg,0x0558,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w60_reg,0x0559,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w61_reg,0x055a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w62_reg,0x055b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w63_reg,0x055c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w64_reg,0x055d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w65_reg,0x055e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w66_reg,0x055f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w67_reg,0x0560,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w68_reg,0x0561,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w69_reg,0x0562,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w70_reg,0x0563,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w71_reg,0x0564,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w72_reg,0x0565,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w73_reg,0x0566,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w74_reg,0x0567,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w75_reg,0x0568,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w76_reg,0x0569,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w77_reg,0x056a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w78_reg,0x056b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w79_reg,0x056c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w80_reg,0x056d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w81_reg,0x056e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w82_reg,0x056f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w83_reg,0x0570,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w84_reg,0x0571,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w85_reg,0x0572,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w86_reg,0x0573,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w87_reg,0x0574,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w88_reg,0x0575,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w89_reg,0x0576,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w90_reg,0x0577,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w91_reg,0x0578,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w92_reg,0x0579,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w93_reg,0x057a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w94_reg,0x057b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w95_reg,0x057c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w96_reg,0x057d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w97_reg,0x057e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w98_reg,0x057f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w99_reg,0x0580,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w100_reg,0x0581,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w101_reg,0x0582,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w102_reg,0x0583,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w103_reg,0x0584,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w104_reg,0x0585,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w105_reg,0x0586,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w106_reg,0x0587,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w107_reg,0x0588,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w108_reg,0x0589,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w109_reg,0x058a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_01_ALL_w110_reg,0x058b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w0_reg,0x058c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w1_reg,0x058d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w2_reg,0x058e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w3_reg,0x058f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w4_reg,0x0590,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w5_reg,0x0591,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w6_reg,0x0592,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w7_reg,0x0593,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w8_reg,0x0594,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w9_reg,0x0595,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w10_reg,0x0596,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w11_reg,0x0597,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w12_reg,0x0598,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w13_reg,0x0599,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w14_reg,0x059a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w15_reg,0x059b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w16_reg,0x059c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w17_reg,0x059d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w18_reg,0x059e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w19_reg,0x059f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w20_reg,0x05a0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w21_reg,0x05a1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w22_reg,0x05a2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w23_reg,0x05a3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w24_reg,0x05a4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w25_reg,0x05a5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w26_reg,0x05a6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w27_reg,0x05a7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w28_reg,0x05a8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w29_reg,0x05a9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w30_reg,0x05aa,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w31_reg,0x05ab,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w32_reg,0x05ac,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w33_reg,0x05ad,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w34_reg,0x05ae,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w35_reg,0x05af,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w36_reg,0x05b0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w37_reg,0x05b1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w38_reg,0x05b2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w39_reg,0x05b3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w40_reg,0x05b4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w41_reg,0x05b5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w42_reg,0x05b6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w43_reg,0x05b7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w44_reg,0x05b8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w45_reg,0x05b9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w46_reg,0x05ba,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w47_reg,0x05bb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w48_reg,0x05bc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w49_reg,0x05bd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w50_reg,0x05be,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w51_reg,0x05bf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w52_reg,0x05c0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w53_reg,0x05c1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w54_reg,0x05c2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w55_reg,0x05c3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w56_reg,0x05c4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w57_reg,0x05c5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w58_reg,0x05c6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w59_reg,0x05c7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w60_reg,0x05c8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w61_reg,0x05c9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w62_reg,0x05ca,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w63_reg,0x05cb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w64_reg,0x05cc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w65_reg,0x05cd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w66_reg,0x05ce,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w67_reg,0x05cf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w68_reg,0x05d0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w69_reg,0x05d1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w70_reg,0x05d2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w71_reg,0x05d3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w72_reg,0x05d4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w73_reg,0x05d5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w74_reg,0x05d6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w75_reg,0x05d7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w76_reg,0x05d8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w77_reg,0x05d9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w78_reg,0x05da,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w79_reg,0x05db,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w80_reg,0x05dc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w81_reg,0x05dd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w82_reg,0x05de,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w83_reg,0x05df,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w84_reg,0x05e0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w85_reg,0x05e1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w86_reg,0x05e2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w87_reg,0x05e3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w88_reg,0x05e4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w89_reg,0x05e5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w90_reg,0x05e6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w91_reg,0x05e7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w92_reg,0x05e8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w93_reg,0x05e9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w94_reg,0x05ea,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w95_reg,0x05eb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w96_reg,0x05ec,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w97_reg,0x05ed,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w98_reg,0x05ee,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w99_reg,0x05ef,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w100_reg,0x05f0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w101_reg,0x05f1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w102_reg,0x05f2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w103_reg,0x05f3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w104_reg,0x05f4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w105_reg,0x05f5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w106_reg,0x05f6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w107_reg,0x05f7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w108_reg,0x05f8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w109_reg,0x05f9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_02_ALL_w110_reg,0x05fa,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w0_reg,0x05fb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w1_reg,0x05fc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w2_reg,0x05fd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w3_reg,0x05fe,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w4_reg,0x05ff,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w5_reg,0x0600,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w6_reg,0x0601,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w7_reg,0x0602,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w8_reg,0x0603,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w9_reg,0x0604,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w10_reg,0x0605,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w11_reg,0x0606,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w12_reg,0x0607,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w13_reg,0x0608,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w14_reg,0x0609,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w15_reg,0x060a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w16_reg,0x060b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w17_reg,0x060c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w18_reg,0x060d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w19_reg,0x060e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w20_reg,0x060f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w21_reg,0x0610,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w22_reg,0x0611,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w23_reg,0x0612,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w24_reg,0x0613,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w25_reg,0x0614,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w26_reg,0x0615,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w27_reg,0x0616,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w28_reg,0x0617,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w29_reg,0x0618,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w30_reg,0x0619,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w31_reg,0x061a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w32_reg,0x061b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w33_reg,0x061c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w34_reg,0x061d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w35_reg,0x061e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w36_reg,0x061f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w37_reg,0x0620,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w38_reg,0x0621,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w39_reg,0x0622,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w40_reg,0x0623,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w41_reg,0x0624,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w42_reg,0x0625,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w43_reg,0x0626,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w44_reg,0x0627,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w45_reg,0x0628,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w46_reg,0x0629,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w47_reg,0x062a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w48_reg,0x062b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w49_reg,0x062c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w50_reg,0x062d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w51_reg,0x062e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w52_reg,0x062f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w53_reg,0x0630,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w54_reg,0x0631,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w55_reg,0x0632,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w56_reg,0x0633,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w57_reg,0x0634,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w58_reg,0x0635,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w59_reg,0x0636,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w60_reg,0x0637,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w61_reg,0x0638,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w62_reg,0x0639,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w63_reg,0x063a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w64_reg,0x063b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w65_reg,0x063c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w66_reg,0x063d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w67_reg,0x063e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w68_reg,0x063f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w69_reg,0x0640,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w70_reg,0x0641,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w71_reg,0x0642,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w72_reg,0x0643,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w73_reg,0x0644,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w74_reg,0x0645,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w75_reg,0x0646,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w76_reg,0x0647,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w77_reg,0x0648,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w78_reg,0x0649,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w79_reg,0x064a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w80_reg,0x064b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w81_reg,0x064c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w82_reg,0x064d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w83_reg,0x064e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w84_reg,0x064f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w85_reg,0x0650,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w86_reg,0x0651,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w87_reg,0x0652,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w88_reg,0x0653,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w89_reg,0x0654,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w90_reg,0x0655,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w91_reg,0x0656,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w92_reg,0x0657,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w93_reg,0x0658,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w94_reg,0x0659,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w95_reg,0x065a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w96_reg,0x065b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w97_reg,0x065c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w98_reg,0x065d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w99_reg,0x065e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w100_reg,0x065f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w101_reg,0x0660,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w102_reg,0x0661,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w103_reg,0x0662,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w104_reg,0x0663,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w105_reg,0x0664,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w106_reg,0x0665,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w107_reg,0x0666,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w108_reg,0x0667,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w109_reg,0x0668,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_03_ALL_w110_reg,0x0669,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w0_reg,0x066a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w1_reg,0x066b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w2_reg,0x066c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w3_reg,0x066d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w4_reg,0x066e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w5_reg,0x066f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w6_reg,0x0670,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w7_reg,0x0671,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w8_reg,0x0672,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w9_reg,0x0673,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w10_reg,0x0674,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w11_reg,0x0675,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w12_reg,0x0676,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w13_reg,0x0677,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w14_reg,0x0678,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w15_reg,0x0679,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w16_reg,0x067a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w17_reg,0x067b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w18_reg,0x067c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w19_reg,0x067d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w20_reg,0x067e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w21_reg,0x067f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w22_reg,0x0680,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w23_reg,0x0681,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w24_reg,0x0682,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w25_reg,0x0683,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w26_reg,0x0684,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w27_reg,0x0685,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w28_reg,0x0686,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w29_reg,0x0687,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w30_reg,0x0688,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w31_reg,0x0689,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w32_reg,0x068a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w33_reg,0x068b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w34_reg,0x068c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w35_reg,0x068d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w36_reg,0x068e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w37_reg,0x068f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w38_reg,0x0690,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w39_reg,0x0691,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w40_reg,0x0692,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w41_reg,0x0693,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w42_reg,0x0694,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w43_reg,0x0695,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w44_reg,0x0696,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w45_reg,0x0697,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w46_reg,0x0698,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w47_reg,0x0699,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w48_reg,0x069a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w49_reg,0x069b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w50_reg,0x069c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w51_reg,0x069d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w52_reg,0x069e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w53_reg,0x069f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w54_reg,0x06a0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w55_reg,0x06a1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w56_reg,0x06a2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w57_reg,0x06a3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w58_reg,0x06a4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w59_reg,0x06a5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w60_reg,0x06a6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w61_reg,0x06a7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w62_reg,0x06a8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w63_reg,0x06a9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w64_reg,0x06aa,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w65_reg,0x06ab,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w66_reg,0x06ac,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w67_reg,0x06ad,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w68_reg,0x06ae,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w69_reg,0x06af,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w70_reg,0x06b0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w71_reg,0x06b1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w72_reg,0x06b2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w73_reg,0x06b3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w74_reg,0x06b4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w75_reg,0x06b5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w76_reg,0x06b6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w77_reg,0x06b7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w78_reg,0x06b8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w79_reg,0x06b9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w80_reg,0x06ba,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w81_reg,0x06bb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w82_reg,0x06bc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w83_reg,0x06bd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w84_reg,0x06be,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w85_reg,0x06bf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w86_reg,0x06c0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w87_reg,0x06c1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w88_reg,0x06c2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w89_reg,0x06c3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w90_reg,0x06c4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w91_reg,0x06c5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w92_reg,0x06c6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w93_reg,0x06c7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w94_reg,0x06c8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w95_reg,0x06c9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w96_reg,0x06ca,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w97_reg,0x06cb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w98_reg,0x06cc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w99_reg,0x06cd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w100_reg,0x06ce,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w101_reg,0x06cf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w102_reg,0x06d0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w103_reg,0x06d1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w104_reg,0x06d2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w105_reg,0x06d3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w106_reg,0x06d4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w107_reg,0x06d5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w108_reg,0x06d6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w109_reg,0x06d7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_04_ALL_w110_reg,0x06d8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w0_reg,0x06d9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w1_reg,0x06da,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w2_reg,0x06db,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w3_reg,0x06dc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w4_reg,0x06dd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w5_reg,0x06de,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w6_reg,0x06df,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w7_reg,0x06e0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w8_reg,0x06e1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w9_reg,0x06e2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w10_reg,0x06e3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w11_reg,0x06e4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w12_reg,0x06e5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w13_reg,0x06e6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w14_reg,0x06e7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w15_reg,0x06e8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w16_reg,0x06e9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w17_reg,0x06ea,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w18_reg,0x06eb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w19_reg,0x06ec,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w20_reg,0x06ed,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w21_reg,0x06ee,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w22_reg,0x06ef,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w23_reg,0x06f0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w24_reg,0x06f1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w25_reg,0x06f2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w26_reg,0x06f3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w27_reg,0x06f4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w28_reg,0x06f5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w29_reg,0x06f6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w30_reg,0x06f7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w31_reg,0x06f8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w32_reg,0x06f9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w33_reg,0x06fa,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w34_reg,0x06fb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w35_reg,0x06fc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w36_reg,0x06fd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w37_reg,0x06fe,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w38_reg,0x06ff,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w39_reg,0x0700,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w40_reg,0x0701,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w41_reg,0x0702,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w42_reg,0x0703,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w43_reg,0x0704,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w44_reg,0x0705,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w45_reg,0x0706,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w46_reg,0x0707,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w47_reg,0x0708,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w48_reg,0x0709,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w49_reg,0x070a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w50_reg,0x070b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w51_reg,0x070c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w52_reg,0x070d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w53_reg,0x070e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w54_reg,0x070f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w55_reg,0x0710,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w56_reg,0x0711,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w57_reg,0x0712,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w58_reg,0x0713,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w59_reg,0x0714,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w60_reg,0x0715,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w61_reg,0x0716,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w62_reg,0x0717,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w63_reg,0x0718,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w64_reg,0x0719,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w65_reg,0x071a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w66_reg,0x071b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w67_reg,0x071c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w68_reg,0x071d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w69_reg,0x071e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w70_reg,0x071f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w71_reg,0x0720,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w72_reg,0x0721,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w73_reg,0x0722,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w74_reg,0x0723,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w75_reg,0x0724,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w76_reg,0x0725,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w77_reg,0x0726,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w78_reg,0x0727,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w79_reg,0x0728,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w80_reg,0x0729,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w81_reg,0x072a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w82_reg,0x072b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w83_reg,0x072c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w84_reg,0x072d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w85_reg,0x072e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w86_reg,0x072f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w87_reg,0x0730,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w88_reg,0x0731,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w89_reg,0x0732,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w90_reg,0x0733,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w91_reg,0x0734,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w92_reg,0x0735,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w93_reg,0x0736,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w94_reg,0x0737,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w95_reg,0x0738,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w96_reg,0x0739,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w97_reg,0x073a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w98_reg,0x073b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w99_reg,0x073c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w100_reg,0x073d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w101_reg,0x073e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w102_reg,0x073f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w103_reg,0x0740,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w104_reg,0x0741,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w105_reg,0x0742,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w106_reg,0x0743,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w107_reg,0x0744,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w108_reg,0x0745,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w109_reg,0x0746,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_05_ALL_w110_reg,0x0747,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w0_reg,0x0748,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w1_reg,0x0749,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w2_reg,0x074a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w3_reg,0x074b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w4_reg,0x074c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w5_reg,0x074d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w6_reg,0x074e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w7_reg,0x074f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w8_reg,0x0750,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w9_reg,0x0751,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w10_reg,0x0752,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w11_reg,0x0753,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w12_reg,0x0754,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w13_reg,0x0755,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w14_reg,0x0756,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w15_reg,0x0757,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w16_reg,0x0758,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w17_reg,0x0759,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w18_reg,0x075a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w19_reg,0x075b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w20_reg,0x075c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w21_reg,0x075d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w22_reg,0x075e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w23_reg,0x075f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w24_reg,0x0760,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w25_reg,0x0761,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w26_reg,0x0762,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w27_reg,0x0763,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w28_reg,0x0764,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w29_reg,0x0765,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w30_reg,0x0766,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w31_reg,0x0767,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w32_reg,0x0768,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w33_reg,0x0769,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w34_reg,0x076a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w35_reg,0x076b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w36_reg,0x076c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w37_reg,0x076d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w38_reg,0x076e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w39_reg,0x076f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w40_reg,0x0770,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w41_reg,0x0771,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w42_reg,0x0772,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w43_reg,0x0773,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w44_reg,0x0774,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w45_reg,0x0775,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w46_reg,0x0776,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w47_reg,0x0777,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w48_reg,0x0778,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w49_reg,0x0779,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w50_reg,0x077a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w51_reg,0x077b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w52_reg,0x077c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w53_reg,0x077d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w54_reg,0x077e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w55_reg,0x077f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w56_reg,0x0780,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w57_reg,0x0781,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w58_reg,0x0782,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w59_reg,0x0783,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w60_reg,0x0784,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w61_reg,0x0785,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w62_reg,0x0786,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w63_reg,0x0787,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w64_reg,0x0788,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w65_reg,0x0789,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w66_reg,0x078a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w67_reg,0x078b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w68_reg,0x078c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w69_reg,0x078d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w70_reg,0x078e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w71_reg,0x078f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w72_reg,0x0790,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w73_reg,0x0791,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w74_reg,0x0792,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w75_reg,0x0793,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w76_reg,0x0794,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w77_reg,0x0795,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w78_reg,0x0796,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w79_reg,0x0797,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w80_reg,0x0798,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w81_reg,0x0799,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w82_reg,0x079a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w83_reg,0x079b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w84_reg,0x079c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w85_reg,0x079d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w86_reg,0x079e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w87_reg,0x079f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w88_reg,0x07a0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w89_reg,0x07a1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w90_reg,0x07a2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w91_reg,0x07a3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w92_reg,0x07a4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w93_reg,0x07a5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w94_reg,0x07a6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w95_reg,0x07a7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w96_reg,0x07a8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w97_reg,0x07a9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w98_reg,0x07aa,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w99_reg,0x07ab,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w100_reg,0x07ac,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w101_reg,0x07ad,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w102_reg,0x07ae,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w103_reg,0x07af,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w104_reg,0x07b0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w105_reg,0x07b1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w106_reg,0x07b2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w107_reg,0x07b3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w108_reg,0x07b4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w109_reg,0x07b5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_06_ALL_w110_reg,0x07b6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w0_reg,0x07b7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w1_reg,0x07b8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w2_reg,0x07b9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w3_reg,0x07ba,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w4_reg,0x07bb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w5_reg,0x07bc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w6_reg,0x07bd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w7_reg,0x07be,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w8_reg,0x07bf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w9_reg,0x07c0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w10_reg,0x07c1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w11_reg,0x07c2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w12_reg,0x07c3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w13_reg,0x07c4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w14_reg,0x07c5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w15_reg,0x07c6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w16_reg,0x07c7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w17_reg,0x07c8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w18_reg,0x07c9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w19_reg,0x07ca,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w20_reg,0x07cb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w21_reg,0x07cc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w22_reg,0x07cd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w23_reg,0x07ce,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w24_reg,0x07cf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w25_reg,0x07d0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w26_reg,0x07d1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w27_reg,0x07d2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w28_reg,0x07d3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w29_reg,0x07d4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w30_reg,0x07d5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w31_reg,0x07d6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w32_reg,0x07d7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w33_reg,0x07d8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w34_reg,0x07d9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w35_reg,0x07da,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w36_reg,0x07db,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w37_reg,0x07dc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w38_reg,0x07dd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w39_reg,0x07de,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w40_reg,0x07df,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w41_reg,0x07e0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w42_reg,0x07e1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w43_reg,0x07e2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w44_reg,0x07e3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w45_reg,0x07e4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w46_reg,0x07e5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w47_reg,0x07e6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w48_reg,0x07e7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w49_reg,0x07e8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w50_reg,0x07e9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w51_reg,0x07ea,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w52_reg,0x07eb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w53_reg,0x07ec,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w54_reg,0x07ed,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w55_reg,0x07ee,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w56_reg,0x07ef,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w57_reg,0x07f0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w58_reg,0x07f1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w59_reg,0x07f2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w60_reg,0x07f3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w61_reg,0x07f4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w62_reg,0x07f5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w63_reg,0x07f6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w64_reg,0x07f7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w65_reg,0x07f8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w66_reg,0x07f9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w67_reg,0x07fa,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w68_reg,0x07fb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w69_reg,0x07fc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w70_reg,0x07fd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w71_reg,0x07fe,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w72_reg,0x07ff,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w73_reg,0x0800,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w74_reg,0x0801,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w75_reg,0x0802,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w76_reg,0x0803,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w77_reg,0x0804,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w78_reg,0x0805,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w79_reg,0x0806,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w80_reg,0x0807,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w81_reg,0x0808,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w82_reg,0x0809,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w83_reg,0x080a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w84_reg,0x080b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w85_reg,0x080c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w86_reg,0x080d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w87_reg,0x080e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w88_reg,0x080f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w89_reg,0x0810,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w90_reg,0x0811,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w91_reg,0x0812,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w92_reg,0x0813,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w93_reg,0x0814,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w94_reg,0x0815,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w95_reg,0x0816,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w96_reg,0x0817,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w97_reg,0x0818,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w98_reg,0x0819,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w99_reg,0x081a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w100_reg,0x081b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w101_reg,0x081c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w102_reg,0x081d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w103_reg,0x081e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w104_reg,0x081f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w105_reg,0x0820,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w106_reg,0x0821,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w107_reg,0x0822,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w108_reg,0x0823,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w109_reg,0x0824,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_07_ALL_w110_reg,0x0825,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w0_reg,0x0826,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w1_reg,0x0827,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w2_reg,0x0828,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w3_reg,0x0829,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w4_reg,0x082a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w5_reg,0x082b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w6_reg,0x082c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w7_reg,0x082d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w8_reg,0x082e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w9_reg,0x082f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w10_reg,0x0830,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w11_reg,0x0831,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w12_reg,0x0832,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w13_reg,0x0833,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w14_reg,0x0834,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w15_reg,0x0835,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w16_reg,0x0836,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w17_reg,0x0837,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w18_reg,0x0838,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w19_reg,0x0839,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w20_reg,0x083a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w21_reg,0x083b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w22_reg,0x083c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w23_reg,0x083d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w24_reg,0x083e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w25_reg,0x083f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w26_reg,0x0840,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w27_reg,0x0841,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w28_reg,0x0842,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w29_reg,0x0843,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w30_reg,0x0844,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w31_reg,0x0845,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w32_reg,0x0846,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w33_reg,0x0847,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w34_reg,0x0848,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w35_reg,0x0849,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w36_reg,0x084a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w37_reg,0x084b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w38_reg,0x084c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w39_reg,0x084d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w40_reg,0x084e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w41_reg,0x084f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w42_reg,0x0850,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w43_reg,0x0851,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w44_reg,0x0852,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w45_reg,0x0853,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w46_reg,0x0854,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w47_reg,0x0855,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w48_reg,0x0856,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w49_reg,0x0857,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w50_reg,0x0858,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w51_reg,0x0859,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w52_reg,0x085a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w53_reg,0x085b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w54_reg,0x085c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w55_reg,0x085d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w56_reg,0x085e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w57_reg,0x085f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w58_reg,0x0860,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w59_reg,0x0861,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w60_reg,0x0862,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w61_reg,0x0863,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w62_reg,0x0864,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w63_reg,0x0865,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w64_reg,0x0866,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w65_reg,0x0867,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w66_reg,0x0868,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w67_reg,0x0869,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w68_reg,0x086a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w69_reg,0x086b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w70_reg,0x086c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w71_reg,0x086d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w72_reg,0x086e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w73_reg,0x086f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w74_reg,0x0870,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w75_reg,0x0871,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w76_reg,0x0872,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w77_reg,0x0873,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w78_reg,0x0874,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w79_reg,0x0875,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w80_reg,0x0876,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w81_reg,0x0877,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w82_reg,0x0878,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w83_reg,0x0879,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w84_reg,0x087a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w85_reg,0x087b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w86_reg,0x087c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w87_reg,0x087d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w88_reg,0x087e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w89_reg,0x087f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w90_reg,0x0880,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w91_reg,0x0881,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w92_reg,0x0882,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w93_reg,0x0883,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w94_reg,0x0884,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w95_reg,0x0885,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w96_reg,0x0886,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w97_reg,0x0887,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w98_reg,0x0888,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w99_reg,0x0889,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w100_reg,0x088a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w101_reg,0x088b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w102_reg,0x088c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w103_reg,0x088d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w104_reg,0x088e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w105_reg,0x088f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w106_reg,0x0890,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w107_reg,0x0891,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w108_reg,0x0892,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w109_reg,0x0893,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_08_ALL_w110_reg,0x0894,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w0_reg,0x0895,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w1_reg,0x0896,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w2_reg,0x0897,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w3_reg,0x0898,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w4_reg,0x0899,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w5_reg,0x089a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w6_reg,0x089b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w7_reg,0x089c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w8_reg,0x089d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w9_reg,0x089e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w10_reg,0x089f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w11_reg,0x08a0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w12_reg,0x08a1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w13_reg,0x08a2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w14_reg,0x08a3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w15_reg,0x08a4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w16_reg,0x08a5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w17_reg,0x08a6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w18_reg,0x08a7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w19_reg,0x08a8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w20_reg,0x08a9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w21_reg,0x08aa,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w22_reg,0x08ab,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w23_reg,0x08ac,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w24_reg,0x08ad,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w25_reg,0x08ae,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w26_reg,0x08af,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w27_reg,0x08b0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w28_reg,0x08b1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w29_reg,0x08b2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w30_reg,0x08b3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w31_reg,0x08b4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w32_reg,0x08b5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w33_reg,0x08b6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w34_reg,0x08b7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w35_reg,0x08b8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w36_reg,0x08b9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w37_reg,0x08ba,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w38_reg,0x08bb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w39_reg,0x08bc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w40_reg,0x08bd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w41_reg,0x08be,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w42_reg,0x08bf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w43_reg,0x08c0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w44_reg,0x08c1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w45_reg,0x08c2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w46_reg,0x08c3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w47_reg,0x08c4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w48_reg,0x08c5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w49_reg,0x08c6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w50_reg,0x08c7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w51_reg,0x08c8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w52_reg,0x08c9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w53_reg,0x08ca,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w54_reg,0x08cb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w55_reg,0x08cc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w56_reg,0x08cd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w57_reg,0x08ce,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w58_reg,0x08cf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w59_reg,0x08d0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w60_reg,0x08d1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w61_reg,0x08d2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w62_reg,0x08d3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w63_reg,0x08d4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w64_reg,0x08d5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w65_reg,0x08d6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w66_reg,0x08d7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w67_reg,0x08d8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w68_reg,0x08d9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w69_reg,0x08da,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w70_reg,0x08db,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w71_reg,0x08dc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w72_reg,0x08dd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w73_reg,0x08de,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w74_reg,0x08df,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w75_reg,0x08e0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w76_reg,0x08e1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w77_reg,0x08e2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w78_reg,0x08e3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w79_reg,0x08e4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w80_reg,0x08e5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w81_reg,0x08e6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w82_reg,0x08e7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w83_reg,0x08e8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w84_reg,0x08e9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w85_reg,0x08ea,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w86_reg,0x08eb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w87_reg,0x08ec,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w88_reg,0x08ed,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w89_reg,0x08ee,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w90_reg,0x08ef,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w91_reg,0x08f0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w92_reg,0x08f1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w93_reg,0x08f2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w94_reg,0x08f3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w95_reg,0x08f4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w96_reg,0x08f5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w97_reg,0x08f6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w98_reg,0x08f7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w99_reg,0x08f8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w100_reg,0x08f9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w101_reg,0x08fa,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w102_reg,0x08fb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w103_reg,0x08fc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w104_reg,0x08fd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w105_reg,0x08fe,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w106_reg,0x08ff,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w107_reg,0x0900,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w108_reg,0x0901,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w109_reg,0x0902,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_09_ALL_w110_reg,0x0903,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w0_reg,0x0904,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w1_reg,0x0905,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w2_reg,0x0906,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w3_reg,0x0907,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w4_reg,0x0908,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w5_reg,0x0909,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w6_reg,0x090a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w7_reg,0x090b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w8_reg,0x090c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w9_reg,0x090d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w10_reg,0x090e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w11_reg,0x090f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w12_reg,0x0910,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w13_reg,0x0911,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w14_reg,0x0912,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w15_reg,0x0913,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w16_reg,0x0914,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w17_reg,0x0915,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w18_reg,0x0916,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w19_reg,0x0917,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w20_reg,0x0918,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w21_reg,0x0919,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w22_reg,0x091a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w23_reg,0x091b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w24_reg,0x091c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w25_reg,0x091d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w26_reg,0x091e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w27_reg,0x091f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w28_reg,0x0920,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w29_reg,0x0921,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w30_reg,0x0922,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w31_reg,0x0923,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w32_reg,0x0924,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w33_reg,0x0925,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w34_reg,0x0926,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w35_reg,0x0927,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w36_reg,0x0928,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w37_reg,0x0929,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w38_reg,0x092a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w39_reg,0x092b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w40_reg,0x092c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w41_reg,0x092d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w42_reg,0x092e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w43_reg,0x092f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w44_reg,0x0930,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w45_reg,0x0931,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w46_reg,0x0932,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w47_reg,0x0933,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w48_reg,0x0934,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w49_reg,0x0935,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w50_reg,0x0936,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w51_reg,0x0937,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w52_reg,0x0938,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w53_reg,0x0939,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w54_reg,0x093a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w55_reg,0x093b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w56_reg,0x093c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w57_reg,0x093d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w58_reg,0x093e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w59_reg,0x093f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w60_reg,0x0940,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w61_reg,0x0941,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w62_reg,0x0942,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w63_reg,0x0943,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w64_reg,0x0944,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w65_reg,0x0945,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w66_reg,0x0946,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w67_reg,0x0947,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w68_reg,0x0948,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w69_reg,0x0949,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w70_reg,0x094a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w71_reg,0x094b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w72_reg,0x094c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w73_reg,0x094d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w74_reg,0x094e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w75_reg,0x094f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w76_reg,0x0950,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w77_reg,0x0951,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w78_reg,0x0952,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w79_reg,0x0953,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w80_reg,0x0954,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w81_reg,0x0955,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w82_reg,0x0956,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w83_reg,0x0957,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w84_reg,0x0958,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w85_reg,0x0959,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w86_reg,0x095a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w87_reg,0x095b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w88_reg,0x095c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w89_reg,0x095d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w90_reg,0x095e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w91_reg,0x095f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w92_reg,0x0960,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w93_reg,0x0961,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w94_reg,0x0962,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w95_reg,0x0963,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w96_reg,0x0964,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w97_reg,0x0965,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w98_reg,0x0966,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w99_reg,0x0967,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w100_reg,0x0968,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w101_reg,0x0969,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w102_reg,0x096a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w103_reg,0x096b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w104_reg,0x096c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w105_reg,0x096d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w106_reg,0x096e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w107_reg,0x096f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w108_reg,0x0970,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w109_reg,0x0971,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_10_ALL_w110_reg,0x0972,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w0_reg,0x0973,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w1_reg,0x0974,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w2_reg,0x0975,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w3_reg,0x0976,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w4_reg,0x0977,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w5_reg,0x0978,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w6_reg,0x0979,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w7_reg,0x097a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w8_reg,0x097b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w9_reg,0x097c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w10_reg,0x097d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w11_reg,0x097e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w12_reg,0x097f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w13_reg,0x0980,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w14_reg,0x0981,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w15_reg,0x0982,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w16_reg,0x0983,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w17_reg,0x0984,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w18_reg,0x0985,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w19_reg,0x0986,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w20_reg,0x0987,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w21_reg,0x0988,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w22_reg,0x0989,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w23_reg,0x098a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w24_reg,0x098b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w25_reg,0x098c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w26_reg,0x098d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w27_reg,0x098e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w28_reg,0x098f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w29_reg,0x0990,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w30_reg,0x0991,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w31_reg,0x0992,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w32_reg,0x0993,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w33_reg,0x0994,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w34_reg,0x0995,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w35_reg,0x0996,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w36_reg,0x0997,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w37_reg,0x0998,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w38_reg,0x0999,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w39_reg,0x099a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w40_reg,0x099b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w41_reg,0x099c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w42_reg,0x099d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w43_reg,0x099e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w44_reg,0x099f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w45_reg,0x09a0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w46_reg,0x09a1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w47_reg,0x09a2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w48_reg,0x09a3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w49_reg,0x09a4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w50_reg,0x09a5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w51_reg,0x09a6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w52_reg,0x09a7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w53_reg,0x09a8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w54_reg,0x09a9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w55_reg,0x09aa,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w56_reg,0x09ab,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w57_reg,0x09ac,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w58_reg,0x09ad,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w59_reg,0x09ae,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w60_reg,0x09af,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w61_reg,0x09b0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w62_reg,0x09b1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w63_reg,0x09b2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w64_reg,0x09b3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w65_reg,0x09b4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w66_reg,0x09b5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w67_reg,0x09b6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w68_reg,0x09b7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w69_reg,0x09b8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w70_reg,0x09b9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w71_reg,0x09ba,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w72_reg,0x09bb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w73_reg,0x09bc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w74_reg,0x09bd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w75_reg,0x09be,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w76_reg,0x09bf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w77_reg,0x09c0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w78_reg,0x09c1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w79_reg,0x09c2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w80_reg,0x09c3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w81_reg,0x09c4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w82_reg,0x09c5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w83_reg,0x09c6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w84_reg,0x09c7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w85_reg,0x09c8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w86_reg,0x09c9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w87_reg,0x09ca,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w88_reg,0x09cb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w89_reg,0x09cc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w90_reg,0x09cd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w91_reg,0x09ce,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w92_reg,0x09cf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w93_reg,0x09d0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w94_reg,0x09d1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w95_reg,0x09d2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w96_reg,0x09d3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w97_reg,0x09d4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w98_reg,0x09d5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w99_reg,0x09d6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w100_reg,0x09d7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w101_reg,0x09d8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w102_reg,0x09d9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w103_reg,0x09da,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w104_reg,0x09db,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w105_reg,0x09dc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w106_reg,0x09dd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w107_reg,0x09de,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w108_reg,0x09df,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w109_reg,0x09e0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_11_ALL_w110_reg,0x09e1,Byte,,RW
reg_block,i2c_map,,RO_ZERO_SUPPRESS_ALL_w0_reg,0x09e2,Byte,,RO
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w0_reg,0x09e3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w1_reg,0x09e4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w2_reg,0x09e5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w3_reg,0x09e6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w4_reg,0x09e7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w5_reg,0x09e8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w6_reg,0x09e9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w7_reg,0x09ea,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w8_reg,0x09eb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w9_reg,0x09ec,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w10_reg,0x09ed,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w11_reg,0x09ee,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w12_reg,0x09ef,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w13_reg,0x09f0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w14_reg,0x09f1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w15_reg,0x09f2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w16_reg,0x09f3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w17_reg,0x09f4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w18_reg,0x09f5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w19_reg,0x09f6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w20_reg,0x09f7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w21_reg,0x09f8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w22_reg,0x09f9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w23_reg,0x09fa,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w24_reg,0x09fb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w25_reg,0x09fc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w26_reg,0x09fd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w27_reg,0x09fe,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w28_reg,0x09ff,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w29_reg,0x0a00,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w30_reg,0x0a01,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w31_reg,0x0a02,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w32_reg,0x0a03,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w33_reg,0x0a04,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w34_reg,0x0a05,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w35_reg,0x0a06,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w36_reg,0x0a07,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w37_reg,0x0a08,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w38_reg,0x0a09,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w39_reg,0x0a0a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w40_reg,0x0a0b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w41_reg,0x0a0c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w42_reg,0x0a0d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w43_reg,0x0a0e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w44_reg,0x0a0f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w45_reg,0x0a10,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w46_reg,0x0a11,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w47_reg,0x0a12,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w48_reg,0x0a13,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w49_reg,0x0a14,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w50_reg,0x0a15,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w51_reg,0x0a16,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w52_reg,0x0a17,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w53_reg,0x0a18,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w54_reg,0x0a19,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w55_reg,0x0a1a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w56_reg,0x0a1b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w57_reg,0x0a1c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w58_reg,0x0a1d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w59_reg,0x0a1e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w60_reg,0x0a1f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w61_reg,0x0a20,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w62_reg,0x0a21,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w63_reg,0x0a22,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w64_reg,0x0a23,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w65_reg,0x0a24,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w66_reg,0x0a25,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w67_reg,0x0a26,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w68_reg,0x0a27,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w69_reg,0x0a28,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w70_reg,0x0a29,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w71_reg,0x0a2a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w72_reg,0x0a2b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_00_ALL_w73_reg,0x0a2c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w0_reg,0x0a2d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w1_reg,0x0a2e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w2_reg,0x0a2f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w3_reg,0x0a30,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w4_reg,0x0a31,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w5_reg,0x0a32,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w6_reg,0x0a33,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w7_reg,0x0a34,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w8_reg,0x0a35,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w9_reg,0x0a36,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w10_reg,0x0a37,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w11_reg,0x0a38,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w12_reg,0x0a39,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w13_reg,0x0a3a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w14_reg,0x0a3b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w15_reg,0x0a3c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w16_reg,0x0a3d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w17_reg,0x0a3e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w18_reg,0x0a3f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w19_reg,0x0a40,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w20_reg,0x0a41,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w21_reg,0x0a42,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w22_reg,0x0a43,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w23_reg,0x0a44,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w24_reg,0x0a45,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w25_reg,0x0a46,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w26_reg,0x0a47,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w27_reg,0x0a48,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w28_reg,0x0a49,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w29_reg,0x0a4a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w30_reg,0x0a4b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w31_reg,0x0a4c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w32_reg,0x0a4d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w33_reg,0x0a4e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w34_reg,0x0a4f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w35_reg,0x0a50,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w36_reg,0x0a51,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w37_reg,0x0a52,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w38_reg,0x0a53,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w39_reg,0x0a54,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w40_reg,0x0a55,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w41_reg,0x0a56,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w42_reg,0x0a57,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w43_reg,0x0a58,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w44_reg,0x0a59,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w45_reg,0x0a5a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w46_reg,0x0a5b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w47_reg,0x0a5c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w48_reg,0x0a5d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w49_reg,0x0a5e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w50_reg,0x0a5f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w51_reg,0x0a60,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w52_reg,0x0a61,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w53_reg,0x0a62,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w54_reg,0x0a63,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w55_reg,0x0a64,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w56_reg,0x0a65,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w57_reg,0x0a66,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w58_reg,0x0a67,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w59_reg,0x0a68,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w60_reg,0x0a69,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w61_reg,0x0a6a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w62_reg,0x0a6b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w63_reg,0x0a6c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w64_reg,0x0a6d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w65_reg,0x0a6e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w66_reg,0x0a6f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w67_reg,0x0a70,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w68_reg,0x0a71,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w69_reg,0x0a72,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w70_reg,0x0a73,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w71_reg,0x0a74,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w72_reg,0x0a75,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_01_ALL_w73_reg,0x0a76,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w0_reg,0x0a77,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w1_reg,0x0a78,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w2_reg,0x0a79,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w3_reg,0x0a7a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w4_reg,0x0a7b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w5_reg,0x0a7c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w6_reg,0x0a7d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w7_reg,0x0a7e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w8_reg,0x0a7f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w9_reg,0x0a80,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w10_reg,0x0a81,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w11_reg,0x0a82,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w12_reg,0x0a83,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w13_reg,0x0a84,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w14_reg,0x0a85,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w15_reg,0x0a86,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w16_reg,0x0a87,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w17_reg,0x0a88,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w18_reg,0x0a89,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w19_reg,0x0a8a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w20_reg,0x0a8b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w21_reg,0x0a8c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w22_reg,0x0a8d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w23_reg,0x0a8e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w24_reg,0x0a8f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w25_reg,0x0a90,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w26_reg,0x0a91,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w27_reg,0x0a92,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w28_reg,0x0a93,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w29_reg,0x0a94,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w30_reg,0x0a95,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w31_reg,0x0a96,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w32_reg,0x0a97,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w33_reg,0x0a98,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w34_reg,0x0a99,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w35_reg,0x0a9a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w36_reg,0x0a9b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w37_reg,0x0a9c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w38_reg,0x0a9d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w39_reg,0x0a9e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w40_reg,0x0a9f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w41_reg,0x0aa0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w42_reg,0x0aa1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w43_reg,0x0aa2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w44_reg,0x0aa3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w45_reg,0x0aa4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w46_reg,0x0aa5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w47_reg,0x0aa6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w48_reg,0x0aa7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w49_reg,0x0aa8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w50_reg,0x0aa9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w51_reg,0x0aaa,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w52_reg,0x0aab,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w53_reg,0x0aac,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w54_reg,0x0aad,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w55_reg,0x0aae,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w56_reg,0x0aaf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w57_reg,0x0ab0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w58_reg,0x0ab1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w59_reg,0x0ab2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w60_reg,0x0ab3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w61_reg,0x0ab4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w62_reg,0x0ab5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w63_reg,0x0ab6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w64_reg,0x0ab7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w65_reg,0x0ab8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w66_reg,0x0ab9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w67_reg,0x0aba,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w68_reg,0x0abb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w69_reg,0x0abc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w70_reg,0x0abd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w71_reg,0x0abe,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w72_reg,0x0abf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_02_ALL_w73_reg,0x0ac0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w0_reg,0x0ac1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w1_reg,0x0ac2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w2_reg,0x0ac3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w3_reg,0x0ac4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w4_reg,0x0ac5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w5_reg,0x0ac6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w6_reg,0x0ac7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w7_reg,0x0ac8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w8_reg,0x0ac9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w9_reg,0x0aca,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w10_reg,0x0acb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w11_reg,0x0acc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w12_reg,0x0acd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w13_reg,0x0ace,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w14_reg,0x0acf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w15_reg,0x0ad0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w16_reg,0x0ad1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w17_reg,0x0ad2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w18_reg,0x0ad3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w19_reg,0x0ad4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w20_reg,0x0ad5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w21_reg,0x0ad6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w22_reg,0x0ad7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w23_reg,0x0ad8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w24_reg,0x0ad9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w25_reg,0x0ada,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w26_reg,0x0adb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w27_reg,0x0adc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w28_reg,0x0add,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w29_reg,0x0ade,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w30_reg,0x0adf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w31_reg,0x0ae0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w32_reg,0x0ae1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w33_reg,0x0ae2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w34_reg,0x0ae3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w35_reg,0x0ae4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w36_reg,0x0ae5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w37_reg,0x0ae6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w38_reg,0x0ae7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w39_reg,0x0ae8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w40_reg,0x0ae9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w41_reg,0x0aea,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w42_reg,0x0aeb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w43_reg,0x0aec,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w44_reg,0x0aed,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w45_reg,0x0aee,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w46_reg,0x0aef,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w47_reg,0x0af0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w48_reg,0x0af1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w49_reg,0x0af2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w50_reg,0x0af3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w51_reg,0x0af4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w52_reg,0x0af5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w53_reg,0x0af6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w54_reg,0x0af7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w55_reg,0x0af8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w56_reg,0x0af9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w57_reg,0x0afa,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w58_reg,0x0afb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w59_reg,0x0afc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w60_reg,0x0afd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w61_reg,0x0afe,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w62_reg,0x0aff,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w63_reg,0x0b00,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w64_reg,0x0b01,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w65_reg,0x0b02,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w66_reg,0x0b03,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w67_reg,0x0b04,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w68_reg,0x0b05,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w69_reg,0x0b06,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w70_reg,0x0b07,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w71_reg,0x0b08,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w72_reg,0x0b09,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_03_ALL_w73_reg,0x0b0a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w0_reg,0x0b0b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w1_reg,0x0b0c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w2_reg,0x0b0d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w3_reg,0x0b0e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w4_reg,0x0b0f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w5_reg,0x0b10,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w6_reg,0x0b11,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w7_reg,0x0b12,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w8_reg,0x0b13,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w9_reg,0x0b14,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w10_reg,0x0b15,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w11_reg,0x0b16,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w12_reg,0x0b17,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w13_reg,0x0b18,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w14_reg,0x0b19,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w15_reg,0x0b1a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w16_reg,0x0b1b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w17_reg,0x0b1c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w18_reg,0x0b1d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w19_reg,0x0b1e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w20_reg,0x0b1f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w21_reg,0x0b20,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w22_reg,0x0b21,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w23_reg,0x0b22,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w24_reg,0x0b23,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w25_reg,0x0b24,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w26_reg,0x0b25,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w27_reg,0x0b26,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w28_reg,0x0b27,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w29_reg,0x0b28,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w30_reg,0x0b29,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w31_reg,0x0b2a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w32_reg,0x0b2b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w33_reg,0x0b2c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w34_reg,0x0b2d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w35_reg,0x0b2e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w36_reg,0x0b2f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w37_reg,0x0b30,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w38_reg,0x0b31,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w39_reg,0x0b32,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w40_reg,0x0b33,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w41_reg,0x0b34,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w42_reg,0x0b35,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w43_reg,0x0b36,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w44_reg,0x0b37,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w45_reg,0x0b38,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w46_reg,0x0b39,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w47_reg,0x0b3a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w48_reg,0x0b3b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w49_reg,0x0b3c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w50_reg,0x0b3d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w51_reg,0x0b3e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w52_reg,0x0b3f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w53_reg,0x0b40,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w54_reg,0x0b41,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w55_reg,0x0b42,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w56_reg,0x0b43,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w57_reg,0x0b44,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w58_reg,0x0b45,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w59_reg,0x0b46,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w60_reg,0x0b47,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w61_reg,0x0b48,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w62_reg,0x0b49,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w63_reg,0x0b4a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w64_reg,0x0b4b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w65_reg,0x0b4c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w66_reg,0x0b4d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w67_reg,0x0b4e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w68_reg,0x0b4f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w69_reg,0x0b50,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w70_reg,0x0b51,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w71_reg,0x0b52,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w72_reg,0x0b53,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_04_ALL_w73_reg,0x0b54,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w0_reg,0x0b55,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w1_reg,0x0b56,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w2_reg,0x0b57,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w3_reg,0x0b58,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w4_reg,0x0b59,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w5_reg,0x0b5a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w6_reg,0x0b5b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w7_reg,0x0b5c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w8_reg,0x0b5d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w9_reg,0x0b5e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w10_reg,0x0b5f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w11_reg,0x0b60,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w12_reg,0x0b61,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w13_reg,0x0b62,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w14_reg,0x0b63,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w15_reg,0x0b64,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w16_reg,0x0b65,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w17_reg,0x0b66,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w18_reg,0x0b67,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w19_reg,0x0b68,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w20_reg,0x0b69,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w21_reg,0x0b6a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w22_reg,0x0b6b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w23_reg,0x0b6c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w24_reg,0x0b6d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w25_reg,0x0b6e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w26_reg,0x0b6f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w27_reg,0x0b70,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w28_reg,0x0b71,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w29_reg,0x0b72,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w30_reg,0x0b73,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w31_reg,0x0b74,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w32_reg,0x0b75,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w33_reg,0x0b76,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w34_reg,0x0b77,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w35_reg,0x0b78,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w36_reg,0x0b79,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w37_reg,0x0b7a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w38_reg,0x0b7b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w39_reg,0x0b7c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w40_reg,0x0b7d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w41_reg,0x0b7e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w42_reg,0x0b7f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w43_reg,0x0b80,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w44_reg,0x0b81,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w45_reg,0x0b82,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w46_reg,0x0b83,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w47_reg,0x0b84,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w48_reg,0x0b85,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w49_reg,0x0b86,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w50_reg,0x0b87,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w51_reg,0x0b88,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w52_reg,0x0b89,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w53_reg,0x0b8a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w54_reg,0x0b8b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w55_reg,0x0b8c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w56_reg,0x0b8d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w57_reg,0x0b8e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w58_reg,0x0b8f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w59_reg,0x0b90,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w60_reg,0x0b91,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w61_reg,0x0b92,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w62_reg,0x0b93,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w63_reg,0x0b94,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w64_reg,0x0b95,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w65_reg,0x0b96,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w66_reg,0x0b97,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w67_reg,0x0b98,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w68_reg,0x0b99,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w69_reg,0x0b9a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w70_reg,0x0b9b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w71_reg,0x0b9c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w72_reg,0x0b9d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_05_ALL_w73_reg,0x0b9e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w0_reg,0x0b9f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w1_reg,0x0ba0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w2_reg,0x0ba1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w3_reg,0x0ba2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w4_reg,0x0ba3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w5_reg,0x0ba4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w6_reg,0x0ba5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w7_reg,0x0ba6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w8_reg,0x0ba7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w9_reg,0x0ba8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w10_reg,0x0ba9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w11_reg,0x0baa,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w12_reg,0x0bab,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w13_reg,0x0bac,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w14_reg,0x0bad,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w15_reg,0x0bae,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w16_reg,0x0baf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w17_reg,0x0bb0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w18_reg,0x0bb1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w19_reg,0x0bb2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w20_reg,0x0bb3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w21_reg,0x0bb4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w22_reg,0x0bb5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w23_reg,0x0bb6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w24_reg,0x0bb7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w25_reg,0x0bb8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w26_reg,0x0bb9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w27_reg,0x0bba,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w28_reg,0x0bbb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w29_reg,0x0bbc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w30_reg,0x0bbd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w31_reg,0x0bbe,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w32_reg,0x0bbf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w33_reg,0x0bc0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w34_reg,0x0bc1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w35_reg,0x0bc2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w36_reg,0x0bc3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w37_reg,0x0bc4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w38_reg,0x0bc5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w39_reg,0x0bc6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w40_reg,0x0bc7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w41_reg,0x0bc8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w42_reg,0x0bc9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w43_reg,0x0bca,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w44_reg,0x0bcb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w45_reg,0x0bcc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w46_reg,0x0bcd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w47_reg,0x0bce,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w48_reg,0x0bcf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w49_reg,0x0bd0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w50_reg,0x0bd1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w51_reg,0x0bd2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w52_reg,0x0bd3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w53_reg,0x0bd4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w54_reg,0x0bd5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w55_reg,0x0bd6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w56_reg,0x0bd7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w57_reg,0x0bd8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w58_reg,0x0bd9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w59_reg,0x0bda,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w60_reg,0x0bdb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w61_reg,0x0bdc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w62_reg,0x0bdd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w63_reg,0x0bde,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w64_reg,0x0bdf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w65_reg,0x0be0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w66_reg,0x0be1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w67_reg,0x0be2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w68_reg,0x0be3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w69_reg,0x0be4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w70_reg,0x0be5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w71_reg,0x0be6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w72_reg,0x0be7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_06_ALL_w73_reg,0x0be8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w0_reg,0x0be9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w1_reg,0x0bea,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w2_reg,0x0beb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w3_reg,0x0bec,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w4_reg,0x0bed,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w5_reg,0x0bee,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w6_reg,0x0bef,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w7_reg,0x0bf0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w8_reg,0x0bf1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w9_reg,0x0bf2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w10_reg,0x0bf3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w11_reg,0x0bf4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w12_reg,0x0bf5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w13_reg,0x0bf6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w14_reg,0x0bf7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w15_reg,0x0bf8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w16_reg,0x0bf9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w17_reg,0x0bfa,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w18_reg,0x0bfb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w19_reg,0x0bfc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w20_reg,0x0bfd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w21_reg,0x0bfe,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w22_reg,0x0bff,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w23_reg,0x0c00,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w24_reg,0x0c01,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w25_reg,0x0c02,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w26_reg,0x0c03,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w27_reg,0x0c04,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w28_reg,0x0c05,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w29_reg,0x0c06,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w30_reg,0x0c07,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w31_reg,0x0c08,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w32_reg,0x0c09,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w33_reg,0x0c0a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w34_reg,0x0c0b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w35_reg,0x0c0c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w36_reg,0x0c0d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w37_reg,0x0c0e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w38_reg,0x0c0f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w39_reg,0x0c10,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w40_reg,0x0c11,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w41_reg,0x0c12,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w42_reg,0x0c13,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w43_reg,0x0c14,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w44_reg,0x0c15,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w45_reg,0x0c16,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w46_reg,0x0c17,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w47_reg,0x0c18,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w48_reg,0x0c19,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w49_reg,0x0c1a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w50_reg,0x0c1b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w51_reg,0x0c1c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w52_reg,0x0c1d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w53_reg,0x0c1e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w54_reg,0x0c1f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w55_reg,0x0c20,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w56_reg,0x0c21,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w57_reg,0x0c22,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w58_reg,0x0c23,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w59_reg,0x0c24,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w60_reg,0x0c25,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w61_reg,0x0c26,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w62_reg,0x0c27,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w63_reg,0x0c28,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w64_reg,0x0c29,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w65_reg,0x0c2a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w66_reg,0x0c2b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w67_reg,0x0c2c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w68_reg,0x0c2d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w69_reg,0x0c2e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w70_reg,0x0c2f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w71_reg,0x0c30,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w72_reg,0x0c31,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_07_ALL_w73_reg,0x0c32,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w0_reg,0x0c33,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w1_reg,0x0c34,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w2_reg,0x0c35,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w3_reg,0x0c36,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w4_reg,0x0c37,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w5_reg,0x0c38,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w6_reg,0x0c39,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w7_reg,0x0c3a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w8_reg,0x0c3b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w9_reg,0x0c3c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w10_reg,0x0c3d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w11_reg,0x0c3e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w12_reg,0x0c3f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w13_reg,0x0c40,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w14_reg,0x0c41,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w15_reg,0x0c42,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w16_reg,0x0c43,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w17_reg,0x0c44,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w18_reg,0x0c45,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w19_reg,0x0c46,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w20_reg,0x0c47,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w21_reg,0x0c48,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w22_reg,0x0c49,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w23_reg,0x0c4a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w24_reg,0x0c4b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w25_reg,0x0c4c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w26_reg,0x0c4d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w27_reg,0x0c4e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w28_reg,0x0c4f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w29_reg,0x0c50,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w30_reg,0x0c51,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w31_reg,0x0c52,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w32_reg,0x0c53,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w33_reg,0x0c54,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w34_reg,0x0c55,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w35_reg,0x0c56,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w36_reg,0x0c57,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w37_reg,0x0c58,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w38_reg,0x0c59,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w39_reg,0x0c5a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w40_reg,0x0c5b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w41_reg,0x0c5c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w42_reg,0x0c5d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w43_reg,0x0c5e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w44_reg,0x0c5f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w45_reg,0x0c60,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w46_reg,0x0c61,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w47_reg,0x0c62,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w48_reg,0x0c63,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w49_reg,0x0c64,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w50_reg,0x0c65,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w51_reg,0x0c66,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w52_reg,0x0c67,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w53_reg,0x0c68,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w54_reg,0x0c69,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w55_reg,0x0c6a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w56_reg,0x0c6b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w57_reg,0x0c6c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w58_reg,0x0c6d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w59_reg,0x0c6e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w60_reg,0x0c6f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w61_reg,0x0c70,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w62_reg,0x0c71,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w63_reg,0x0c72,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w64_reg,0x0c73,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w65_reg,0x0c74,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w66_reg,0x0c75,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w67_reg,0x0c76,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w68_reg,0x0c77,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w69_reg,0x0c78,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w70_reg,0x0c79,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w71_reg,0x0c7a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w72_reg,0x0c7b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_08_ALL_w73_reg,0x0c7c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w0_reg,0x0c7d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w1_reg,0x0c7e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w2_reg,0x0c7f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w3_reg,0x0c80,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w4_reg,0x0c81,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w5_reg,0x0c82,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w6_reg,0x0c83,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w7_reg,0x0c84,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w8_reg,0x0c85,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w9_reg,0x0c86,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w10_reg,0x0c87,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w11_reg,0x0c88,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w12_reg,0x0c89,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w13_reg,0x0c8a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w14_reg,0x0c8b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w15_reg,0x0c8c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w16_reg,0x0c8d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w17_reg,0x0c8e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w18_reg,0x0c8f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w19_reg,0x0c90,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w20_reg,0x0c91,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w21_reg,0x0c92,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w22_reg,0x0c93,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w23_reg,0x0c94,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w24_reg,0x0c95,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w25_reg,0x0c96,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w26_reg,0x0c97,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w27_reg,0x0c98,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w28_reg,0x0c99,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w29_reg,0x0c9a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w30_reg,0x0c9b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w31_reg,0x0c9c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w32_reg,0x0c9d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w33_reg,0x0c9e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w34_reg,0x0c9f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w35_reg,0x0ca0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w36_reg,0x0ca1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w37_reg,0x0ca2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w38_reg,0x0ca3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w39_reg,0x0ca4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w40_reg,0x0ca5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w41_reg,0x0ca6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w42_reg,0x0ca7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w43_reg,0x0ca8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w44_reg,0x0ca9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w45_reg,0x0caa,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w46_reg,0x0cab,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w47_reg,0x0cac,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w48_reg,0x0cad,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w49_reg,0x0cae,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w50_reg,0x0caf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w51_reg,0x0cb0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w52_reg,0x0cb1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w53_reg,0x0cb2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w54_reg,0x0cb3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w55_reg,0x0cb4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w56_reg,0x0cb5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w57_reg,0x0cb6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w58_reg,0x0cb7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w59_reg,0x0cb8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w60_reg,0x0cb9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w61_reg,0x0cba,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w62_reg,0x0cbb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w63_reg,0x0cbc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w64_reg,0x0cbd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w65_reg,0x0cbe,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w66_reg,0x0cbf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w67_reg,0x0cc0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w68_reg,0x0cc1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w69_reg,0x0cc2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w70_reg,0x0cc3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w71_reg,0x0cc4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w72_reg,0x0cc5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_09_ALL_w73_reg,0x0cc6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w0_reg,0x0cc7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w1_reg,0x0cc8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w2_reg,0x0cc9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w3_reg,0x0cca,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w4_reg,0x0ccb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w5_reg,0x0ccc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w6_reg,0x0ccd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w7_reg,0x0cce,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w8_reg,0x0ccf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w9_reg,0x0cd0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w10_reg,0x0cd1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w11_reg,0x0cd2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w12_reg,0x0cd3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w13_reg,0x0cd4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w14_reg,0x0cd5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w15_reg,0x0cd6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w16_reg,0x0cd7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w17_reg,0x0cd8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w18_reg,0x0cd9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w19_reg,0x0cda,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w20_reg,0x0cdb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w21_reg,0x0cdc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w22_reg,0x0cdd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w23_reg,0x0cde,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w24_reg,0x0cdf,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w25_reg,0x0ce0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w26_reg,0x0ce1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w27_reg,0x0ce2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w28_reg,0x0ce3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w29_reg,0x0ce4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w30_reg,0x0ce5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w31_reg,0x0ce6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w32_reg,0x0ce7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w33_reg,0x0ce8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w34_reg,0x0ce9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w35_reg,0x0cea,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w36_reg,0x0ceb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w37_reg,0x0cec,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w38_reg,0x0ced,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w39_reg,0x0cee,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w40_reg,0x0cef,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w41_reg,0x0cf0,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w42_reg,0x0cf1,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w43_reg,0x0cf2,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w44_reg,0x0cf3,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w45_reg,0x0cf4,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w46_reg,0x0cf5,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w47_reg,0x0cf6,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w48_reg,0x0cf7,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w49_reg,0x0cf8,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w50_reg,0x0cf9,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w51_reg,0x0cfa,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w52_reg,0x0cfb,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w53_reg,0x0cfc,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w54_reg,0x0cfd,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w55_reg,0x0cfe,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w56_reg,0x0cff,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w57_reg,0x0d00,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w58_reg,0x0d01,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w59_reg,0x0d02,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w60_reg,0x0d03,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w61_reg,0x0d04,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w62_reg,0x0d05,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w63_reg,0x0d06,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w64_reg,0x0d07,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w65_reg,0x0d08,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w66_reg,0x0d09,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w67_reg,0x0d0a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w68_reg,0x0d0b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w69_reg,0x0d0c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w70_reg,0x0d0d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w71_reg,0x0d0e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w72_reg,0x0d0f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_10_ALL_w73_reg,0x0d10,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w0_reg,0x0d11,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w1_reg,0x0d12,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w2_reg,0x0d13,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w3_reg,0x0d14,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w4_reg,0x0d15,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w5_reg,0x0d16,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w6_reg,0x0d17,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w7_reg,0x0d18,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w8_reg,0x0d19,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w9_reg,0x0d1a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w10_reg,0x0d1b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w11_reg,0x0d1c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w12_reg,0x0d1d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w13_reg,0x0d1e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w14_reg,0x0d1f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w15_reg,0x0d20,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w16_reg,0x0d21,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w17_reg,0x0d22,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w18_reg,0x0d23,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w19_reg,0x0d24,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w20_reg,0x0d25,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w21_reg,0x0d26,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w22_reg,0x0d27,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w23_reg,0x0d28,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w24_reg,0x0d29,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w25_reg,0x0d2a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w26_reg,0x0d2b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w27_reg,0x0d2c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w28_reg,0x0d2d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w29_reg,0x0d2e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w30_reg,0x0d2f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w31_reg,0x0d30,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w32_reg,0x0d31,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w33_reg,0x0d32,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w34_reg,0x0d33,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w35_reg,0x0d34,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w36_reg,0x0d35,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w37_reg,0x0d36,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w38_reg,0x0d37,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w39_reg,0x0d38,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w40_reg,0x0d39,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w41_reg,0x0d3a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w42_reg,0x0d3b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w43_reg,0x0d3c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w44_reg,0x0d3d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w45_reg,0x0d3e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w46_reg,0x0d3f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w47_reg,0x0d40,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w48_reg,0x0d41,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w49_reg,0x0d42,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w50_reg,0x0d43,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w51_reg,0x0d44,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w52_reg,0x0d45,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w53_reg,0x0d46,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w54_reg,0x0d47,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w55_reg,0x0d48,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w56_reg,0x0d49,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w57_reg,0x0d4a,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w58_reg,0x0d4b,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w59_reg,0x0d4c,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w60_reg,0x0d4d,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w61_reg,0x0d4e,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w62_reg,0x0d4f,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w63_reg,0x0d50,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w64_reg,0x0d51,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w65_reg,0x0d52,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w66_reg,0x0d53,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w67_reg,0x0d54,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w68_reg,0x0d55,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w69_reg,0x0d56,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w70_reg,0x0d57,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w71_reg,0x0d58,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w72_reg,0x0d59,Byte,,RW
reg_block,i2c_map,,RW_ZERO_SUPPRESS_M1_11_ALL_w73_reg,0x0d5a,Byte,,RW
reg_block,i2c_map,,RO_ZERO_SUPPRESS_M1_ALL_w0_reg,0x0d5b,Byte,,RO
reg_block,i2c_map,,WO_WATCHDOG_ALL_w0_reg,0x0d5c,Byte,,WO
reg_block,i2c_map,,RW_WATCHDOG_ALL_w0_reg,0x0d5d,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w1_reg,0x0d5e,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w2_reg,0x0d5f,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w3_reg,0x0d60,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w4_reg,0x0d61,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w5_reg,0x0d62,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w6_reg,0x0d63,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w7_reg,0x0d64,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w8_reg,0x0d65,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w9_reg,0x0d66,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w10_reg,0x0d67,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w11_reg,0x0d68,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w12_reg,0x0d69,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w13_reg,0x0d6a,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w14_reg,0x0d6b,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w15_reg,0x0d6c,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w16_reg,0x0d6d,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w17_reg,0x0d6e,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w18_reg,0x0d6f,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w19_reg,0x0d70,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w20_reg,0x0d71,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w21_reg,0x0d72,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w22_reg,0x0d73,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w23_reg,0x0d74,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w24_reg,0x0d75,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w25_reg,0x0d76,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w26_reg,0x0d77,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w27_reg,0x0d78,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w28_reg,0x0d79,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w29_reg,0x0d7a,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w30_reg,0x0d7b,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w31_reg,0x0d7c,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w32_reg,0x0d7d,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w33_reg,0x0d7e,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w34_reg,0x0d7f,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w35_reg,0x0d80,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w36_reg,0x0d81,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w37_reg,0x0d82,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w38_reg,0x0d83,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w39_reg,0x0d84,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w40_reg,0x0d85,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w41_reg,0x0d86,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w42_reg,0x0d87,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w43_reg,0x0d88,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w44_reg,0x0d89,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w45_reg,0x0d8a,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w46_reg,0x0d8b,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w47_reg,0x0d8c,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w48_reg,0x0d8d,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w49_reg,0x0d8e,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w50_reg,0x0d8f,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w51_reg,0x0d90,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w52_reg,0x0d91,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w53_reg,0x0d92,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w54_reg,0x0d93,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w55_reg,0x0d94,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w56_reg,0x0d95,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w57_reg,0x0d96,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w58_reg,0x0d97,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w59_reg,0x0d98,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w60_reg,0x0d99,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w61_reg,0x0d9a,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w62_reg,0x0d9b,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w63_reg,0x0d9c,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w64_reg,0x0d9d,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w65_reg,0x0d9e,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w66_reg,0x0d9f,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w67_reg,0x0da0,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w68_reg,0x0da1,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w69_reg,0x0da2,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w70_reg,0x0da3,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w71_reg,0x0da4,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w72_reg,0x0da5,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w73_reg,0x0da6,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w74_reg,0x0da7,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w75_reg,0x0da8,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w76_reg,0x0da9,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w77_reg,0x0daa,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w78_reg,0x0dab,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w79_reg,0x0dac,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w80_reg,0x0dad,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w81_reg,0x0dae,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w82_reg,0x0daf,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w83_reg,0x0db0,Byte,,RW
reg_block,i2c_map,,RW_WATCHDOG_ALL_w84_reg,0x0db1,Byte,,RW
reg_block,i2c_map,,RO_WATCHDOG_SP_w0_reg,0x0db2,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SP_w1_reg,0x0db3,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SP_w2_reg,0x0db4,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SP_w3_reg,0x0db5,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SP_w4_reg,0x0db6,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SP_w5_reg,0x0db7,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SP_w6_reg,0x0db8,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SP_w7_reg,0x0db9,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SP_w8_reg,0x0dba,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SP_w9_reg,0x0dbb,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SP_w10_reg,0x0dbc,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SP_w11_reg,0x0dbd,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SP_w12_reg,0x0dbe,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SP_w13_reg,0x0dbf,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SP_w14_reg,0x0dc0,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SP_w15_reg,0x0dc1,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w0_reg,0x0dc2,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w1_reg,0x0dc3,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w2_reg,0x0dc4,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w3_reg,0x0dc5,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w4_reg,0x0dc6,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w5_reg,0x0dc7,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w6_reg,0x0dc8,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w7_reg,0x0dc9,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w8_reg,0x0dca,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w9_reg,0x0dcb,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w10_reg,0x0dcc,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w11_reg,0x0dcd,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w12_reg,0x0dce,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w13_reg,0x0dcf,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w14_reg,0x0dd0,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w15_reg,0x0dd1,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w16_reg,0x0dd2,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w17_reg,0x0dd3,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w18_reg,0x0dd4,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w19_reg,0x0dd5,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w20_reg,0x0dd6,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w21_reg,0x0dd7,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w22_reg,0x0dd8,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w23_reg,0x0dd9,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w24_reg,0x0dda,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w25_reg,0x0ddb,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w26_reg,0x0ddc,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w27_reg,0x0ddd,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w28_reg,0x0dde,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w29_reg,0x0ddf,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w30_reg,0x0de0,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w31_reg,0x0de1,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w32_reg,0x0de2,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w33_reg,0x0de3,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w34_reg,0x0de4,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w35_reg,0x0de5,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w36_reg,0x0de6,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w37_reg,0x0de7,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w38_reg,0x0de8,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w39_reg,0x0de9,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w40_reg,0x0dea,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w41_reg,0x0deb,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w42_reg,0x0dec,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w43_reg,0x0ded,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w44_reg,0x0dee,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w45_reg,0x0def,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w46_reg,0x0df0,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w47_reg,0x0df1,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w48_reg,0x0df2,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w49_reg,0x0df3,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w50_reg,0x0df4,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w51_reg,0x0df5,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w52_reg,0x0df6,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w53_reg,0x0df7,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w54_reg,0x0df8,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w55_reg,0x0df9,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w56_reg,0x0dfa,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w57_reg,0x0dfb,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w58_reg,0x0dfc,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w59_reg,0x0dfd,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w60_reg,0x0dfe,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w61_reg,0x0dff,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w62_reg,0x0e00,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w63_reg,0x0e01,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w64_reg,0x0e02,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w65_reg,0x0e03,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w66_reg,0x0e04,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w67_reg,0x0e05,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w68_reg,0x0e06,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w69_reg,0x0e07,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w70_reg,0x0e08,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_HAM_w71_reg,0x0e09,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w0_reg,0x0e0a,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w1_reg,0x0e0b,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w2_reg,0x0e0c,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w3_reg,0x0e0d,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w4_reg,0x0e0e,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w5_reg,0x0e0f,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w6_reg,0x0e10,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w7_reg,0x0e11,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w8_reg,0x0e12,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w9_reg,0x0e13,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w10_reg,0x0e14,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w11_reg,0x0e15,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w12_reg,0x0e16,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w13_reg,0x0e17,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w14_reg,0x0e18,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w15_reg,0x0e19,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w16_reg,0x0e1a,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w17_reg,0x0e1b,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w18_reg,0x0e1c,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w19_reg,0x0e1d,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w20_reg,0x0e1e,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w21_reg,0x0e1f,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w22_reg,0x0e20,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w23_reg,0x0e21,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w24_reg,0x0e22,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w25_reg,0x0e23,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w26_reg,0x0e24,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w27_reg,0x0e25,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w28_reg,0x0e26,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w29_reg,0x0e27,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w30_reg,0x0e28,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w31_reg,0x0e29,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w32_reg,0x0e2a,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w33_reg,0x0e2b,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w34_reg,0x0e2c,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w35_reg,0x0e2d,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w36_reg,0x0e2e,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w37_reg,0x0e2f,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w38_reg,0x0e30,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w39_reg,0x0e31,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w40_reg,0x0e32,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w41_reg,0x0e33,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w42_reg,0x0e34,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w43_reg,0x0e35,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w44_reg,0x0e36,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w45_reg,0x0e37,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w46_reg,0x0e38,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w47_reg,0x0e39,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w48_reg,0x0e3a,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w49_reg,0x0e3b,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w50_reg,0x0e3c,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w51_reg,0x0e3d,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w52_reg,0x0e3e,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w53_reg,0x0e3f,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w54_reg,0x0e40,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w55_reg,0x0e41,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w56_reg,0x0e42,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w57_reg,0x0e43,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w58_reg,0x0e44,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w59_reg,0x0e45,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w60_reg,0x0e46,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w61_reg,0x0e47,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w62_reg,0x0e48,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w63_reg,0x0e49,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w64_reg,0x0e4a,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w65_reg,0x0e4b,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w66_reg,0x0e4c,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w67_reg,0x0e4d,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w68_reg,0x0e4e,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w69_reg,0x0e4f,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w70_reg,0x0e50,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_CRC_w71_reg,0x0e51,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w0_reg,0x0e52,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w1_reg,0x0e53,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w2_reg,0x0e54,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w3_reg,0x0e55,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w4_reg,0x0e56,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w5_reg,0x0e57,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w6_reg,0x0e58,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w7_reg,0x0e59,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w8_reg,0x0e5a,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w9_reg,0x0e5b,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w10_reg,0x0e5c,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w11_reg,0x0e5d,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w12_reg,0x0e5e,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w13_reg,0x0e5f,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w14_reg,0x0e60,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w15_reg,0x0e61,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w16_reg,0x0e62,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w17_reg,0x0e63,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w18_reg,0x0e64,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w19_reg,0x0e65,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w20_reg,0x0e66,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w21_reg,0x0e67,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w22_reg,0x0e68,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w23_reg,0x0e69,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w24_reg,0x0e6a,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w25_reg,0x0e6b,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w26_reg,0x0e6c,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w27_reg,0x0e6d,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w28_reg,0x0e6e,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w29_reg,0x0e6f,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w30_reg,0x0e70,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w31_reg,0x0e71,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w32_reg,0x0e72,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w33_reg,0x0e73,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w34_reg,0x0e74,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w35_reg,0x0e75,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w36_reg,0x0e76,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w37_reg,0x0e77,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w38_reg,0x0e78,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w39_reg,0x0e79,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w40_reg,0x0e7a,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w41_reg,0x0e7b,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w42_reg,0x0e7c,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w43_reg,0x0e7d,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w44_reg,0x0e7e,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w45_reg,0x0e7f,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w46_reg,0x0e80,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w47_reg,0x0e81,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w48_reg,0x0e82,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w49_reg,0x0e83,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w50_reg,0x0e84,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w51_reg,0x0e85,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w52_reg,0x0e86,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w53_reg,0x0e87,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w54_reg,0x0e88,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w55_reg,0x0e89,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w56_reg,0x0e8a,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w57_reg,0x0e8b,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w58_reg,0x0e8c,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w59_reg,0x0e8d,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w60_reg,0x0e8e,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w61_reg,0x0e8f,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w62_reg,0x0e90,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w63_reg,0x0e91,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w64_reg,0x0e92,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w65_reg,0x0e93,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w66_reg,0x0e94,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w67_reg,0x0e95,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w68_reg,0x0e96,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w69_reg,0x0e97,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w70_reg,0x0e98,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_EBO_w71_reg,0x0e99,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w0_reg,0x0e9a,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w1_reg,0x0e9b,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w2_reg,0x0e9c,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w3_reg,0x0e9d,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w4_reg,0x0e9e,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w5_reg,0x0e9f,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w6_reg,0x0ea0,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w7_reg,0x0ea1,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w8_reg,0x0ea2,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w9_reg,0x0ea3,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w10_reg,0x0ea4,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w11_reg,0x0ea5,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w12_reg,0x0ea6,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w13_reg,0x0ea7,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w14_reg,0x0ea8,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w15_reg,0x0ea9,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w16_reg,0x0eaa,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w17_reg,0x0eab,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w18_reg,0x0eac,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w19_reg,0x0ead,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w20_reg,0x0eae,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w21_reg,0x0eaf,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w22_reg,0x0eb0,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w23_reg,0x0eb1,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w24_reg,0x0eb2,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w25_reg,0x0eb3,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w26_reg,0x0eb4,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w27_reg,0x0eb5,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w28_reg,0x0eb6,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w29_reg,0x0eb7,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w30_reg,0x0eb8,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w31_reg,0x0eb9,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w32_reg,0x0eba,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w33_reg,0x0ebb,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w34_reg,0x0ebc,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w35_reg,0x0ebd,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w36_reg,0x0ebe,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w37_reg,0x0ebf,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w38_reg,0x0ec0,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w39_reg,0x0ec1,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w40_reg,0x0ec2,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w41_reg,0x0ec3,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w42_reg,0x0ec4,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w43_reg,0x0ec5,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w44_reg,0x0ec6,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w45_reg,0x0ec7,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w46_reg,0x0ec8,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w47_reg,0x0ec9,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w48_reg,0x0eca,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w49_reg,0x0ecb,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w50_reg,0x0ecc,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w51_reg,0x0ecd,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w52_reg,0x0ece,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w53_reg,0x0ecf,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w54_reg,0x0ed0,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w55_reg,0x0ed1,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w56_reg,0x0ed2,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w57_reg,0x0ed3,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w58_reg,0x0ed4,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w59_reg,0x0ed5,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w60_reg,0x0ed6,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w61_reg,0x0ed7,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w62_reg,0x0ed8,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w63_reg,0x0ed9,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w64_reg,0x0eda,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w65_reg,0x0edb,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w66_reg,0x0edc,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w67_reg,0x0edd,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w68_reg,0x0ede,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w69_reg,0x0edf,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w70_reg,0x0ee0,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_SUBP_HT_w71_reg,0x0ee1,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w0_reg,0x0ee2,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w1_reg,0x0ee3,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w2_reg,0x0ee4,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w3_reg,0x0ee5,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w4_reg,0x0ee6,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w5_reg,0x0ee7,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w6_reg,0x0ee8,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w7_reg,0x0ee9,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w8_reg,0x0eea,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w9_reg,0x0eeb,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w10_reg,0x0eec,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w11_reg,0x0eed,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w12_reg,0x0eee,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w13_reg,0x0eef,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w14_reg,0x0ef0,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w15_reg,0x0ef1,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w16_reg,0x0ef2,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w17_reg,0x0ef3,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w18_reg,0x0ef4,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w19_reg,0x0ef5,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w20_reg,0x0ef6,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w21_reg,0x0ef7,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w22_reg,0x0ef8,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w23_reg,0x0ef9,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w24_reg,0x0efa,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w25_reg,0x0efb,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w26_reg,0x0efc,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w27_reg,0x0efd,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w28_reg,0x0efe,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w29_reg,0x0eff,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w30_reg,0x0f00,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w31_reg,0x0f01,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w32_reg,0x0f02,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w33_reg,0x0f03,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w34_reg,0x0f04,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w35_reg,0x0f05,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w36_reg,0x0f06,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w37_reg,0x0f07,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w38_reg,0x0f08,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w39_reg,0x0f09,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w40_reg,0x0f0a,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w41_reg,0x0f0b,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w42_reg,0x0f0c,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w43_reg,0x0f0d,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w44_reg,0x0f0e,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w45_reg,0x0f0f,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w46_reg,0x0f10,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w47_reg,0x0f11,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w48_reg,0x0f12,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w49_reg,0x0f13,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w50_reg,0x0f14,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w51_reg,0x0f15,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w52_reg,0x0f16,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w53_reg,0x0f17,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w54_reg,0x0f18,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w55_reg,0x0f19,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w56_reg,0x0f1a,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w57_reg,0x0f1b,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w58_reg,0x0f1c,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w59_reg,0x0f1d,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w60_reg,0x0f1e,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w61_reg,0x0f1f,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w62_reg,0x0f20,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w63_reg,0x0f21,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w64_reg,0x0f22,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w65_reg,0x0f23,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w66_reg,0x0f24,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w67_reg,0x0f25,Byte,,RO
reg_block,i2c_map,,RO_WATCHDOG_MISC_w68_reg,0x0f26,Byte,,RO
reg_block,i2c_map,,RW_FORMATTER_BUFFER_ALL_w0_reg,0x0f27,Byte,,RW
reg_block,i2c_map,,RW_FORMATTER_BUFFER_ALL_w1_reg,0x0f28,Byte,,RW
reg_block,i2c_map,,RW_FORMATTER_BUFFER_ALL_w2_reg,0x0f29,Byte,,RW
reg_block,i2c_map,,RW_FORMATTER_BUFFER_ALL_w3_reg,0x0f2a,Byte,,RW
reg_block,i2c_map,,RW_FORMATTER_BUFFER_ALL_w4_reg,0x0f2b,Byte,,RW
reg_block,i2c_map,,RW_FORMATTER_BUFFER_ALL_w5_reg,0x0f2c,Byte,,RW
reg_block,i2c_map,,RW_FORMATTER_BUFFER_ALL_w6_reg,0x0f2d,Byte,,RW
reg_block,i2c_map,,RW_FORMATTER_BUFFER_ALL_w7_reg,0x0f2e,Byte,,RW
reg_block,i2c_map,,RW_FORMATTER_BUFFER_ALL_w8_reg,0x0f2f,Byte,,RW
reg_block,i2c_map,,RW_FORMATTER_BUFFER_ALL_w9_reg,0x0f30,Byte,,RW
reg_block,i2c_map,,RW_FORMATTER_BUFFER_ALL_w10_reg,0x0f31,Byte,,RW
reg_block,i2c_map,,RW_FORMATTER_BUFFER_ALL_w11_reg,0x0f32,Byte,,RW
reg_block,i2c_map,,RW_FORMATTER_BUFFER_ALL_w12_reg,0x0f33,Byte,,RW
reg_block,i2c_map,,RW_FORMATTER_BUFFER_ALL_w13_reg,0x0f34,Byte,,RW
reg_block,i2c_map,,RW_FORMATTER_BUFFER_ALL_w14_reg,0x0f35,Byte,,RW
reg_block,i2c_map,,RW_FORMATTER_BUFFER_ALL_w15_reg,0x0f36,Byte,,RW
reg_block,i2c_map,,RW_FORMATTER_BUFFER_ALL_w16_reg,0x0f37,Byte,,RW
reg_block,i2c_map,,RW_FORMATTER_BUFFER_ALL_w17_reg,0x0f38,Byte,,RW
reg_block,i2c_map,,RW_FORMATTER_BUFFER_ALL_w18_reg,0x0f39,Byte,,RW
reg_block,i2c_map,,RW_FORMATTER_BUFFER_ALL_w19_reg,0x0f3a,Byte,,RW
reg_block,i2c_map,,RO_FORMATTER_BUFFER_ALL_w0_reg,0x0f3b,Byte,,RO
reg_block,i2c_map,,RO_FORMATTER_BUFFER_ALL_w1_reg,0x0f3c,Byte,,RO
reg_block,i2c_map,,RO_FORMATTER_BUFFER_ALL_w2_reg,0x0f3d,Byte,,RO
reg_block,i2c_map,,RO_FORMATTER_BUFFER_ALL_w3_reg,0x0f3e,Byte,,RO
reg_block,i2c_map,,RO_FORMATTER_BUFFER_ALL_w4_reg,0x0f3f,Byte,,RO
reg_block,i2c_map,,RO_FORMATTER_BUFFER_ALL_w5_reg,0x0f40,Byte,,RO
reg_block,i2c_map,,RO_FORMATTER_BUFFER_ALL_w6_reg,0x0f41,Byte,,RO
reg_block,i2c_map,,RO_FORMATTER_BUFFER_ALL_w7_reg,0x0f42,Byte,,RO
reg_block,i2c_map,,RO_FORMATTER_BUFFER_ALL_w8_reg,0x0f43,Byte,,RO
reg_block,i2c_map,,RO_FORMATTER_BUFFER_ALL_w9_reg,0x0f44,Byte,,RO
reg_block,i2c_map,,RO_FORMATTER_BUFFER_ALL_w10_reg,0x0f45,Byte,,RO
reg_block,i2c_map,,RW_MISC_ALL_w0_reg,0x0f46,Byte,,RW
reg_block,i2c_map,,RO_MISC_ALL_w0_reg,0x0f47,Byte,,RO
reg_block,i2c_map,,RO_MISC_ALL_w1_reg,0x0f48,Byte,,RO
reg_block,i2c_map,,RO_MISC_TMR_ERR_CNT_ALL_w0_reg,0x0f49,Byte,,RO
reg_block,i2c_map,,RO_MISC_TMR_ERR_CNT_ALL_w1_reg,0x0f4a,Byte,,RO
