===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2699 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2778 ( 17.2%)    0.2778 ( 21.9%)  FIR Parser
    1.0747 ( 66.4%)    0.7266 ( 57.2%)  'firrtl.circuit' Pipeline
    0.1404 (  8.7%)    0.0758 (  6.0%)    'firrtl.module' Pipeline
    0.1221 (  7.5%)    0.0659 (  5.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0182 (  1.1%)    0.0100 (  0.8%)      LowerCHIRRTL
    0.0130 (  0.8%)    0.0130 (  1.0%)    InferWidths
    0.0569 (  3.5%)    0.0569 (  4.5%)    InferResets
    0.0022 (  0.1%)    0.0022 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1039 (  6.4%)    0.1039 (  8.2%)    LowerFIRRTLTypes
    0.5999 ( 37.1%)    0.3163 ( 24.9%)    'firrtl.module' Pipeline
    0.0893 (  5.5%)    0.0490 (  3.9%)      ExpandWhens
    0.5105 ( 31.6%)    0.2673 ( 21.0%)      Canonicalizer
    0.0210 (  1.3%)    0.0210 (  1.7%)    Inliner
    0.0279 (  1.7%)    0.0279 (  2.2%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1117 (  6.9%)    0.1117 (  8.8%)    'firrtl.module' Pipeline
    0.1117 (  6.9%)    0.1117 (  8.8%)      Canonicalizer
    0.0830 (  5.1%)    0.0830 (  6.5%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0998 (  6.2%)    0.0998 (  7.9%)  'hw.module' Pipeline
    0.0013 (  0.1%)    0.0013 (  0.1%)    HWCleanup
    0.0289 (  1.8%)    0.0289 (  2.3%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0685 (  4.2%)    0.0685 (  5.4%)    Canonicalizer
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWLegalizeModules
    0.0074 (  0.5%)    0.0074 (  0.6%)  HWLegalizeNames
    0.0162 (  1.0%)    0.0162 (  1.3%)  'hw.module' Pipeline
    0.0162 (  1.0%)    0.0162 (  1.3%)    PrettifyVerilog
    0.0577 (  3.6%)    0.0577 (  4.5%)  ExportVerilog emission
    0.0013 (  0.1%)    0.0013 (  0.1%)  Rest
    1.6180 (100.0%)    1.2699 (100.0%)  Total

{
  totalTime: 1.282,
  maxMemory: 66756608
}
