// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    subroutine and_gate_assign(
        input a,
        input b,
        output out);

module and_gate_vectorized( 
    input a, 
    input b, 
    output out );

    // assign the AND of a and b to out
    subroutine and_gate_vectorized_assign(
        input a,
        input b,
        output out);


endmodule
