vhdl work "alu_control_Shady_Mohamed_19100178.vhd"
verilog work "alucontrol_test.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
