INFO: [HLS 200-10] Running 'F:/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Yihua' on host 'desktop-r7bdqng' (Windows NT_amd64 version 6.2) on Sat Oct 23 11:26:55 +0800 2021
INFO: [HLS 200-10] In directory 'D:/Documents/GitHub/ECE4810J_FA2021/Lab2'
Sourcing Tcl script 'D:/Documents/GitHub/ECE4810J_FA2021/Lab2/hls_ALU/solution1/export.tcl'
INFO: [HLS 200-1510] Running: open_project hls_ALU 
INFO: [HLS 200-10] Opening project 'D:/Documents/GitHub/ECE4810J_FA2021/Lab2/hls_ALU'.
INFO: [HLS 200-1510] Running: set_top hls_ALU 
INFO: [HLS 200-1510] Running: add_files hls_ALU.cpp 
INFO: [HLS 200-10] Adding design file 'hls_ALU.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_hls_ALU.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_hls_ALU.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'D:/Documents/GitHub/ECE4810J_FA2021/Lab2/hls_ALU/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/Documents/GitHub/ECE4810J_FA2021/Lab2/hls_ALU.zip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Oct 23 11:27:13 2021...
INFO: [HLS 200-802] Generated output file hls_ALU.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 14.937 seconds; current allocated memory: 313.723 MB.
