pcore generated.
Don't forget to put any additional user logic files into the hw_task_v1_01_b/hdl/vhdl directory.
Add a line in hw_task_v1_01_b/data/hw_task_v2_1_0.pao for each file (before the last hw_task line).
pcore generated.
Don't forget to put any additional user logic files into the hw_task_v1_01_b/hdl/vhdl directory.
Add a line in hw_task_v1_01_b/data/hw_task_v2_1_0.pao for each file (before the last hw_task line).
pcore generated.
Don't forget to put any additional user logic files into the hw_task_v1_01_b/hdl/vhdl directory.
Add a line in hw_task_v1_01_b/data/hw_task_v2_1_0.pao for each file (before the last hw_task line).
pcore generated.
Don't forget to put any additional user logic files into the hw_task_v1_01_b/hdl/vhdl directory.
Add a line in hw_task_v1_01_b/data/hw_task_v2_1_0.pao for each file (before the last hw_task line).
pcore generated.
Don't forget to put any additional user logic files into the hw_task_v1_01_b/hdl/vhdl directory.
Add a line in hw_task_v1_01_b/data/hw_task_v2_1_0.pao for each file (before the last hw_task line).
pcore generated.
Don't forget to put any additional user logic files into the hw_task_v1_01_b/hdl/vhdl directory.
Add a line in hw_task_v1_01_b/data/hw_task_v2_1_0.pao for each file (before the last hw_task line).
pcore generated.
Don't forget to put any additional user logic files into the hw_task_v1_01_b/hdl/vhdl directory.
Add a line in hw_task_v1_01_b/data/hw_task_v2_1_0.pao for each file (before the last hw_task line).
pcore generated.
Don't forget to put any additional user logic files into the hw_task_v1_01_b/hdl/vhdl directory.
Add a line in hw_task_v1_01_b/data/hw_task_v2_1_0.pao for each file (before the last hw_task line).

Release Xilinx EDK 9.2.02 - platgen EDK_Jm_SP2.3
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -lp
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d -p virtex2p system.mhs 

Parse system.mhs ...

Read MPD definitions ...
WARNING:MDT - Search path
   /test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_th
   read/ directly contains pcores directory. Search path should point to a
   directory two levels above pcores.WARNING:MDT - Option "CORE_STATE" in
   /test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_th
   read/pcores/hw_task_v1_01_b/data/hw_task_v2_1_0.mpd line 15  is deprecated.
   Please use Option ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Check platform address map ...

Overriding system level properties ...

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...

Check port drivers...

Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...
WARNING:MDT - (GLOBAL) - atleast 1 toplevel output/input needs to be defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hw_task INSTANCE:hw_task_0 -
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d/system.mhs line 4 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
WARNING:MDT - (GLOBAL) - atleast 1 toplevel output/input needs to be defined!
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:hw_task_0 -
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d/system.mhs line 4 - Running XST synthesis

Running NGCBUILD ...
IPNAME:hw_task_0_wrapper INSTANCE:hw_task_0 -
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d/system.mhs line 4 - Running NGCBUILD

Command Line: ngcbuild -p virtex2p -intstyle silent -sd .. hw_task_0_wrapper.ngc
../hw_task_0_wrapper.ngc

Reading NGO file
"/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_thre
ad/implementation/hw_task_0_wrapper/hw_task_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../hw_task_0_wrapper.ngc" ...

Writing NGCBUILD log file "../hw_task_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 25.00 seconds
pcore generated.
Don't forget to put any additional user logic files into the hw_task_v1_01_b/hdl/vhdl directory.
Add a line in hw_task_v1_01_b/data/hw_task_v2_1_0.pao for each file (before the last hw_task line).

Release Xilinx EDK 9.2.02 - platgen EDK_Jm_SP2.3
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -lp
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d -p virtex2p system.mhs 

Parse system.mhs ...

Read MPD definitions ...
WARNING:MDT - Search path
   /test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_th
   read/ directly contains pcores directory. Search path should point to a
   directory two levels above pcores.WARNING:MDT - Option "CORE_STATE" in
   /test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_th
   read/pcores/hw_task_v1_01_b/data/hw_task_v2_1_0.mpd line 15  is deprecated.
   Please use Option ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Check platform address map ...

Overriding system level properties ...

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...

Check port drivers...

Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...
WARNING:MDT - (GLOBAL) - atleast 1 toplevel output/input needs to be defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hw_task INSTANCE:hw_task_0 -
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d/system.mhs line 4 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
WARNING:MDT - (GLOBAL) - atleast 1 toplevel output/input needs to be defined!
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:hw_task_0 -
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d/system.mhs line 4 - Running XST synthesis

Running NGCBUILD ...
IPNAME:hw_task_0_wrapper INSTANCE:hw_task_0 -
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d/system.mhs line 4 - Running NGCBUILD

Command Line: ngcbuild -p virtex2p -intstyle silent -sd .. hw_task_0_wrapper.ngc
../hw_task_0_wrapper.ngc

Reading NGO file
"/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_thre
ad/implementation/hw_task_0_wrapper/hw_task_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../hw_task_0_wrapper.ngc" ...

Writing NGCBUILD log file "../hw_task_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 24.00 seconds
pcore generated.
Don't forget to put any additional user logic files into the hw_task_v1_01_b/hdl/vhdl directory.
Add a line in hw_task_v1_01_b/data/hw_task_v2_1_0.pao for each file (before the last hw_task line).

Release Xilinx EDK 9.2.02 - platgen EDK_Jm_SP2.3
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -lp
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d -p virtex2p system.mhs 

Parse system.mhs ...

Read MPD definitions ...
WARNING:MDT - Search path
   /test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_th
   read/ directly contains pcores directory. Search path should point to a
   directory two levels above pcores.WARNING:MDT - Option "CORE_STATE" in
   /test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_th
   read/pcores/hw_task_v1_01_b/data/hw_task_v2_1_0.mpd line 15  is deprecated.
   Please use Option ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Check platform address map ...

Overriding system level properties ...

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...

Check port drivers...

Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...
WARNING:MDT - (GLOBAL) - atleast 1 toplevel output/input needs to be defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hw_task INSTANCE:hw_task_0 -
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d/system.mhs line 4 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
WARNING:MDT - (GLOBAL) - atleast 1 toplevel output/input needs to be defined!
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:hw_task_0 -
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d/system.mhs line 4 - Running XST synthesis

Running NGCBUILD ...
IPNAME:hw_task_0_wrapper INSTANCE:hw_task_0 -
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d/system.mhs line 4 - Running NGCBUILD

Command Line: ngcbuild -p virtex2p -intstyle silent -sd .. hw_task_0_wrapper.ngc
../hw_task_0_wrapper.ngc

Reading NGO file
"/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_thre
ad/implementation/hw_task_0_wrapper/hw_task_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../hw_task_0_wrapper.ngc" ...

Writing NGCBUILD log file "../hw_task_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 20.00 seconds
pcore generated.
Don't forget to put any additional user logic files into the hw_task_v1_01_b/hdl/vhdl directory.
Add a line in hw_task_v1_01_b/data/hw_task_v2_1_0.pao for each file (before the last hw_task line).

Release Xilinx EDK 9.2.02 - platgen EDK_Jm_SP2.3
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -lp
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d -p virtex2p system.mhs 

Parse system.mhs ...

Read MPD definitions ...
WARNING:MDT - Search path
   /test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_th
   read/ directly contains pcores directory. Search path should point to a
   directory two levels above pcores.WARNING:MDT - Option "CORE_STATE" in
   /test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_th
   read/pcores/hw_task_v1_01_b/data/hw_task_v2_1_0.mpd line 15  is deprecated.
   Please use Option ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Check platform address map ...

Overriding system level properties ...

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...

Check port drivers...

Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...
WARNING:MDT - (GLOBAL) - atleast 1 toplevel output/input needs to be defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hw_task INSTANCE:hw_task_0 -
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d/system.mhs line 4 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
WARNING:MDT - (GLOBAL) - atleast 1 toplevel output/input needs to be defined!
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:hw_task_0 -
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d/system.mhs line 4 - Running XST synthesis

Running NGCBUILD ...
IPNAME:hw_task_0_wrapper INSTANCE:hw_task_0 -
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d/system.mhs line 4 - Running NGCBUILD

Command Line: ngcbuild -p virtex2p -intstyle silent -sd .. hw_task_0_wrapper.ngc
../hw_task_0_wrapper.ngc

Reading NGO file
"/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_thre
ad/implementation/hw_task_0_wrapper/hw_task_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../hw_task_0_wrapper.ngc" ...

Writing NGCBUILD log file "../hw_task_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 20.00 seconds
pcore generated.
Don't forget to put any additional user logic files into the hw_task_v1_01_b/hdl/vhdl directory.
Add a line in hw_task_v1_01_b/data/hw_task_v2_1_0.pao for each file (before the last hw_task line).

Release Xilinx EDK 9.2.02 - platgen EDK_Jm_SP2.3
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -lp
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d -p virtex2p system.mhs 

Parse system.mhs ...

Read MPD definitions ...
WARNING:MDT - Search path
   /test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_th
   read/ directly contains pcores directory. Search path should point to a
   directory two levels above pcores.WARNING:MDT - Option "CORE_STATE" in
   /test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_th
   read/pcores/hw_task_v1_01_b/data/hw_task_v2_1_0.mpd line 15  is deprecated.
   Please use Option ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Check platform address map ...

Overriding system level properties ...

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...

Check port drivers...

Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...
WARNING:MDT - (GLOBAL) - atleast 1 toplevel output/input needs to be defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hw_task INSTANCE:hw_task_0 -
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d/system.mhs line 4 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
WARNING:MDT - (GLOBAL) - atleast 1 toplevel output/input needs to be defined!
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:hw_task_0 -
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d/system.mhs line 4 - Running XST synthesis

Running NGCBUILD ...
IPNAME:hw_task_0_wrapper INSTANCE:hw_task_0 -
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d/system.mhs line 4 - Running NGCBUILD

Command Line: ngcbuild -p virtex2p -intstyle silent -sd .. hw_task_0_wrapper.ngc
../hw_task_0_wrapper.ngc

Reading NGO file
"/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_thre
ad/implementation/hw_task_0_wrapper/hw_task_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../hw_task_0_wrapper.ngc" ...

Writing NGCBUILD log file "../hw_task_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 20.00 seconds
pcore generated.
Don't forget to put any additional user logic files into the hw_task_v1_01_b/hdl/vhdl directory.
Add a line in hw_task_v1_01_b/data/hw_task_v2_1_0.pao for each file (before the last hw_task line).

Release Xilinx EDK 9.2.02 - platgen EDK_Jm_SP2.3
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -lp
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d -p virtex2p system.mhs 

Parse system.mhs ...

Read MPD definitions ...
WARNING:MDT - Search path
   /test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_th
   read/ directly contains pcores directory. Search path should point to a
   directory two levels above pcores.WARNING:MDT - Option "CORE_STATE" in
   /test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_th
   read/pcores/hw_task_v1_01_b/data/hw_task_v2_1_0.mpd line 15  is deprecated.
   Please use Option ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Check platform address map ...

Overriding system level properties ...

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...

Check port drivers...

Performing Clock DRCs...

WARNING:MDT - No Top-level Input clock for the design. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...
WARNING:MDT - (GLOBAL) - atleast 1 toplevel output/input needs to be defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hw_task INSTANCE:hw_task_0 -
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d/system.mhs line 4 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
WARNING:MDT - (GLOBAL) - atleast 1 toplevel output/input needs to be defined!
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:hw_task_0 -
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d/system.mhs line 4 - Running XST synthesis

Running NGCBUILD ...
IPNAME:hw_task_0_wrapper INSTANCE:hw_task_0 -
/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_threa
d/system.mhs line 4 - Running NGCBUILD

Command Line: ngcbuild -p virtex2p -intstyle silent -sd .. hw_task_0_wrapper.ngc
../hw_task_0_wrapper.ngc

Reading NGO file
"/test_partial_reconfig/opb_eth_tft_cf/hw/shared_new_make/hw/hwthreads/test_thre
ad/implementation/hw_task_0_wrapper/hw_task_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../hw_task_0_wrapper.ngc" ...

Writing NGCBUILD log file "../hw_task_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 24.00 seconds
