#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Sun Aug 30 04:10:02 2020
# Process ID: 22000
# Current directory: F:/FILE/FPGA/ZYNQ/PCIe/00_AXI_Lite_User_GPIO/sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20696 F:\FILE\FPGA\ZYNQ\PCIe\00_AXI_Lite_User_GPIO\sys\sys.xpr
# Log file: F:/FILE/FPGA/ZYNQ/PCIe/00_AXI_Lite_User_GPIO/sys/vivado.log
# Journal file: F:/FILE/FPGA/ZYNQ/PCIe/00_AXI_Lite_User_GPIO/sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FILE/FPGA/ZYNQ/PCIe/00_AXI_Lite_User_GPIO/sys/sys.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/FILE/FPGA/ZYNQ/PCIe/00_AXI_Debug_Method/CH11_AXI_Debug_Method/Miz_ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:58 . Memory (MB): peak = 907.313 ; gain = 306.383
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {f:/FILE/FPGA/ZYNQ/PCIe/00_AXI_Debug_Method/CH11_AXI_Debug_Method/Miz_ip_lib F:/FILE/FPGA/ZYNQ/PCIe/UAER_IP/GPIO_LITE_ML_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/FILE/FPGA/ZYNQ/PCIe/00_AXI_Debug_Method/CH11_AXI_Debug_Method/Miz_ip_lib'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/FILE/FPGA/ZYNQ/PCIe/UAER_IP/GPIO_LITE_ML_1.0'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:GPIO_LITE_ML:1.0'. The one found in IP location 'f:/FILE/FPGA/ZYNQ/PCIe/00_AXI_Debug_Method/CH11_AXI_Debug_Method/Miz_ip_lib/GPIO_LITE_ML_1.0' will take precedence over the same IP in location f:/FILE/FPGA/ZYNQ/PCIe/UAER_IP/GPIO_LITE_ML_1.0
set_property  ip_repo_paths  f:/FILE/FPGA/ZYNQ/PCIe/UAER_IP/GPIO_LITE_ML_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/FILE/FPGA/ZYNQ/PCIe/UAER_IP/GPIO_LITE_ML_1.0'.
reset_run synth_1
launch_runs synth_1 -jobs 12
[Sun Aug 30 04:14:06 2020] Launched synth_1...
Run output will be captured here: F:/FILE/FPGA/ZYNQ/PCIe/00_AXI_Lite_User_GPIO/sys/sys.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Aug 30 04:17:10 2020] Launched impl_1...
Run output will be captured here: F:/FILE/FPGA/ZYNQ/PCIe/00_AXI_Lite_User_GPIO/sys/sys.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 30 04:23:03 2020...
