Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sat Dec  8 17:29:21 2018
| Host         : eecs-digital-18 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 159 register/latch pins with no clock driven by root clock pin: JB[7] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[6]_rep/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[6]_rep__0/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[7]_rep/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[7]_rep__0/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[8]_rep/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[8]_rep__0/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[7]_rep/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[8]_rep/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[8]_rep__0/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[6]_rep/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[6]_rep__0/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[7]_rep/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[8]_rep/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[8]_rep__0/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[4]_rep/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[4]_rep__0/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[4]_rep__1/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[5]_rep/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[5]_rep__0/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[5]_rep__1/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[6]_rep/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[6]_rep__0/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[7]_rep/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[7]_rep__0/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[8]_rep/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[8]_rep__0/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[8]_rep/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[8]_rep__0/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[8]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2324 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.285        0.000                      0                37448        0.083        0.000                      0                37448        3.000        0.000                       0                 16824  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
CLK_sys                   {0.000 5.000}      10.000          100.000         
video_clk_1/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_video_clk      {0.000 20.000}     40.000          25.000          
  clkfbout_video_clk      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_sys                         8.432        0.000                      0                    1        0.363        0.000                      0                    1        4.020        0.000                       0                     2  
video_clk_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_video_clk            8.832        0.000                      0                37447        0.083        0.000                      0                37447       19.020        0.000                       0                 16818  
  clkfbout_video_clk                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_sys             clk_out1_video_clk        0.285        0.000                      0                  126        2.897        0.000                      0                  126  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_sys
  To Clock:  CLK_sys

Setup :            0  Failing Endpoints,  Worst Slack        8.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.432ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[14]_srl15/CLK
                            (rising edge-triggered cell SRL16E clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_1/sr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_sys rise@10.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 1.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 13.798 - 10.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.801     4.282    reset_1/CLK_100M
    SLICE_X88Y74         SRL16E                                       r  reset_1/sr_reg[14]_srl15/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.612     5.894 r  reset_1/sr_reg[14]_srl15/Q
                         net (fo=1, routed)           0.000     5.894    reset_1/sr_reg[14]_srl15_n_0
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_sys rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    10.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.387    13.798    reset_1/CLK_100M
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/C
                         clock pessimism              0.485    14.282    
                         clock uncertainty           -0.035    14.247    
    SLICE_X88Y74         FDRE (Setup_fdre_C_D)        0.079    14.326    reset_1/sr_reg[15]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                  8.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[14]_srl15/CLK
                            (rising edge-triggered cell SRL16E clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_1/sr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_sys rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.205     1.454    reset_1/CLK_100M
    SLICE_X88Y74         SRL16E                                       r  reset_1/sr_reg[14]_srl15/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     1.938 r  reset_1/sr_reg[14]_srl15/Q
                         net (fo=1, routed)           0.000     1.938    reset_1/sr_reg[14]_srl15_n_0
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.402     1.839    reset_1/CLK_100M
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/C
                         clock pessimism             -0.385     1.454    
    SLICE_X88Y74         FDRE (Hold_fdre_C_D)         0.121     1.575    reset_1/sr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100M }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X88Y74  reset_1/sr_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y74  reset_1/sr_reg[14]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y74  reset_1/sr_reg[14]_srl15/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X88Y74  reset_1/sr_reg[15]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X88Y74  reset_1/sr_reg[15]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y74  reset_1/sr_reg[14]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y74  reset_1/sr_reg[14]_srl15/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X88Y74  reset_1/sr_reg[15]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X88Y74  reset_1/sr_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  video_clk_1/inst/clk_in1
  To Clock:  video_clk_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_clk_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_clk_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_clk
  To Clock:  clk_out1_video_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.832ns  (required time - arrival time)
  Source:                 my_love/row_counter_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/gmr_reg[6][6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        30.907ns  (logic 3.590ns (11.616%)  route 27.317ns (88.384%))
  Logic Levels:           20  (LUT3=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 37.056 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.289ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.732    -2.289    my_love/clk_out1
    SLICE_X86Y93         FDRE                                         r  my_love/row_counter_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.833 r  my_love/row_counter_reg[0]_rep__2/Q
                         net (fo=104, routed)         3.895     2.061    my_love/row_counter_reg[0]_rep__2_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I4_O)        0.124     2.185 r  my_love/gmr[7][3][6]_i_17/O
                         net (fo=1, routed)           0.581     2.766    my_love/gmr[7][3][6]_i_17_n_0
    SLICE_X11Y124        LUT5 (Prop_lut5_I2_O)        0.124     2.890 r  my_love/gmr[7][3][6]_i_12/O
                         net (fo=7, routed)           1.860     4.750    my_love/gmr[7][3][6]_i_12_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I2_O)        0.124     4.874 f  my_love/gmr[3][7][6]_i_7/O
                         net (fo=1, routed)           0.920     5.794    my_love/gmr[3][7][6]_i_7_n_0
    SLICE_X56Y121        LUT5 (Prop_lut5_I4_O)        0.124     5.918 f  my_love/gmr[3][7][6]_i_2/O
                         net (fo=176, routed)         2.121     8.039    my_love/gmr[3][7][6]_i_2_n_0
    SLICE_X81Y132        LUT3 (Prop_lut3_I2_O)        0.124     8.163 r  my_love/min_ones_reg[3]_i_8/O
                         net (fo=6, routed)           2.362    10.526    my_love/min_ones_reg[3]_i_8_n_0
    SLICE_X56Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.650 r  my_love/min_ones_reg[3]_i_3/O
                         net (fo=85, routed)          1.830    12.480    my_love/number_of_ones_in_mask[3]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124    12.604 f  my_love/gmr[6][5][0]_i_24/O
                         net (fo=1, routed)           1.287    13.891    my_love/p_14_out
    SLICE_X53Y120        LUT5 (Prop_lut5_I4_O)        0.124    14.015 r  my_love/gmr[6][5][0]_i_17/O
                         net (fo=1, routed)           0.433    14.448    my_love/gmr[6][5][0]_i_17_n_0
    SLICE_X53Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  my_love/gmr[6][5][0]_i_15/O
                         net (fo=108, routed)         1.562    16.134    my_love/gmr[6][5][0]_i_15_n_0
    SLICE_X79Y114        LUT3 (Prop_lut3_I1_O)        0.118    16.252 f  my_love/gmr[0][4][0]_i_28/O
                         net (fo=5, routed)           0.875    17.127    my_love/gmr[0][4][0]_i_28_n_0
    SLICE_X77Y114        LUT3 (Prop_lut3_I1_O)        0.354    17.481 r  my_love/gmr[0][4][0]_i_10/O
                         net (fo=7, routed)           0.806    18.286    my_love/gmr[0][4][0]_i_10_n_0
    SLICE_X80Y114        LUT6 (Prop_lut6_I4_O)        0.326    18.612 r  my_love/gmr[3][2][8]_i_25/O
                         net (fo=121, routed)         0.974    19.586    my_love/gmr[3][2][8]_i_25_n_0
    SLICE_X72Y113        LUT3 (Prop_lut3_I0_O)        0.124    19.710 f  my_love/gmr[3][1][8]_i_17/O
                         net (fo=27, routed)          1.684    21.394    my_love/gmr[3][1][8]_i_17_n_0
    SLICE_X85Y92         LUT5 (Prop_lut5_I1_O)        0.124    21.518 f  my_love/gmr[3][7][8]_i_3/O
                         net (fo=128, routed)         1.768    23.286    my_love/gmr[3][7][8]_i_3_n_0
    SLICE_X61Y114        LUT6 (Prop_lut6_I0_O)        0.124    23.410 r  my_love/gmr[6][6][8]_i_12/O
                         net (fo=17, routed)          1.067    24.477    my_love/gmr[6][6][8]_i_12_n_0
    SLICE_X65Y112        LUT5 (Prop_lut5_I1_O)        0.124    24.601 f  my_love/gmr[6][6][6]_i_4/O
                         net (fo=7, routed)           1.298    25.899    my_love/gmr[6][6][6]_i_4_n_0
    SLICE_X72Y118        LUT3 (Prop_lut3_I0_O)        0.150    26.049 r  my_love/gmr[6][6][3]_i_6/O
                         net (fo=1, routed)           0.603    26.652    my_love/gmr[6][6][3]_i_6_n_0
    SLICE_X67Y114        LUT6 (Prop_lut6_I1_O)        0.326    26.978 r  my_love/gmr[6][6][3]_i_3/O
                         net (fo=5, routed)           0.722    27.699    my_love/gmr[6][6][3]_i_3_n_0
    SLICE_X60Y114        LUT6 (Prop_lut6_I1_O)        0.124    27.823 r  my_love/gmr[6][6][6]_i_5/O
                         net (fo=1, routed)           0.670    28.493    my_love/gmr[6][6][6]_i_5_n_0
    SLICE_X60Y114        LUT6 (Prop_lut6_I5_O)        0.124    28.617 r  my_love/gmr[6][6][6]_i_1/O
                         net (fo=1, routed)           0.000    28.617    my_love/gmr[6][6][6]_i_1_n_0
    SLICE_X60Y114        FDRE                                         r  my_love/gmr_reg[6][6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.488    37.056    my_love/clk_out1
    SLICE_X60Y114        FDRE                                         r  my_love/gmr_reg[6][6][6]/C
                         clock pessimism              0.410    37.466    
                         clock uncertainty           -0.098    37.368    
    SLICE_X60Y114        FDRE (Setup_fdre_C_D)        0.081    37.449    my_love/gmr_reg[6][6][6]
  -------------------------------------------------------------------
                         required time                         37.449    
                         arrival time                         -28.617    
  -------------------------------------------------------------------
                         slack                                  8.832    

Slack (MET) :             9.026ns  (required time - arrival time)
  Source:                 my_love/row_counter_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/gmr_reg[6][6][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        30.661ns  (logic 3.590ns (11.709%)  route 27.071ns (88.291%))
  Logic Levels:           20  (LUT3=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 37.056 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.289ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.732    -2.289    my_love/clk_out1
    SLICE_X86Y93         FDRE                                         r  my_love/row_counter_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.833 r  my_love/row_counter_reg[0]_rep__2/Q
                         net (fo=104, routed)         3.895     2.061    my_love/row_counter_reg[0]_rep__2_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I4_O)        0.124     2.185 r  my_love/gmr[7][3][6]_i_17/O
                         net (fo=1, routed)           0.581     2.766    my_love/gmr[7][3][6]_i_17_n_0
    SLICE_X11Y124        LUT5 (Prop_lut5_I2_O)        0.124     2.890 r  my_love/gmr[7][3][6]_i_12/O
                         net (fo=7, routed)           1.860     4.750    my_love/gmr[7][3][6]_i_12_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I2_O)        0.124     4.874 f  my_love/gmr[3][7][6]_i_7/O
                         net (fo=1, routed)           0.920     5.794    my_love/gmr[3][7][6]_i_7_n_0
    SLICE_X56Y121        LUT5 (Prop_lut5_I4_O)        0.124     5.918 f  my_love/gmr[3][7][6]_i_2/O
                         net (fo=176, routed)         2.121     8.039    my_love/gmr[3][7][6]_i_2_n_0
    SLICE_X81Y132        LUT3 (Prop_lut3_I2_O)        0.124     8.163 r  my_love/min_ones_reg[3]_i_8/O
                         net (fo=6, routed)           2.362    10.526    my_love/min_ones_reg[3]_i_8_n_0
    SLICE_X56Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.650 r  my_love/min_ones_reg[3]_i_3/O
                         net (fo=85, routed)          1.830    12.480    my_love/number_of_ones_in_mask[3]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124    12.604 f  my_love/gmr[6][5][0]_i_24/O
                         net (fo=1, routed)           1.287    13.891    my_love/p_14_out
    SLICE_X53Y120        LUT5 (Prop_lut5_I4_O)        0.124    14.015 r  my_love/gmr[6][5][0]_i_17/O
                         net (fo=1, routed)           0.433    14.448    my_love/gmr[6][5][0]_i_17_n_0
    SLICE_X53Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  my_love/gmr[6][5][0]_i_15/O
                         net (fo=108, routed)         1.562    16.134    my_love/gmr[6][5][0]_i_15_n_0
    SLICE_X79Y114        LUT3 (Prop_lut3_I1_O)        0.118    16.252 f  my_love/gmr[0][4][0]_i_28/O
                         net (fo=5, routed)           0.875    17.127    my_love/gmr[0][4][0]_i_28_n_0
    SLICE_X77Y114        LUT3 (Prop_lut3_I1_O)        0.354    17.481 r  my_love/gmr[0][4][0]_i_10/O
                         net (fo=7, routed)           0.806    18.286    my_love/gmr[0][4][0]_i_10_n_0
    SLICE_X80Y114        LUT6 (Prop_lut6_I4_O)        0.326    18.612 r  my_love/gmr[3][2][8]_i_25/O
                         net (fo=121, routed)         0.974    19.586    my_love/gmr[3][2][8]_i_25_n_0
    SLICE_X72Y113        LUT3 (Prop_lut3_I0_O)        0.124    19.710 f  my_love/gmr[3][1][8]_i_17/O
                         net (fo=27, routed)          1.684    21.394    my_love/gmr[3][1][8]_i_17_n_0
    SLICE_X85Y92         LUT5 (Prop_lut5_I1_O)        0.124    21.518 f  my_love/gmr[3][7][8]_i_3/O
                         net (fo=128, routed)         1.768    23.286    my_love/gmr[3][7][8]_i_3_n_0
    SLICE_X61Y114        LUT6 (Prop_lut6_I0_O)        0.124    23.410 r  my_love/gmr[6][6][8]_i_12/O
                         net (fo=17, routed)          1.067    24.477    my_love/gmr[6][6][8]_i_12_n_0
    SLICE_X65Y112        LUT5 (Prop_lut5_I1_O)        0.124    24.601 f  my_love/gmr[6][6][6]_i_4/O
                         net (fo=7, routed)           1.298    25.899    my_love/gmr[6][6][6]_i_4_n_0
    SLICE_X72Y118        LUT3 (Prop_lut3_I0_O)        0.150    26.049 r  my_love/gmr[6][6][3]_i_6/O
                         net (fo=1, routed)           0.603    26.652    my_love/gmr[6][6][3]_i_6_n_0
    SLICE_X67Y114        LUT6 (Prop_lut6_I1_O)        0.326    26.978 r  my_love/gmr[6][6][3]_i_3/O
                         net (fo=5, routed)           0.712    27.690    my_love/gmr[6][6][3]_i_3_n_0
    SLICE_X61Y113        LUT6 (Prop_lut6_I5_O)        0.124    27.814 r  my_love/gmr[6][6][2]_i_4/O
                         net (fo=1, routed)           0.433    28.247    my_love/gmr[6][6][2]_i_4_n_0
    SLICE_X61Y113        LUT6 (Prop_lut6_I5_O)        0.124    28.371 r  my_love/gmr[6][6][2]_i_1/O
                         net (fo=1, routed)           0.000    28.371    my_love/gmr[6][6][2]_i_1_n_0
    SLICE_X61Y113        FDRE                                         r  my_love/gmr_reg[6][6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.488    37.056    my_love/clk_out1
    SLICE_X61Y113        FDRE                                         r  my_love/gmr_reg[6][6][2]/C
                         clock pessimism              0.410    37.466    
                         clock uncertainty           -0.098    37.368    
    SLICE_X61Y113        FDRE (Setup_fdre_C_D)        0.029    37.397    my_love/gmr_reg[6][6][2]
  -------------------------------------------------------------------
                         required time                         37.397    
                         arrival time                         -28.371    
  -------------------------------------------------------------------
                         slack                                  9.026    

Slack (MET) :             9.280ns  (required time - arrival time)
  Source:                 my_love/row_counter_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/gmr_reg[6][6][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        30.409ns  (logic 3.590ns (11.806%)  route 26.819ns (88.194%))
  Logic Levels:           20  (LUT3=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 37.058 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.289ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.732    -2.289    my_love/clk_out1
    SLICE_X86Y93         FDRE                                         r  my_love/row_counter_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.833 r  my_love/row_counter_reg[0]_rep__2/Q
                         net (fo=104, routed)         3.895     2.061    my_love/row_counter_reg[0]_rep__2_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I4_O)        0.124     2.185 r  my_love/gmr[7][3][6]_i_17/O
                         net (fo=1, routed)           0.581     2.766    my_love/gmr[7][3][6]_i_17_n_0
    SLICE_X11Y124        LUT5 (Prop_lut5_I2_O)        0.124     2.890 r  my_love/gmr[7][3][6]_i_12/O
                         net (fo=7, routed)           1.860     4.750    my_love/gmr[7][3][6]_i_12_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I2_O)        0.124     4.874 f  my_love/gmr[3][7][6]_i_7/O
                         net (fo=1, routed)           0.920     5.794    my_love/gmr[3][7][6]_i_7_n_0
    SLICE_X56Y121        LUT5 (Prop_lut5_I4_O)        0.124     5.918 f  my_love/gmr[3][7][6]_i_2/O
                         net (fo=176, routed)         2.121     8.039    my_love/gmr[3][7][6]_i_2_n_0
    SLICE_X81Y132        LUT3 (Prop_lut3_I2_O)        0.124     8.163 r  my_love/min_ones_reg[3]_i_8/O
                         net (fo=6, routed)           2.362    10.526    my_love/min_ones_reg[3]_i_8_n_0
    SLICE_X56Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.650 r  my_love/min_ones_reg[3]_i_3/O
                         net (fo=85, routed)          1.830    12.480    my_love/number_of_ones_in_mask[3]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124    12.604 f  my_love/gmr[6][5][0]_i_24/O
                         net (fo=1, routed)           1.287    13.891    my_love/p_14_out
    SLICE_X53Y120        LUT5 (Prop_lut5_I4_O)        0.124    14.015 r  my_love/gmr[6][5][0]_i_17/O
                         net (fo=1, routed)           0.433    14.448    my_love/gmr[6][5][0]_i_17_n_0
    SLICE_X53Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  my_love/gmr[6][5][0]_i_15/O
                         net (fo=108, routed)         1.562    16.134    my_love/gmr[6][5][0]_i_15_n_0
    SLICE_X79Y114        LUT3 (Prop_lut3_I1_O)        0.118    16.252 f  my_love/gmr[0][4][0]_i_28/O
                         net (fo=5, routed)           0.875    17.127    my_love/gmr[0][4][0]_i_28_n_0
    SLICE_X77Y114        LUT3 (Prop_lut3_I1_O)        0.354    17.481 r  my_love/gmr[0][4][0]_i_10/O
                         net (fo=7, routed)           0.806    18.286    my_love/gmr[0][4][0]_i_10_n_0
    SLICE_X80Y114        LUT6 (Prop_lut6_I4_O)        0.326    18.612 r  my_love/gmr[3][2][8]_i_25/O
                         net (fo=121, routed)         0.974    19.586    my_love/gmr[3][2][8]_i_25_n_0
    SLICE_X72Y113        LUT3 (Prop_lut3_I0_O)        0.124    19.710 f  my_love/gmr[3][1][8]_i_17/O
                         net (fo=27, routed)          1.684    21.394    my_love/gmr[3][1][8]_i_17_n_0
    SLICE_X85Y92         LUT5 (Prop_lut5_I1_O)        0.124    21.518 f  my_love/gmr[3][7][8]_i_3/O
                         net (fo=128, routed)         1.768    23.286    my_love/gmr[3][7][8]_i_3_n_0
    SLICE_X61Y114        LUT6 (Prop_lut6_I0_O)        0.124    23.410 r  my_love/gmr[6][6][8]_i_12/O
                         net (fo=17, routed)          1.067    24.477    my_love/gmr[6][6][8]_i_12_n_0
    SLICE_X65Y112        LUT5 (Prop_lut5_I1_O)        0.124    24.601 f  my_love/gmr[6][6][6]_i_4/O
                         net (fo=7, routed)           1.298    25.899    my_love/gmr[6][6][6]_i_4_n_0
    SLICE_X72Y118        LUT3 (Prop_lut3_I0_O)        0.150    26.049 r  my_love/gmr[6][6][3]_i_6/O
                         net (fo=1, routed)           0.603    26.652    my_love/gmr[6][6][3]_i_6_n_0
    SLICE_X67Y114        LUT6 (Prop_lut6_I1_O)        0.326    26.978 r  my_love/gmr[6][6][3]_i_3/O
                         net (fo=5, routed)           0.458    27.436    my_love/gmr[6][6][3]_i_3_n_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I0_O)        0.124    27.560 r  my_love/gmr[6][6][5]_i_3/O
                         net (fo=1, routed)           0.435    27.995    my_love/gmr[6][6][5]_i_3_n_0
    SLICE_X63Y114        LUT6 (Prop_lut6_I4_O)        0.124    28.119 r  my_love/gmr[6][6][5]_i_1/O
                         net (fo=1, routed)           0.000    28.119    my_love/gmr[6][6][5]_i_1_n_0
    SLICE_X63Y114        FDRE                                         r  my_love/gmr_reg[6][6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.490    37.058    my_love/clk_out1
    SLICE_X63Y114        FDRE                                         r  my_love/gmr_reg[6][6][5]/C
                         clock pessimism              0.410    37.468    
                         clock uncertainty           -0.098    37.370    
    SLICE_X63Y114        FDRE (Setup_fdre_C_D)        0.029    37.399    my_love/gmr_reg[6][6][5]
  -------------------------------------------------------------------
                         required time                         37.399    
                         arrival time                         -28.119    
  -------------------------------------------------------------------
                         slack                                  9.280    

Slack (MET) :             9.332ns  (required time - arrival time)
  Source:                 my_love/row_counter_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/gmr_reg[6][6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        30.403ns  (logic 3.590ns (11.808%)  route 26.813ns (88.192%))
  Logic Levels:           20  (LUT3=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 37.056 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.289ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.732    -2.289    my_love/clk_out1
    SLICE_X86Y93         FDRE                                         r  my_love/row_counter_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.833 r  my_love/row_counter_reg[0]_rep__2/Q
                         net (fo=104, routed)         3.895     2.061    my_love/row_counter_reg[0]_rep__2_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I4_O)        0.124     2.185 r  my_love/gmr[7][3][6]_i_17/O
                         net (fo=1, routed)           0.581     2.766    my_love/gmr[7][3][6]_i_17_n_0
    SLICE_X11Y124        LUT5 (Prop_lut5_I2_O)        0.124     2.890 r  my_love/gmr[7][3][6]_i_12/O
                         net (fo=7, routed)           1.860     4.750    my_love/gmr[7][3][6]_i_12_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I2_O)        0.124     4.874 f  my_love/gmr[3][7][6]_i_7/O
                         net (fo=1, routed)           0.920     5.794    my_love/gmr[3][7][6]_i_7_n_0
    SLICE_X56Y121        LUT5 (Prop_lut5_I4_O)        0.124     5.918 f  my_love/gmr[3][7][6]_i_2/O
                         net (fo=176, routed)         2.121     8.039    my_love/gmr[3][7][6]_i_2_n_0
    SLICE_X81Y132        LUT3 (Prop_lut3_I2_O)        0.124     8.163 r  my_love/min_ones_reg[3]_i_8/O
                         net (fo=6, routed)           2.362    10.526    my_love/min_ones_reg[3]_i_8_n_0
    SLICE_X56Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.650 r  my_love/min_ones_reg[3]_i_3/O
                         net (fo=85, routed)          1.830    12.480    my_love/number_of_ones_in_mask[3]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124    12.604 f  my_love/gmr[6][5][0]_i_24/O
                         net (fo=1, routed)           1.287    13.891    my_love/p_14_out
    SLICE_X53Y120        LUT5 (Prop_lut5_I4_O)        0.124    14.015 r  my_love/gmr[6][5][0]_i_17/O
                         net (fo=1, routed)           0.433    14.448    my_love/gmr[6][5][0]_i_17_n_0
    SLICE_X53Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  my_love/gmr[6][5][0]_i_15/O
                         net (fo=108, routed)         1.562    16.134    my_love/gmr[6][5][0]_i_15_n_0
    SLICE_X79Y114        LUT3 (Prop_lut3_I1_O)        0.118    16.252 f  my_love/gmr[0][4][0]_i_28/O
                         net (fo=5, routed)           0.875    17.127    my_love/gmr[0][4][0]_i_28_n_0
    SLICE_X77Y114        LUT3 (Prop_lut3_I1_O)        0.354    17.481 r  my_love/gmr[0][4][0]_i_10/O
                         net (fo=7, routed)           0.806    18.286    my_love/gmr[0][4][0]_i_10_n_0
    SLICE_X80Y114        LUT6 (Prop_lut6_I4_O)        0.326    18.612 r  my_love/gmr[3][2][8]_i_25/O
                         net (fo=121, routed)         0.974    19.586    my_love/gmr[3][2][8]_i_25_n_0
    SLICE_X72Y113        LUT3 (Prop_lut3_I0_O)        0.124    19.710 f  my_love/gmr[3][1][8]_i_17/O
                         net (fo=27, routed)          1.684    21.394    my_love/gmr[3][1][8]_i_17_n_0
    SLICE_X85Y92         LUT5 (Prop_lut5_I1_O)        0.124    21.518 f  my_love/gmr[3][7][8]_i_3/O
                         net (fo=128, routed)         1.768    23.286    my_love/gmr[3][7][8]_i_3_n_0
    SLICE_X61Y114        LUT6 (Prop_lut6_I0_O)        0.124    23.410 r  my_love/gmr[6][6][8]_i_12/O
                         net (fo=17, routed)          1.067    24.477    my_love/gmr[6][6][8]_i_12_n_0
    SLICE_X65Y112        LUT5 (Prop_lut5_I1_O)        0.124    24.601 f  my_love/gmr[6][6][6]_i_4/O
                         net (fo=7, routed)           1.298    25.899    my_love/gmr[6][6][6]_i_4_n_0
    SLICE_X72Y118        LUT3 (Prop_lut3_I0_O)        0.150    26.049 r  my_love/gmr[6][6][3]_i_6/O
                         net (fo=1, routed)           0.603    26.652    my_love/gmr[6][6][3]_i_6_n_0
    SLICE_X67Y114        LUT6 (Prop_lut6_I1_O)        0.326    26.978 r  my_love/gmr[6][6][3]_i_3/O
                         net (fo=5, routed)           0.722    27.700    my_love/gmr[6][6][3]_i_3_n_0
    SLICE_X60Y113        LUT6 (Prop_lut6_I5_O)        0.124    27.824 r  my_love/gmr[6][6][4]_i_3/O
                         net (fo=1, routed)           0.165    27.989    my_love/gmr[6][6][4]_i_3_n_0
    SLICE_X60Y113        LUT6 (Prop_lut6_I5_O)        0.124    28.113 r  my_love/gmr[6][6][4]_i_1/O
                         net (fo=1, routed)           0.000    28.113    my_love/gmr[6][6][4]_i_1_n_0
    SLICE_X60Y113        FDRE                                         r  my_love/gmr_reg[6][6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.488    37.056    my_love/clk_out1
    SLICE_X60Y113        FDRE                                         r  my_love/gmr_reg[6][6][4]/C
                         clock pessimism              0.410    37.466    
                         clock uncertainty           -0.098    37.368    
    SLICE_X60Y113        FDRE (Setup_fdre_C_D)        0.077    37.445    my_love/gmr_reg[6][6][4]
  -------------------------------------------------------------------
                         required time                         37.445    
                         arrival time                         -28.113    
  -------------------------------------------------------------------
                         slack                                  9.332    

Slack (MET) :             9.468ns  (required time - arrival time)
  Source:                 my_love/row_counter_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/gmr_reg[2][0][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        30.088ns  (logic 2.990ns (9.937%)  route 27.098ns (90.063%))
  Logic Levels:           17  (LUT3=4 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 37.081 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.289ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.732    -2.289    my_love/clk_out1
    SLICE_X86Y93         FDRE                                         r  my_love/row_counter_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.833 r  my_love/row_counter_reg[0]_rep__2/Q
                         net (fo=104, routed)         3.895     2.061    my_love/row_counter_reg[0]_rep__2_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I4_O)        0.124     2.185 r  my_love/gmr[7][3][6]_i_17/O
                         net (fo=1, routed)           0.581     2.766    my_love/gmr[7][3][6]_i_17_n_0
    SLICE_X11Y124        LUT5 (Prop_lut5_I2_O)        0.124     2.890 r  my_love/gmr[7][3][6]_i_12/O
                         net (fo=7, routed)           1.860     4.750    my_love/gmr[7][3][6]_i_12_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I2_O)        0.124     4.874 f  my_love/gmr[3][7][6]_i_7/O
                         net (fo=1, routed)           0.920     5.794    my_love/gmr[3][7][6]_i_7_n_0
    SLICE_X56Y121        LUT5 (Prop_lut5_I4_O)        0.124     5.918 f  my_love/gmr[3][7][6]_i_2/O
                         net (fo=176, routed)         2.121     8.039    my_love/gmr[3][7][6]_i_2_n_0
    SLICE_X81Y132        LUT3 (Prop_lut3_I2_O)        0.124     8.163 r  my_love/min_ones_reg[3]_i_8/O
                         net (fo=6, routed)           2.362    10.526    my_love/min_ones_reg[3]_i_8_n_0
    SLICE_X56Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.650 r  my_love/min_ones_reg[3]_i_3/O
                         net (fo=85, routed)          1.830    12.480    my_love/number_of_ones_in_mask[3]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124    12.604 f  my_love/gmr[6][5][0]_i_24/O
                         net (fo=1, routed)           1.287    13.891    my_love/p_14_out
    SLICE_X53Y120        LUT5 (Prop_lut5_I4_O)        0.124    14.015 r  my_love/gmr[6][5][0]_i_17/O
                         net (fo=1, routed)           0.433    14.448    my_love/gmr[6][5][0]_i_17_n_0
    SLICE_X53Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  my_love/gmr[6][5][0]_i_15/O
                         net (fo=108, routed)         1.562    16.134    my_love/gmr[6][5][0]_i_15_n_0
    SLICE_X79Y114        LUT3 (Prop_lut3_I1_O)        0.118    16.252 f  my_love/gmr[0][4][0]_i_28/O
                         net (fo=5, routed)           0.875    17.127    my_love/gmr[0][4][0]_i_28_n_0
    SLICE_X77Y114        LUT3 (Prop_lut3_I1_O)        0.354    17.481 r  my_love/gmr[0][4][0]_i_10/O
                         net (fo=7, routed)           0.806    18.286    my_love/gmr[0][4][0]_i_10_n_0
    SLICE_X80Y114        LUT6 (Prop_lut6_I4_O)        0.326    18.612 r  my_love/gmr[3][2][8]_i_25/O
                         net (fo=121, routed)         0.974    19.586    my_love/gmr[3][2][8]_i_25_n_0
    SLICE_X72Y113        LUT3 (Prop_lut3_I0_O)        0.124    19.710 f  my_love/gmr[3][1][8]_i_17/O
                         net (fo=27, routed)          1.762    21.473    my_love/gmr[3][1][8]_i_17_n_0
    SLICE_X88Y94         LUT5 (Prop_lut5_I0_O)        0.124    21.597 r  my_love/gmr[0][4][8]_i_20/O
                         net (fo=121, routed)         1.916    23.513    my_love/gmr[0][4][8]_i_20_n_0
    SLICE_X61Y111        LUT4 (Prop_lut4_I2_O)        0.124    23.637 f  my_love/gmr[2][3][8]_i_13/O
                         net (fo=8, routed)           1.934    25.571    my_love/gmr[2][3][8]_i_13_n_0
    SLICE_X82Y93         LUT6 (Prop_lut6_I3_O)        0.124    25.695 r  my_love/gmr[2][0][8]_i_3/O
                         net (fo=1, routed)           0.444    26.139    my_love/gmr[2][0][8]_i_3_n_0
    SLICE_X82Y93         LUT6 (Prop_lut6_I2_O)        0.124    26.263 r  my_love/gmr[2][0][8]_i_1/O
                         net (fo=9, routed)           1.536    27.799    my_love/gmr[2][0][8]_i_1_n_0
    SLICE_X67Y96         FDRE                                         r  my_love/gmr_reg[2][0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.512    37.081    my_love/clk_out1
    SLICE_X67Y96         FDRE                                         r  my_love/gmr_reg[2][0][1]/C
                         clock pessimism              0.489    37.569    
                         clock uncertainty           -0.098    37.472    
    SLICE_X67Y96         FDRE (Setup_fdre_C_CE)      -0.205    37.267    my_love/gmr_reg[2][0][1]
  -------------------------------------------------------------------
                         required time                         37.267    
                         arrival time                         -27.799    
  -------------------------------------------------------------------
                         slack                                  9.468    

Slack (MET) :             9.571ns  (required time - arrival time)
  Source:                 my_love/row_counter_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/gmr_reg[2][1][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        30.018ns  (logic 2.990ns (9.961%)  route 27.028ns (90.039%))
  Logic Levels:           17  (LUT3=4 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 37.078 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.289ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.732    -2.289    my_love/clk_out1
    SLICE_X86Y93         FDRE                                         r  my_love/row_counter_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.833 r  my_love/row_counter_reg[0]_rep__2/Q
                         net (fo=104, routed)         3.895     2.061    my_love/row_counter_reg[0]_rep__2_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I4_O)        0.124     2.185 r  my_love/gmr[7][3][6]_i_17/O
                         net (fo=1, routed)           0.581     2.766    my_love/gmr[7][3][6]_i_17_n_0
    SLICE_X11Y124        LUT5 (Prop_lut5_I2_O)        0.124     2.890 r  my_love/gmr[7][3][6]_i_12/O
                         net (fo=7, routed)           1.860     4.750    my_love/gmr[7][3][6]_i_12_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I2_O)        0.124     4.874 f  my_love/gmr[3][7][6]_i_7/O
                         net (fo=1, routed)           0.920     5.794    my_love/gmr[3][7][6]_i_7_n_0
    SLICE_X56Y121        LUT5 (Prop_lut5_I4_O)        0.124     5.918 f  my_love/gmr[3][7][6]_i_2/O
                         net (fo=176, routed)         2.121     8.039    my_love/gmr[3][7][6]_i_2_n_0
    SLICE_X81Y132        LUT3 (Prop_lut3_I2_O)        0.124     8.163 r  my_love/min_ones_reg[3]_i_8/O
                         net (fo=6, routed)           2.362    10.526    my_love/min_ones_reg[3]_i_8_n_0
    SLICE_X56Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.650 r  my_love/min_ones_reg[3]_i_3/O
                         net (fo=85, routed)          1.830    12.480    my_love/number_of_ones_in_mask[3]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124    12.604 f  my_love/gmr[6][5][0]_i_24/O
                         net (fo=1, routed)           1.287    13.891    my_love/p_14_out
    SLICE_X53Y120        LUT5 (Prop_lut5_I4_O)        0.124    14.015 r  my_love/gmr[6][5][0]_i_17/O
                         net (fo=1, routed)           0.433    14.448    my_love/gmr[6][5][0]_i_17_n_0
    SLICE_X53Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  my_love/gmr[6][5][0]_i_15/O
                         net (fo=108, routed)         1.562    16.134    my_love/gmr[6][5][0]_i_15_n_0
    SLICE_X79Y114        LUT3 (Prop_lut3_I1_O)        0.118    16.252 f  my_love/gmr[0][4][0]_i_28/O
                         net (fo=5, routed)           0.875    17.127    my_love/gmr[0][4][0]_i_28_n_0
    SLICE_X77Y114        LUT3 (Prop_lut3_I1_O)        0.354    17.481 r  my_love/gmr[0][4][0]_i_10/O
                         net (fo=7, routed)           0.806    18.286    my_love/gmr[0][4][0]_i_10_n_0
    SLICE_X80Y114        LUT6 (Prop_lut6_I4_O)        0.326    18.612 r  my_love/gmr[3][2][8]_i_25/O
                         net (fo=121, routed)         0.974    19.586    my_love/gmr[3][2][8]_i_25_n_0
    SLICE_X72Y113        LUT3 (Prop_lut3_I0_O)        0.124    19.710 f  my_love/gmr[3][1][8]_i_17/O
                         net (fo=27, routed)          1.762    21.473    my_love/gmr[3][1][8]_i_17_n_0
    SLICE_X88Y94         LUT5 (Prop_lut5_I0_O)        0.124    21.597 r  my_love/gmr[0][4][8]_i_20/O
                         net (fo=121, routed)         1.991    23.588    my_love/gmr[0][4][8]_i_20_n_0
    SLICE_X66Y112        LUT4 (Prop_lut4_I1_O)        0.124    23.712 f  my_love/gmr[5][4][8]_i_12/O
                         net (fo=6, routed)           1.965    25.677    my_love/gmr[5][4][8]_i_12_n_0
    SLICE_X82Y94         LUT6 (Prop_lut6_I3_O)        0.124    25.801 r  my_love/gmr[2][1][8]_i_4/O
                         net (fo=1, routed)           0.159    25.960    my_love/gmr[2][1][8]_i_4_n_0
    SLICE_X82Y94         LUT6 (Prop_lut6_I2_O)        0.124    26.084 r  my_love/gmr[2][1][8]_i_1/O
                         net (fo=9, routed)           1.645    27.729    my_love/gmr[2][1][8]_i_1_n_0
    SLICE_X60Y96         FDRE                                         r  my_love/gmr_reg[2][1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.509    37.078    my_love/clk_out1
    SLICE_X60Y96         FDRE                                         r  my_love/gmr_reg[2][1][3]/C
                         clock pessimism              0.489    37.566    
                         clock uncertainty           -0.098    37.469    
    SLICE_X60Y96         FDRE (Setup_fdre_C_CE)      -0.169    37.300    my_love/gmr_reg[2][1][3]
  -------------------------------------------------------------------
                         required time                         37.300    
                         arrival time                         -27.729    
  -------------------------------------------------------------------
                         slack                                  9.571    

Slack (MET) :             9.571ns  (required time - arrival time)
  Source:                 my_love/row_counter_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/gmr_reg[2][1][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        30.018ns  (logic 2.990ns (9.961%)  route 27.028ns (90.039%))
  Logic Levels:           17  (LUT3=4 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 37.078 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.289ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.732    -2.289    my_love/clk_out1
    SLICE_X86Y93         FDRE                                         r  my_love/row_counter_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.833 r  my_love/row_counter_reg[0]_rep__2/Q
                         net (fo=104, routed)         3.895     2.061    my_love/row_counter_reg[0]_rep__2_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I4_O)        0.124     2.185 r  my_love/gmr[7][3][6]_i_17/O
                         net (fo=1, routed)           0.581     2.766    my_love/gmr[7][3][6]_i_17_n_0
    SLICE_X11Y124        LUT5 (Prop_lut5_I2_O)        0.124     2.890 r  my_love/gmr[7][3][6]_i_12/O
                         net (fo=7, routed)           1.860     4.750    my_love/gmr[7][3][6]_i_12_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I2_O)        0.124     4.874 f  my_love/gmr[3][7][6]_i_7/O
                         net (fo=1, routed)           0.920     5.794    my_love/gmr[3][7][6]_i_7_n_0
    SLICE_X56Y121        LUT5 (Prop_lut5_I4_O)        0.124     5.918 f  my_love/gmr[3][7][6]_i_2/O
                         net (fo=176, routed)         2.121     8.039    my_love/gmr[3][7][6]_i_2_n_0
    SLICE_X81Y132        LUT3 (Prop_lut3_I2_O)        0.124     8.163 r  my_love/min_ones_reg[3]_i_8/O
                         net (fo=6, routed)           2.362    10.526    my_love/min_ones_reg[3]_i_8_n_0
    SLICE_X56Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.650 r  my_love/min_ones_reg[3]_i_3/O
                         net (fo=85, routed)          1.830    12.480    my_love/number_of_ones_in_mask[3]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124    12.604 f  my_love/gmr[6][5][0]_i_24/O
                         net (fo=1, routed)           1.287    13.891    my_love/p_14_out
    SLICE_X53Y120        LUT5 (Prop_lut5_I4_O)        0.124    14.015 r  my_love/gmr[6][5][0]_i_17/O
                         net (fo=1, routed)           0.433    14.448    my_love/gmr[6][5][0]_i_17_n_0
    SLICE_X53Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  my_love/gmr[6][5][0]_i_15/O
                         net (fo=108, routed)         1.562    16.134    my_love/gmr[6][5][0]_i_15_n_0
    SLICE_X79Y114        LUT3 (Prop_lut3_I1_O)        0.118    16.252 f  my_love/gmr[0][4][0]_i_28/O
                         net (fo=5, routed)           0.875    17.127    my_love/gmr[0][4][0]_i_28_n_0
    SLICE_X77Y114        LUT3 (Prop_lut3_I1_O)        0.354    17.481 r  my_love/gmr[0][4][0]_i_10/O
                         net (fo=7, routed)           0.806    18.286    my_love/gmr[0][4][0]_i_10_n_0
    SLICE_X80Y114        LUT6 (Prop_lut6_I4_O)        0.326    18.612 r  my_love/gmr[3][2][8]_i_25/O
                         net (fo=121, routed)         0.974    19.586    my_love/gmr[3][2][8]_i_25_n_0
    SLICE_X72Y113        LUT3 (Prop_lut3_I0_O)        0.124    19.710 f  my_love/gmr[3][1][8]_i_17/O
                         net (fo=27, routed)          1.762    21.473    my_love/gmr[3][1][8]_i_17_n_0
    SLICE_X88Y94         LUT5 (Prop_lut5_I0_O)        0.124    21.597 r  my_love/gmr[0][4][8]_i_20/O
                         net (fo=121, routed)         1.991    23.588    my_love/gmr[0][4][8]_i_20_n_0
    SLICE_X66Y112        LUT4 (Prop_lut4_I1_O)        0.124    23.712 f  my_love/gmr[5][4][8]_i_12/O
                         net (fo=6, routed)           1.965    25.677    my_love/gmr[5][4][8]_i_12_n_0
    SLICE_X82Y94         LUT6 (Prop_lut6_I3_O)        0.124    25.801 r  my_love/gmr[2][1][8]_i_4/O
                         net (fo=1, routed)           0.159    25.960    my_love/gmr[2][1][8]_i_4_n_0
    SLICE_X82Y94         LUT6 (Prop_lut6_I2_O)        0.124    26.084 r  my_love/gmr[2][1][8]_i_1/O
                         net (fo=9, routed)           1.645    27.729    my_love/gmr[2][1][8]_i_1_n_0
    SLICE_X60Y96         FDRE                                         r  my_love/gmr_reg[2][1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.509    37.078    my_love/clk_out1
    SLICE_X60Y96         FDRE                                         r  my_love/gmr_reg[2][1][7]/C
                         clock pessimism              0.489    37.566    
                         clock uncertainty           -0.098    37.469    
    SLICE_X60Y96         FDRE (Setup_fdre_C_CE)      -0.169    37.300    my_love/gmr_reg[2][1][7]
  -------------------------------------------------------------------
                         required time                         37.300    
                         arrival time                         -27.729    
  -------------------------------------------------------------------
                         slack                                  9.571    

Slack (MET) :             9.578ns  (required time - arrival time)
  Source:                 my_love/row_counter_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/gmr_reg[6][7][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        29.867ns  (logic 3.348ns (11.210%)  route 26.519ns (88.790%))
  Logic Levels:           18  (LUT3=4 LUT4=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns = ( 37.048 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.289ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.732    -2.289    my_love/clk_out1
    SLICE_X86Y93         FDRE                                         r  my_love/row_counter_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.833 r  my_love/row_counter_reg[0]_rep__2/Q
                         net (fo=104, routed)         3.895     2.061    my_love/row_counter_reg[0]_rep__2_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I4_O)        0.124     2.185 r  my_love/gmr[7][3][6]_i_17/O
                         net (fo=1, routed)           0.581     2.766    my_love/gmr[7][3][6]_i_17_n_0
    SLICE_X11Y124        LUT5 (Prop_lut5_I2_O)        0.124     2.890 r  my_love/gmr[7][3][6]_i_12/O
                         net (fo=7, routed)           1.860     4.750    my_love/gmr[7][3][6]_i_12_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I2_O)        0.124     4.874 f  my_love/gmr[3][7][6]_i_7/O
                         net (fo=1, routed)           0.920     5.794    my_love/gmr[3][7][6]_i_7_n_0
    SLICE_X56Y121        LUT5 (Prop_lut5_I4_O)        0.124     5.918 f  my_love/gmr[3][7][6]_i_2/O
                         net (fo=176, routed)         2.121     8.039    my_love/gmr[3][7][6]_i_2_n_0
    SLICE_X81Y132        LUT3 (Prop_lut3_I2_O)        0.124     8.163 r  my_love/min_ones_reg[3]_i_8/O
                         net (fo=6, routed)           2.362    10.526    my_love/min_ones_reg[3]_i_8_n_0
    SLICE_X56Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.650 r  my_love/min_ones_reg[3]_i_3/O
                         net (fo=85, routed)          1.830    12.480    my_love/number_of_ones_in_mask[3]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124    12.604 f  my_love/gmr[6][5][0]_i_24/O
                         net (fo=1, routed)           1.287    13.891    my_love/p_14_out
    SLICE_X53Y120        LUT5 (Prop_lut5_I4_O)        0.124    14.015 r  my_love/gmr[6][5][0]_i_17/O
                         net (fo=1, routed)           0.433    14.448    my_love/gmr[6][5][0]_i_17_n_0
    SLICE_X53Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  my_love/gmr[6][5][0]_i_15/O
                         net (fo=108, routed)         1.562    16.134    my_love/gmr[6][5][0]_i_15_n_0
    SLICE_X79Y114        LUT3 (Prop_lut3_I1_O)        0.118    16.252 f  my_love/gmr[0][4][0]_i_28/O
                         net (fo=5, routed)           0.875    17.127    my_love/gmr[0][4][0]_i_28_n_0
    SLICE_X77Y114        LUT3 (Prop_lut3_I1_O)        0.354    17.481 r  my_love/gmr[0][4][0]_i_10/O
                         net (fo=7, routed)           0.806    18.286    my_love/gmr[0][4][0]_i_10_n_0
    SLICE_X80Y114        LUT6 (Prop_lut6_I4_O)        0.326    18.612 r  my_love/gmr[3][2][8]_i_25/O
                         net (fo=121, routed)         0.974    19.586    my_love/gmr[3][2][8]_i_25_n_0
    SLICE_X72Y113        LUT3 (Prop_lut3_I0_O)        0.124    19.710 f  my_love/gmr[3][1][8]_i_17/O
                         net (fo=27, routed)          1.684    21.394    my_love/gmr[3][1][8]_i_17_n_0
    SLICE_X85Y92         LUT5 (Prop_lut5_I1_O)        0.124    21.518 f  my_love/gmr[3][7][8]_i_3/O
                         net (fo=128, routed)         2.384    23.902    my_love/gmr[3][7][8]_i_3_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I0_O)        0.124    24.026 r  my_love/gmr[6][7][7]_i_6/O
                         net (fo=18, routed)          0.817    24.842    my_love/gmr[6][7][7]_i_6_n_0
    SLICE_X64Y121        LUT4 (Prop_lut4_I3_O)        0.150    24.992 f  my_love/gmr[6][7][8]_i_10/O
                         net (fo=3, routed)           0.778    25.770    my_love/gmr[6][7][8]_i_10_n_0
    SLICE_X67Y114        LUT6 (Prop_lut6_I5_O)        0.332    26.102 r  my_love/gmr[6][7][8]_i_4/O
                         net (fo=1, routed)           0.438    26.540    my_love/gmr[6][7][8]_i_4_n_0
    SLICE_X67Y117        LUT4 (Prop_lut4_I2_O)        0.124    26.664 r  my_love/gmr[6][7][8]_i_1/O
                         net (fo=9, routed)           0.913    27.577    my_love/gmr[6][7][8]_i_1_n_0
    SLICE_X63Y123        FDRE                                         r  my_love/gmr_reg[6][7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.480    37.048    my_love/clk_out1
    SLICE_X63Y123        FDRE                                         r  my_love/gmr_reg[6][7][3]/C
                         clock pessimism              0.410    37.458    
                         clock uncertainty           -0.098    37.360    
    SLICE_X63Y123        FDRE (Setup_fdre_C_CE)      -0.205    37.155    my_love/gmr_reg[6][7][3]
  -------------------------------------------------------------------
                         required time                         37.155    
                         arrival time                         -27.577    
  -------------------------------------------------------------------
                         slack                                  9.578    

Slack (MET) :             9.634ns  (required time - arrival time)
  Source:                 my_love/row_counter_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/gmr_reg[6][6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        30.103ns  (logic 3.466ns (11.514%)  route 26.637ns (88.486%))
  Logic Levels:           19  (LUT3=5 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 37.056 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.289ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.732    -2.289    my_love/clk_out1
    SLICE_X86Y93         FDRE                                         r  my_love/row_counter_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.833 r  my_love/row_counter_reg[0]_rep__2/Q
                         net (fo=104, routed)         3.895     2.061    my_love/row_counter_reg[0]_rep__2_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I4_O)        0.124     2.185 r  my_love/gmr[7][3][6]_i_17/O
                         net (fo=1, routed)           0.581     2.766    my_love/gmr[7][3][6]_i_17_n_0
    SLICE_X11Y124        LUT5 (Prop_lut5_I2_O)        0.124     2.890 r  my_love/gmr[7][3][6]_i_12/O
                         net (fo=7, routed)           1.860     4.750    my_love/gmr[7][3][6]_i_12_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I2_O)        0.124     4.874 f  my_love/gmr[3][7][6]_i_7/O
                         net (fo=1, routed)           0.920     5.794    my_love/gmr[3][7][6]_i_7_n_0
    SLICE_X56Y121        LUT5 (Prop_lut5_I4_O)        0.124     5.918 f  my_love/gmr[3][7][6]_i_2/O
                         net (fo=176, routed)         2.121     8.039    my_love/gmr[3][7][6]_i_2_n_0
    SLICE_X81Y132        LUT3 (Prop_lut3_I2_O)        0.124     8.163 r  my_love/min_ones_reg[3]_i_8/O
                         net (fo=6, routed)           2.362    10.526    my_love/min_ones_reg[3]_i_8_n_0
    SLICE_X56Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.650 r  my_love/min_ones_reg[3]_i_3/O
                         net (fo=85, routed)          1.830    12.480    my_love/number_of_ones_in_mask[3]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124    12.604 f  my_love/gmr[6][5][0]_i_24/O
                         net (fo=1, routed)           1.287    13.891    my_love/p_14_out
    SLICE_X53Y120        LUT5 (Prop_lut5_I4_O)        0.124    14.015 r  my_love/gmr[6][5][0]_i_17/O
                         net (fo=1, routed)           0.433    14.448    my_love/gmr[6][5][0]_i_17_n_0
    SLICE_X53Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  my_love/gmr[6][5][0]_i_15/O
                         net (fo=108, routed)         1.562    16.134    my_love/gmr[6][5][0]_i_15_n_0
    SLICE_X79Y114        LUT3 (Prop_lut3_I1_O)        0.118    16.252 f  my_love/gmr[0][4][0]_i_28/O
                         net (fo=5, routed)           0.875    17.127    my_love/gmr[0][4][0]_i_28_n_0
    SLICE_X77Y114        LUT3 (Prop_lut3_I1_O)        0.354    17.481 r  my_love/gmr[0][4][0]_i_10/O
                         net (fo=7, routed)           0.806    18.286    my_love/gmr[0][4][0]_i_10_n_0
    SLICE_X80Y114        LUT6 (Prop_lut6_I4_O)        0.326    18.612 r  my_love/gmr[3][2][8]_i_25/O
                         net (fo=121, routed)         0.974    19.586    my_love/gmr[3][2][8]_i_25_n_0
    SLICE_X72Y113        LUT3 (Prop_lut3_I0_O)        0.124    19.710 f  my_love/gmr[3][1][8]_i_17/O
                         net (fo=27, routed)          1.684    21.394    my_love/gmr[3][1][8]_i_17_n_0
    SLICE_X85Y92         LUT5 (Prop_lut5_I1_O)        0.124    21.518 f  my_love/gmr[3][7][8]_i_3/O
                         net (fo=128, routed)         1.768    23.286    my_love/gmr[3][7][8]_i_3_n_0
    SLICE_X61Y114        LUT6 (Prop_lut6_I0_O)        0.124    23.410 r  my_love/gmr[6][6][8]_i_12/O
                         net (fo=17, routed)          1.067    24.477    my_love/gmr[6][6][8]_i_12_n_0
    SLICE_X65Y112        LUT5 (Prop_lut5_I1_O)        0.124    24.601 f  my_love/gmr[6][6][6]_i_4/O
                         net (fo=7, routed)           1.298    25.899    my_love/gmr[6][6][6]_i_4_n_0
    SLICE_X72Y118        LUT3 (Prop_lut3_I0_O)        0.150    26.049 r  my_love/gmr[6][6][3]_i_6/O
                         net (fo=1, routed)           0.603    26.652    my_love/gmr[6][6][3]_i_6_n_0
    SLICE_X67Y114        LUT6 (Prop_lut6_I1_O)        0.326    26.978 r  my_love/gmr[6][6][3]_i_3/O
                         net (fo=5, routed)           0.712    27.689    my_love/gmr[6][6][3]_i_3_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I2_O)        0.124    27.813 r  my_love/gmr[6][6][3]_i_1/O
                         net (fo=1, routed)           0.000    27.813    my_love/gmr[6][6][3]_i_1_n_0
    SLICE_X60Y114        FDRE                                         r  my_love/gmr_reg[6][6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.488    37.056    my_love/clk_out1
    SLICE_X60Y114        FDRE                                         r  my_love/gmr_reg[6][6][3]/C
                         clock pessimism              0.410    37.466    
                         clock uncertainty           -0.098    37.368    
    SLICE_X60Y114        FDRE (Setup_fdre_C_D)        0.079    37.447    my_love/gmr_reg[6][6][3]
  -------------------------------------------------------------------
                         required time                         37.447    
                         arrival time                         -27.813    
  -------------------------------------------------------------------
                         slack                                  9.634    

Slack (MET) :             9.643ns  (required time - arrival time)
  Source:                 my_love/row_counter_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/gmr_reg[2][0][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        29.913ns  (logic 2.990ns (9.996%)  route 26.923ns (90.004%))
  Logic Levels:           17  (LUT3=4 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 37.081 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.289ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.732    -2.289    my_love/clk_out1
    SLICE_X86Y93         FDRE                                         r  my_love/row_counter_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.833 r  my_love/row_counter_reg[0]_rep__2/Q
                         net (fo=104, routed)         3.895     2.061    my_love/row_counter_reg[0]_rep__2_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I4_O)        0.124     2.185 r  my_love/gmr[7][3][6]_i_17/O
                         net (fo=1, routed)           0.581     2.766    my_love/gmr[7][3][6]_i_17_n_0
    SLICE_X11Y124        LUT5 (Prop_lut5_I2_O)        0.124     2.890 r  my_love/gmr[7][3][6]_i_12/O
                         net (fo=7, routed)           1.860     4.750    my_love/gmr[7][3][6]_i_12_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I2_O)        0.124     4.874 f  my_love/gmr[3][7][6]_i_7/O
                         net (fo=1, routed)           0.920     5.794    my_love/gmr[3][7][6]_i_7_n_0
    SLICE_X56Y121        LUT5 (Prop_lut5_I4_O)        0.124     5.918 f  my_love/gmr[3][7][6]_i_2/O
                         net (fo=176, routed)         2.121     8.039    my_love/gmr[3][7][6]_i_2_n_0
    SLICE_X81Y132        LUT3 (Prop_lut3_I2_O)        0.124     8.163 r  my_love/min_ones_reg[3]_i_8/O
                         net (fo=6, routed)           2.362    10.526    my_love/min_ones_reg[3]_i_8_n_0
    SLICE_X56Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.650 r  my_love/min_ones_reg[3]_i_3/O
                         net (fo=85, routed)          1.830    12.480    my_love/number_of_ones_in_mask[3]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124    12.604 f  my_love/gmr[6][5][0]_i_24/O
                         net (fo=1, routed)           1.287    13.891    my_love/p_14_out
    SLICE_X53Y120        LUT5 (Prop_lut5_I4_O)        0.124    14.015 r  my_love/gmr[6][5][0]_i_17/O
                         net (fo=1, routed)           0.433    14.448    my_love/gmr[6][5][0]_i_17_n_0
    SLICE_X53Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  my_love/gmr[6][5][0]_i_15/O
                         net (fo=108, routed)         1.562    16.134    my_love/gmr[6][5][0]_i_15_n_0
    SLICE_X79Y114        LUT3 (Prop_lut3_I1_O)        0.118    16.252 f  my_love/gmr[0][4][0]_i_28/O
                         net (fo=5, routed)           0.875    17.127    my_love/gmr[0][4][0]_i_28_n_0
    SLICE_X77Y114        LUT3 (Prop_lut3_I1_O)        0.354    17.481 r  my_love/gmr[0][4][0]_i_10/O
                         net (fo=7, routed)           0.806    18.286    my_love/gmr[0][4][0]_i_10_n_0
    SLICE_X80Y114        LUT6 (Prop_lut6_I4_O)        0.326    18.612 r  my_love/gmr[3][2][8]_i_25/O
                         net (fo=121, routed)         0.974    19.586    my_love/gmr[3][2][8]_i_25_n_0
    SLICE_X72Y113        LUT3 (Prop_lut3_I0_O)        0.124    19.710 f  my_love/gmr[3][1][8]_i_17/O
                         net (fo=27, routed)          1.762    21.473    my_love/gmr[3][1][8]_i_17_n_0
    SLICE_X88Y94         LUT5 (Prop_lut5_I0_O)        0.124    21.597 r  my_love/gmr[0][4][8]_i_20/O
                         net (fo=121, routed)         1.916    23.513    my_love/gmr[0][4][8]_i_20_n_0
    SLICE_X61Y111        LUT4 (Prop_lut4_I2_O)        0.124    23.637 f  my_love/gmr[2][3][8]_i_13/O
                         net (fo=8, routed)           1.934    25.571    my_love/gmr[2][3][8]_i_13_n_0
    SLICE_X82Y93         LUT6 (Prop_lut6_I3_O)        0.124    25.695 r  my_love/gmr[2][0][8]_i_3/O
                         net (fo=1, routed)           0.444    26.139    my_love/gmr[2][0][8]_i_3_n_0
    SLICE_X82Y93         LUT6 (Prop_lut6_I2_O)        0.124    26.263 r  my_love/gmr[2][0][8]_i_1/O
                         net (fo=9, routed)           1.361    27.624    my_love/gmr[2][0][8]_i_1_n_0
    SLICE_X64Y94         FDRE                                         r  my_love/gmr_reg[2][0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.512    37.081    my_love/clk_out1
    SLICE_X64Y94         FDRE                                         r  my_love/gmr_reg[2][0][6]/C
                         clock pessimism              0.489    37.569    
                         clock uncertainty           -0.098    37.472    
    SLICE_X64Y94         FDRE (Setup_fdre_C_CE)      -0.205    37.267    my_love/gmr_reg[2][0][6]
  -------------------------------------------------------------------
                         required time                         37.267    
                         arrival time                         -27.624    
  -------------------------------------------------------------------
                         slack                                  9.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 my_love/row_generator[3].col_generator[0].pvr_reg[3][0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/candidate_line_cols_reg_reg[3][1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.190ns (40.730%)  route 0.276ns (59.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.565    -0.849    my_love/clk_out1
    SLICE_X33Y106        FDRE                                         r  my_love/row_generator[3].col_generator[0].pvr_reg[3][0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.708 f  my_love/row_generator[3].col_generator[0].pvr_reg[3][0][5]/Q
                         net (fo=36, routed)          0.276    -0.431    my_love/row_generator[3].col_generator[0].pvr_reg[3][0]_50[5]
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.049    -0.382 r  my_love/candidate_line_cols_reg[3][1][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    my_love/get_exclusive_line_possibilities21_return[5]
    SLICE_X35Y99         FDRE                                         r  my_love/candidate_line_cols_reg_reg[3][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.842    -1.269    my_love/clk_out1
    SLICE_X35Y99         FDRE                                         r  my_love/candidate_line_cols_reg_reg[3][1][5]/C
                         clock pessimism              0.697    -0.572    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.107    -0.465    my_love/candidate_line_cols_reg_reg[3][1][5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 frame_parser_1/frame_transfer_1/read_data_sr_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.468%)  route 0.322ns (69.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.635    -0.778    frame_parser_1/frame_transfer_1/clk_out1
    SLICE_X65Y48         FDRE                                         r  frame_parser_1/frame_transfer_1/read_data_sr_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.637 r  frame_parser_1/frame_transfer_1/read_data_sr_reg[1][4]/Q
                         net (fo=6, routed)           0.322    -0.316    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y8          RAMB36E1                                     r  rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.951    -1.159    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.460    -0.700    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.404    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 y1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            y1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.744%)  route 0.260ns (58.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.565    -0.849    JB_IBUF__0[1]
    SLICE_X53Y51         FDRE                                         r  y1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  y1_reg[0]/Q
                         net (fo=15, routed)          0.260    -0.448    btnu_rise_1/y1_reg[6][0]
    SLICE_X51Y52         LUT6 (Prop_lut6_I2_O)        0.045    -0.403 r  btnu_rise_1/y1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.403    btnu_rise_1_n_11
    SLICE_X51Y52         FDRE                                         r  y1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.836    -1.275    JB_IBUF__0[1]
    SLICE_X51Y52         FDRE                                         r  y1_reg[2]/C
                         clock pessimism              0.692    -0.583    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.091    -0.492    y1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 my_love/row_generator[3].col_generator[0].pvr_reg[3][0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/candidate_line_cols_reg_reg[3][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.217%)  route 0.276ns (59.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.565    -0.849    my_love/clk_out1
    SLICE_X33Y106        FDRE                                         r  my_love/row_generator[3].col_generator[0].pvr_reg[3][0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  my_love/row_generator[3].col_generator[0].pvr_reg[3][0][5]/Q
                         net (fo=36, routed)          0.276    -0.431    my_love/row_generator[3].col_generator[0].pvr_reg[3][0]_50[5]
    SLICE_X35Y99         LUT5 (Prop_lut5_I3_O)        0.045    -0.386 r  my_love/candidate_line_cols_reg[3][0][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.386    my_love/get_exclusive_line_possibilities20_return[5]
    SLICE_X35Y99         FDRE                                         r  my_love/candidate_line_cols_reg_reg[3][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.842    -1.269    my_love/clk_out1
    SLICE_X35Y99         FDRE                                         r  my_love/candidate_line_cols_reg_reg[3][0][5]/C
                         clock pessimism              0.697    -0.572    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.092    -0.480    my_love/candidate_line_cols_reg_reg[3][0][5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 frame_parser_1/frame_transfer_1/read_data_sr_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.510%)  route 0.337ns (70.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    -0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.634    -0.779    frame_parser_1/frame_transfer_1/clk_out1
    SLICE_X65Y46         FDRE                                         r  frame_parser_1/frame_transfer_1/read_data_sr_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.638 r  frame_parser_1/frame_transfer_1/read_data_sr_reg[1][9]/Q
                         net (fo=6, routed)           0.337    -0.301    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y7          RAMB36E1                                     r  rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.949    -1.161    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.460    -0.702    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.406    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 my_love/row_generator[6].col_generator[0].pvr_reg[6][0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_love/row_generator[6].col_generator[0].pvr_prevs_reg[6][0][4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.932%)  route 0.292ns (61.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.599    -0.815    my_love/clk_out1
    SLICE_X0Y100         FDRE                                         r  my_love/row_generator[6].col_generator[0].pvr_reg[6][0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  my_love/row_generator[6].col_generator[0].pvr_reg[6][0][3]/Q
                         net (fo=33, routed)          0.292    -0.382    my_love/row_generator[6].col_generator[0].pvr_reg[6][0]_157[3]
    SLICE_X1Y93          LUT6 (Prop_lut6_I4_O)        0.045    -0.337 r  my_love/row_generator[6].col_generator[0].pvr_prevs[6][0][4][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    my_love/row_generator[6].col_generator[0].pvr_prevs[6][0][4][3]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  my_love/row_generator[6].col_generator[0].pvr_prevs_reg[6][0][4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.877    -1.234    my_love/clk_out1
    SLICE_X1Y93          FDRE                                         r  my_love/row_generator[6].col_generator[0].pvr_prevs_reg[6][0][4][3]/C
                         clock pessimism              0.697    -0.537    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.092    -0.445    my_love/row_generator[6].col_generator[0].pvr_prevs_reg[6][0][4][3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 frame_parser_1/div_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_parser_1/divider_1/divisor_copy_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.482%)  route 0.227ns (60.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.203ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.566    -0.848    frame_parser_1/clk_out1
    SLICE_X60Y55         FDRE                                         r  frame_parser_1/div_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.700 r  frame_parser_1/div_start_reg/Q
                         net (fo=56, routed)          0.227    -0.473    frame_parser_1/divider_1/div_start
    SLICE_X61Y49         FDRE                                         r  frame_parser_1/divider_1/divisor_copy_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.908    -1.203    frame_parser_1/divider_1/clk_out1
    SLICE_X61Y49         FDRE                                         r  frame_parser_1/divider_1/divisor_copy_reg[1]/C
                         clock pessimism              0.692    -0.511    
    SLICE_X61Y49         FDRE (Hold_fdre_C_R)        -0.071    -0.582    frame_parser_1/divider_1/divisor_copy_reg[1]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 frame_parser_1/div_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_parser_1/divider_1/divisor_copy_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.482%)  route 0.227ns (60.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.203ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.566    -0.848    frame_parser_1/clk_out1
    SLICE_X60Y55         FDRE                                         r  frame_parser_1/div_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.700 r  frame_parser_1/div_start_reg/Q
                         net (fo=56, routed)          0.227    -0.473    frame_parser_1/divider_1/div_start
    SLICE_X61Y49         FDRE                                         r  frame_parser_1/divider_1/divisor_copy_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.908    -1.203    frame_parser_1/divider_1/clk_out1
    SLICE_X61Y49         FDRE                                         r  frame_parser_1/divider_1/divisor_copy_reg[2]/C
                         clock pessimism              0.692    -0.511    
    SLICE_X61Y49         FDRE (Hold_fdre_C_R)        -0.071    -0.582    frame_parser_1/divider_1/divisor_copy_reg[2]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 frame_parser_1/div_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_parser_1/divider_1/divisor_copy_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.482%)  route 0.227ns (60.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.203ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.566    -0.848    frame_parser_1/clk_out1
    SLICE_X60Y55         FDRE                                         r  frame_parser_1/div_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.700 r  frame_parser_1/div_start_reg/Q
                         net (fo=56, routed)          0.227    -0.473    frame_parser_1/divider_1/div_start
    SLICE_X61Y49         FDRE                                         r  frame_parser_1/divider_1/divisor_copy_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.908    -1.203    frame_parser_1/divider_1/clk_out1
    SLICE_X61Y49         FDRE                                         r  frame_parser_1/divider_1/divisor_copy_reg[4]/C
                         clock pessimism              0.692    -0.511    
    SLICE_X61Y49         FDRE (Hold_fdre_C_R)        -0.071    -0.582    frame_parser_1/divider_1/divisor_copy_reg[4]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 frame_parser_1/div_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_parser_1/divider_1/divisor_copy_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.482%)  route 0.227ns (60.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.203ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.566    -0.848    frame_parser_1/clk_out1
    SLICE_X60Y55         FDRE                                         r  frame_parser_1/div_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.700 r  frame_parser_1/div_start_reg/Q
                         net (fo=56, routed)          0.227    -0.473    frame_parser_1/divider_1/div_start
    SLICE_X61Y49         FDRE                                         r  frame_parser_1/divider_1/divisor_copy_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.908    -1.203    frame_parser_1/divider_1/clk_out1
    SLICE_X61Y49         FDRE                                         r  frame_parser_1/divider_1/divisor_copy_reg[5]/C
                         clock pessimism              0.692    -0.511    
    SLICE_X61Y49         FDRE (Hold_fdre_C_R)        -0.071    -0.582    frame_parser_1/divider_1/divisor_copy_reg[5]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_clk_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y0      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y1      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y8      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y2      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y9      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y3      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X76Y64     reset_reg_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X70Y56     video_playback_1/blank_delay_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X76Y64     reset_reg_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X70Y56     video_playback_1/blank_delay_reg_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y182    my_love/row_generator[7].col_generator[8].pvr_prevs_reg[7][8][0][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y182    my_love/row_generator[7].col_generator[8].pvr_prevs_reg[7][8][0][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y186    my_love/row_generator[7].col_generator[8].pvr_prevs_reg[7][8][11][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y186    my_love/row_generator[7].col_generator[8].pvr_prevs_reg[7][8][11][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y186    my_love/row_generator[7].col_generator[8].pvr_prevs_reg[7][8][11][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y185    my_love/row_generator[7].col_generator[8].pvr_prevs_reg[7][8][12][0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X76Y64     reset_reg_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X76Y64     reset_reg_reg[3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X70Y56     video_playback_1/blank_delay_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X70Y56     video_playback_1/blank_delay_reg_srl2/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X70Y8      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_88_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y50     frame_parser_1/rescale_start_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y53     frame_parser_1/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y51     frame_parser_1/state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y74      my_love/row_generator[5].col_generator[1].pvr_prevs_reg[5][1][13][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y66     my_love/row_generator[5].col_generator[1].pvr_prevs_reg[5][1][13][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_clk
  To Clock:  clkfbout_video_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_clk_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   video_clk_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_sys
  To Clock:  clk_out1_video_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.897ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnr/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.971ns  (logic 0.642ns (32.568%)  route 1.329ns (67.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 37.170 - 40.000 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 34.282 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.801    34.282    reset_1/CLK_100M
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.518    34.800 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.528    35.328    reset_1/p_0_in
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.124    35.452 r  reset_1/count[0]_i_1__2/O
                         net (fo=20, routed)          0.802    36.254    deb_btnr/sr_reg[15]
    SLICE_X87Y70         FDRE                                         r  deb_btnr/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.601    37.170    deb_btnr/clk_out1
    SLICE_X87Y70         FDRE                                         r  deb_btnr/count_reg[12]/C
                         clock pessimism              0.000    37.170    
                         clock uncertainty           -0.202    36.968    
    SLICE_X87Y70         FDRE (Setup_fdre_C_R)       -0.429    36.539    deb_btnr/count_reg[12]
  -------------------------------------------------------------------
                         required time                         36.539    
                         arrival time                         -36.254    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnr/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.971ns  (logic 0.642ns (32.568%)  route 1.329ns (67.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 37.170 - 40.000 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 34.282 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.801    34.282    reset_1/CLK_100M
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.518    34.800 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.528    35.328    reset_1/p_0_in
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.124    35.452 r  reset_1/count[0]_i_1__2/O
                         net (fo=20, routed)          0.802    36.254    deb_btnr/sr_reg[15]
    SLICE_X87Y70         FDRE                                         r  deb_btnr/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.601    37.170    deb_btnr/clk_out1
    SLICE_X87Y70         FDRE                                         r  deb_btnr/count_reg[13]/C
                         clock pessimism              0.000    37.170    
                         clock uncertainty           -0.202    36.968    
    SLICE_X87Y70         FDRE (Setup_fdre_C_R)       -0.429    36.539    deb_btnr/count_reg[13]
  -------------------------------------------------------------------
                         required time                         36.539    
                         arrival time                         -36.254    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnr/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.971ns  (logic 0.642ns (32.568%)  route 1.329ns (67.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 37.170 - 40.000 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 34.282 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.801    34.282    reset_1/CLK_100M
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.518    34.800 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.528    35.328    reset_1/p_0_in
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.124    35.452 r  reset_1/count[0]_i_1__2/O
                         net (fo=20, routed)          0.802    36.254    deb_btnr/sr_reg[15]
    SLICE_X87Y70         FDRE                                         r  deb_btnr/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.601    37.170    deb_btnr/clk_out1
    SLICE_X87Y70         FDRE                                         r  deb_btnr/count_reg[14]/C
                         clock pessimism              0.000    37.170    
                         clock uncertainty           -0.202    36.968    
    SLICE_X87Y70         FDRE (Setup_fdre_C_R)       -0.429    36.539    deb_btnr/count_reg[14]
  -------------------------------------------------------------------
                         required time                         36.539    
                         arrival time                         -36.254    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnr/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.971ns  (logic 0.642ns (32.568%)  route 1.329ns (67.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 37.170 - 40.000 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 34.282 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.801    34.282    reset_1/CLK_100M
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.518    34.800 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.528    35.328    reset_1/p_0_in
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.124    35.452 r  reset_1/count[0]_i_1__2/O
                         net (fo=20, routed)          0.802    36.254    deb_btnr/sr_reg[15]
    SLICE_X87Y70         FDRE                                         r  deb_btnr/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.601    37.170    deb_btnr/clk_out1
    SLICE_X87Y70         FDRE                                         r  deb_btnr/count_reg[15]/C
                         clock pessimism              0.000    37.170    
                         clock uncertainty           -0.202    36.968    
    SLICE_X87Y70         FDRE (Setup_fdre_C_R)       -0.429    36.539    deb_btnr/count_reg[15]
  -------------------------------------------------------------------
                         required time                         36.539    
                         arrival time                         -36.254    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnr/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.945ns  (logic 0.642ns (33.006%)  route 1.303ns (66.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 37.170 - 40.000 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 34.282 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.801    34.282    reset_1/CLK_100M
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.518    34.800 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.528    35.328    reset_1/p_0_in
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.124    35.452 r  reset_1/count[0]_i_1__2/O
                         net (fo=20, routed)          0.775    36.227    deb_btnr/sr_reg[15]
    SLICE_X87Y69         FDRE                                         r  deb_btnr/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.601    37.170    deb_btnr/clk_out1
    SLICE_X87Y69         FDRE                                         r  deb_btnr/count_reg[10]/C
                         clock pessimism              0.000    37.170    
                         clock uncertainty           -0.202    36.968    
    SLICE_X87Y69         FDRE (Setup_fdre_C_R)       -0.429    36.539    deb_btnr/count_reg[10]
  -------------------------------------------------------------------
                         required time                         36.539    
                         arrival time                         -36.227    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnr/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.945ns  (logic 0.642ns (33.006%)  route 1.303ns (66.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 37.170 - 40.000 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 34.282 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.801    34.282    reset_1/CLK_100M
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.518    34.800 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.528    35.328    reset_1/p_0_in
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.124    35.452 r  reset_1/count[0]_i_1__2/O
                         net (fo=20, routed)          0.775    36.227    deb_btnr/sr_reg[15]
    SLICE_X87Y69         FDRE                                         r  deb_btnr/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.601    37.170    deb_btnr/clk_out1
    SLICE_X87Y69         FDRE                                         r  deb_btnr/count_reg[11]/C
                         clock pessimism              0.000    37.170    
                         clock uncertainty           -0.202    36.968    
    SLICE_X87Y69         FDRE (Setup_fdre_C_R)       -0.429    36.539    deb_btnr/count_reg[11]
  -------------------------------------------------------------------
                         required time                         36.539    
                         arrival time                         -36.227    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnr/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.945ns  (logic 0.642ns (33.006%)  route 1.303ns (66.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 37.170 - 40.000 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 34.282 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.801    34.282    reset_1/CLK_100M
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.518    34.800 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.528    35.328    reset_1/p_0_in
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.124    35.452 r  reset_1/count[0]_i_1__2/O
                         net (fo=20, routed)          0.775    36.227    deb_btnr/sr_reg[15]
    SLICE_X87Y69         FDRE                                         r  deb_btnr/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.601    37.170    deb_btnr/clk_out1
    SLICE_X87Y69         FDRE                                         r  deb_btnr/count_reg[8]/C
                         clock pessimism              0.000    37.170    
                         clock uncertainty           -0.202    36.968    
    SLICE_X87Y69         FDRE (Setup_fdre_C_R)       -0.429    36.539    deb_btnr/count_reg[8]
  -------------------------------------------------------------------
                         required time                         36.539    
                         arrival time                         -36.227    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnr/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.945ns  (logic 0.642ns (33.006%)  route 1.303ns (66.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 37.170 - 40.000 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 34.282 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.801    34.282    reset_1/CLK_100M
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.518    34.800 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.528    35.328    reset_1/p_0_in
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.124    35.452 r  reset_1/count[0]_i_1__2/O
                         net (fo=20, routed)          0.775    36.227    deb_btnr/sr_reg[15]
    SLICE_X87Y69         FDRE                                         r  deb_btnr/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.601    37.170    deb_btnr/clk_out1
    SLICE_X87Y69         FDRE                                         r  deb_btnr/count_reg[9]/C
                         clock pessimism              0.000    37.170    
                         clock uncertainty           -0.202    36.968    
    SLICE_X87Y69         FDRE (Setup_fdre_C_R)       -0.429    36.539    deb_btnr/count_reg[9]
  -------------------------------------------------------------------
                         required time                         36.539    
                         arrival time                         -36.227    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnr/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.893ns  (logic 0.642ns (33.921%)  route 1.251ns (66.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns = ( 37.171 - 40.000 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 34.282 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.801    34.282    reset_1/CLK_100M
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.518    34.800 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.528    35.328    reset_1/p_0_in
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.124    35.452 r  reset_1/count[0]_i_1__2/O
                         net (fo=20, routed)          0.723    36.175    deb_btnr/sr_reg[15]
    SLICE_X87Y68         FDRE                                         r  deb_btnr/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.602    37.171    deb_btnr/clk_out1
    SLICE_X87Y68         FDRE                                         r  deb_btnr/count_reg[4]/C
                         clock pessimism              0.000    37.171    
                         clock uncertainty           -0.202    36.969    
    SLICE_X87Y68         FDRE (Setup_fdre_C_R)       -0.429    36.540    deb_btnr/count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.540    
                         arrival time                         -36.175    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnr/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.893ns  (logic 0.642ns (33.921%)  route 1.251ns (66.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns = ( 37.171 - 40.000 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 34.282 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.801    34.282    reset_1/CLK_100M
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.518    34.800 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.528    35.328    reset_1/p_0_in
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.124    35.452 r  reset_1/count[0]_i_1__2/O
                         net (fo=20, routed)          0.723    36.175    deb_btnr/sr_reg[15]
    SLICE_X87Y68         FDRE                                         r  deb_btnr/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       1.602    37.171    deb_btnr/clk_out1
    SLICE_X87Y68         FDRE                                         r  deb_btnr/count_reg[5]/C
                         clock pessimism              0.000    37.171    
                         clock uncertainty           -0.202    36.969    
    SLICE_X87Y68         FDRE (Setup_fdre_C_R)       -0.429    36.540    deb_btnr/count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.540    
                         arrival time                         -36.175    
  -------------------------------------------------------------------
                         slack                                  0.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.897ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnu/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.209ns (40.466%)  route 0.307ns (59.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.205     1.454    reset_1/CLK_100M
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164     1.618 r  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.307     1.926    deb_btnu/p_0_in
    SLICE_X84Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.971 r  deb_btnu/clean_i_1__1/O
                         net (fo=1, routed)           0.000     1.971    deb_btnu/clean_i_1__1_n_0
    SLICE_X84Y74         FDRE                                         r  deb_btnu/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.862    -1.249    deb_btnu/clk_out1
    SLICE_X84Y74         FDRE                                         r  deb_btnu/clean_reg/C
                         clock pessimism              0.000    -1.249    
                         clock uncertainty            0.202    -1.047    
    SLICE_X84Y74         FDRE (Hold_fdre_C_D)         0.121    -0.926    deb_btnu/clean_reg
  -------------------------------------------------------------------
                         required time                          0.926    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.899ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.388%)  route 0.308ns (59.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.205     1.454    reset_1/CLK_100M
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164     1.618 r  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.308     1.927    deb_btnl/p_0_in
    SLICE_X84Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.972 r  deb_btnl/clean_i_1__0/O
                         net (fo=1, routed)           0.000     1.972    deb_btnl/clean_i_1__0_n_0
    SLICE_X84Y74         FDRE                                         r  deb_btnl/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.862    -1.249    deb_btnl/clk_out1
    SLICE_X84Y74         FDRE                                         r  deb_btnl/clean_reg/C
                         clock pessimism              0.000    -1.249    
                         clock uncertainty            0.202    -1.047    
    SLICE_X84Y74         FDRE (Hold_fdre_C_D)         0.120    -0.927    deb_btnl/clean_reg
  -------------------------------------------------------------------
                         required time                          0.927    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             3.002ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.849%)  route 0.303ns (59.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.205     1.454    reset_1/CLK_100M
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164     1.618 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.162     1.780    reset_1/p_0_in
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.045     1.825 r  reset_1/count[0]_i_1__3/O
                         net (fo=20, routed)          0.140     1.966    deb_btnl/sr_reg[15]
    SLICE_X88Y73         FDRE                                         r  deb_btnl/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.864    -1.247    deb_btnl/clk_out1
    SLICE_X88Y73         FDRE                                         r  deb_btnl/count_reg[16]/C
                         clock pessimism              0.000    -1.247    
                         clock uncertainty            0.202    -1.045    
    SLICE_X88Y73         FDRE (Hold_fdre_C_R)         0.009    -1.036    deb_btnl/count_reg[16]
  -------------------------------------------------------------------
                         required time                          1.036    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.002ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.849%)  route 0.303ns (59.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.205     1.454    reset_1/CLK_100M
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164     1.618 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.162     1.780    reset_1/p_0_in
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.045     1.825 r  reset_1/count[0]_i_1__3/O
                         net (fo=20, routed)          0.140     1.966    deb_btnl/sr_reg[15]
    SLICE_X88Y73         FDRE                                         r  deb_btnl/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.864    -1.247    deb_btnl/clk_out1
    SLICE_X88Y73         FDRE                                         r  deb_btnl/count_reg[17]/C
                         clock pessimism              0.000    -1.247    
                         clock uncertainty            0.202    -1.045    
    SLICE_X88Y73         FDRE (Hold_fdre_C_R)         0.009    -1.036    deb_btnl/count_reg[17]
  -------------------------------------------------------------------
                         required time                          1.036    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.002ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.849%)  route 0.303ns (59.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.205     1.454    reset_1/CLK_100M
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164     1.618 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.162     1.780    reset_1/p_0_in
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.045     1.825 r  reset_1/count[0]_i_1__3/O
                         net (fo=20, routed)          0.140     1.966    deb_btnl/sr_reg[15]
    SLICE_X88Y73         FDRE                                         r  deb_btnl/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.864    -1.247    deb_btnl/clk_out1
    SLICE_X88Y73         FDRE                                         r  deb_btnl/count_reg[18]/C
                         clock pessimism              0.000    -1.247    
                         clock uncertainty            0.202    -1.045    
    SLICE_X88Y73         FDRE (Hold_fdre_C_R)         0.009    -1.036    deb_btnl/count_reg[18]
  -------------------------------------------------------------------
                         required time                          1.036    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.002ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.849%)  route 0.303ns (59.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.205     1.454    reset_1/CLK_100M
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164     1.618 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.162     1.780    reset_1/p_0_in
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.045     1.825 r  reset_1/count[0]_i_1__3/O
                         net (fo=20, routed)          0.140     1.966    deb_btnl/sr_reg[15]
    SLICE_X88Y73         FDRE                                         r  deb_btnl/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.864    -1.247    deb_btnl/clk_out1
    SLICE_X88Y73         FDRE                                         r  deb_btnl/count_reg[19]/C
                         clock pessimism              0.000    -1.247    
                         clock uncertainty            0.202    -1.045    
    SLICE_X88Y73         FDRE (Hold_fdre_C_R)         0.009    -1.036    deb_btnl/count_reg[19]
  -------------------------------------------------------------------
                         required time                          1.036    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.018ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc_held/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.039%)  route 0.405ns (65.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.205     1.454    reset_1/CLK_100M
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164     1.618 r  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.405     2.023    deb_btnc_held/p_0_in
    SLICE_X83Y70         LUT6 (Prop_lut6_I0_O)        0.045     2.068 r  deb_btnc_held/clean_i_1__4/O
                         net (fo=1, routed)           0.000     2.068    deb_btnc_held/clean_i_1__4_n_0
    SLICE_X83Y70         FDRE                                         r  deb_btnc_held/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.867    -1.244    deb_btnc_held/clk_out1
    SLICE_X83Y70         FDRE                                         r  deb_btnc_held/clean_reg/C
                         clock pessimism              0.000    -1.244    
                         clock uncertainty            0.202    -1.042    
    SLICE_X83Y70         FDRE (Hold_fdre_C_D)         0.092    -0.950    deb_btnc_held/clean_reg
  -------------------------------------------------------------------
                         required time                          0.950    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.020ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.209ns (33.983%)  route 0.406ns (66.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.205     1.454    reset_1/CLK_100M
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164     1.618 r  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.406     2.024    deb_btnc/p_0_in
    SLICE_X83Y70         LUT6 (Prop_lut6_I0_O)        0.045     2.069 r  deb_btnc/clean_i_1/O
                         net (fo=1, routed)           0.000     2.069    deb_btnc/clean_i_1_n_0
    SLICE_X83Y70         FDRE                                         r  deb_btnc/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.867    -1.244    deb_btnc/clk_out1
    SLICE_X83Y70         FDRE                                         r  deb_btnc/clean_reg/C
                         clock pessimism              0.000    -1.244    
                         clock uncertainty            0.202    -1.042    
    SLICE_X83Y70         FDRE (Hold_fdre_C_D)         0.091    -0.951    deb_btnc/clean_reg
  -------------------------------------------------------------------
                         required time                          0.951    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.064ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.320%)  route 0.366ns (63.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.205     1.454    reset_1/CLK_100M
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164     1.618 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.162     1.780    reset_1/p_0_in
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.045     1.825 r  reset_1/count[0]_i_1__3/O
                         net (fo=20, routed)          0.204     2.030    deb_btnl/sr_reg[15]
    SLICE_X88Y72         FDRE                                         r  deb_btnl/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.866    -1.245    deb_btnl/clk_out1
    SLICE_X88Y72         FDRE                                         r  deb_btnl/count_reg[12]/C
                         clock pessimism              0.000    -1.245    
                         clock uncertainty            0.202    -1.043    
    SLICE_X88Y72         FDRE (Hold_fdre_C_R)         0.009    -1.034    deb_btnl/count_reg[12]
  -------------------------------------------------------------------
                         required time                          1.034    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.320%)  route 0.366ns (63.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.205     1.454    reset_1/CLK_100M
    SLICE_X88Y74         FDRE                                         r  reset_1/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164     1.618 f  reset_1/sr_reg[15]/Q
                         net (fo=11, routed)          0.162     1.780    reset_1/p_0_in
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.045     1.825 r  reset_1/count[0]_i_1__3/O
                         net (fo=20, routed)          0.204     2.030    deb_btnl/sr_reg[15]
    SLICE_X88Y72         FDRE                                         r  deb_btnl/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=16820, routed)       0.866    -1.245    deb_btnl/clk_out1
    SLICE_X88Y72         FDRE                                         r  deb_btnl/count_reg[13]/C
                         clock pessimism              0.000    -1.245    
                         clock uncertainty            0.202    -1.043    
    SLICE_X88Y72         FDRE (Hold_fdre_C_R)         0.009    -1.034    deb_btnl/count_reg[13]
  -------------------------------------------------------------------
                         required time                          1.034    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  3.064    





