(librepcb_symbol bc68be5a-3874-401d-8add-da9dcbf42c32
 (name "AND2_s")
 (description "And2 gate")
 (keywords "digital,logic,and")
 (author "ouabacheDesignWorks")
 (version "0.1")
 (created 2019-08-04T17:26:23Z)
 (deprecated false)
 (category 8e4af7b5-cbff-4409-9698-f2b545218075)
 (pin bdfd12b7-fd42-44e6-a987-ecd0dc236047 (name "A")
  (position -7.62 2.54) (rotation 0.0) (length 2.54)
 )
 (pin 613a105e-d626-4af2-97a6-9927ec84a69c (name "B")
  (position -7.62 -2.54) (rotation 0.0) (length 2.54)
 )
 (pin 17a19491-06ef-453d-9ef9-b7528cd3b333 (name "OUT")
  (position 7.62 0.0) (rotation 180.0) (length 2.54)
 )
 (polygon 3818355f-caaf-461e-b70a-8f32cc18f144 (layer sym_outlines)
  (width 0.254) (fill false) (grab_area true)
  (vertex (position -5.08 4.1275) (angle 0.0))
  (vertex (position 0.975 4.1275) (angle -180.0))
  (vertex (position 0.975 -4.1275) (angle 0.0))
  (vertex (position -5.08 -4.1275) (angle 0.0))
  (vertex (position -5.05 4.1275) (angle 0.0))
 )
 (text 39e5eb84-b326-4bd1-8d6b-e4c0bf3b2849 (layer sym_values) (value "{{VALUE}}")
  (align left bottom) (height 2.54) (position -5.08 -7.62) (rotation 0.0)
 )
 (text b433886d-aff0-4fdc-b4fb-2bffc1001e3a (layer sym_names) (value "{{NAME}}")
  (align left bottom) (height 2.54) (position -5.08 5.08) (rotation 0.0)
 )
)
