<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="47" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions,Library,Library/Basic Functions/On Chip Memory,Project" />
 <window width="1280" height="800" x="0" y="0" />
 <generation greybox="0" synthesis="VHDL" path="_PROJECT_NAME_/ram_memory" />
</preferences>
