Analysis & Synthesis report for OOO_CPU
Sat Dec 28 14:38:29 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Dec 28 14:38:29 2024              ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; OOO_CPU                                        ;
; Top-level Entity Name              ; OOO_CPU                                        ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
; UFM blocks                         ; N/A until Partition Merge                      ;
; ADC blocks                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; OOO_CPU            ; OOO_CPU            ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sat Dec 28 14:38:20 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off OOO_CPU -c OOO_CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /github repos/josdc-silicore/ssooo/alu.v
    Info (12023): Found entity 1: ALU File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /github repos/josdc-silicore/ssooo/alu_oper.v
    Info (12023): Found entity 1: ALU_OPER File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ALU_OPER.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /github repos/josdc-silicore/ssooo/ooo_cpu.v
    Info (12023): Found entity 1: OOO_CPU File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/OOO_CPU.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /github repos/josdc-silicore/ssooo/ooo_cpu_sim.v
    Info (12023): Found entity 1: OOO_CPU_Sim File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/OOO_CPU_Sim.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /github repos/josdc-silicore/ssooo/pc_register.v
    Info (12023): Found entity 1: PC_register File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/PC_register.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at OOO_CPU.v(208): created implicit net for "FU_Branch_Decision" File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/OOO_CPU.v Line: 208
Info (12127): Elaborating entity "OOO_CPU" for the top level hierarchy
Info (12128): Elaborating entity "PC_register" for hierarchy "PC_register:pcreg" File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/OOO_CPU.v Line: 130
Warning (12125): Using design file /github repos/josdc-silicore/ssooo/instruction queue/instq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: InstQ File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 1
Info (12128): Elaborating entity "InstQ" for hierarchy "InstQ:instq" File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/OOO_CPU.v Line: 146
Warning (10030): Net "InstMem.data_a" at instq.v(14) has no driver or initial value, using a default initial value '0' File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 14
Warning (10030): Net "InstMem.waddr_a" at instq.v(14) has no driver or initial value, using a default initial value '0' File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 14
Warning (10030): Net "InstMem.we_a" at instq.v(14) has no driver or initial value, using a default initial value '0' File: d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v Line: 14
Warning (12125): Using design file /github repos/josdc-silicore/ssooo/register file/regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: RegFile File: d:/github repos/josdc-silicore/ssooo/register file/regfile.v Line: 2
Info (12128): Elaborating entity "RegFile" for hierarchy "RegFile:regfile" File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/OOO_CPU.v Line: 184
Warning (10240): Verilog HDL Always Construct warning at regfile.v(46): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: d:/github repos/josdc-silicore/ssooo/register file/regfile.v Line: 46
Warning (10240): Verilog HDL Always Construct warning at regfile.v(62): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct File: d:/github repos/josdc-silicore/ssooo/register file/regfile.v Line: 62
Warning (12125): Using design file /github repos/josdc-silicore/ssooo/reorder buffer/rob.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ROB File: d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v Line: 13
Info (12128): Elaborating entity "ROB" for hierarchy "ROB:rob" File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/OOO_CPU.v Line: 237
Warning (10230): Verilog HDL assignment warning at rob.v(112): truncated value with size 32 to match size of target (5) File: d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v Line: 112
Warning (10240): Verilog HDL Always Construct warning at rob.v(110): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v Line: 110
Error (10200): Verilog HDL Conditional Statement error at rob.v(164): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct File: d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v Line: 164
Warning (10230): Verilog HDL assignment warning at rob.v(185): truncated value with size 32 to match size of target (5) File: d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v Line: 185
Error (10119): Verilog HDL Loop Statement error at rob.v(185): loop with non-constant loop condition must terminate within 250 iterations File: d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at rob.v(155): inferring latch(es) for variable "Start_Index", which holds its previous value in one or more paths through the always construct File: d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v Line: 155
Warning (10240): Verilog HDL Always Construct warning at rob.v(155): inferring latch(es) for variable "k", which holds its previous value in one or more paths through the always construct File: d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v Line: 155
Error (12152): Can't elaborate user hierarchy "ROB:rob" File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/OOO_CPU.v Line: 237
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 15 warnings
    Error: Peak virtual memory: 4749 megabytes
    Error: Processing ended: Sat Dec 28 14:38:29 2024
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:20


