{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670121805585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670121805585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 04 10:43:25 2022 " "Processing started: Sun Dec 04 10:43:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670121805585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670121805585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670121805585 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670121805974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/single_port_ram_128x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/single_port_ram_128x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_128x8 " "Found entity 1: single_port_ram_128x8" {  } { { "design/single_port_ram_128x8.sv" "" { Text "D:/code/Program_sv/HW10_class/design/single_port_ram_128x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670121806133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670121806133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/program_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/program_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Rom " "Found entity 1: Program_Rom" {  } { { "design/Program_Rom.sv" "" { Text "D:/code/Program_sv/HW10_class/design/Program_Rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670121806135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670121806135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/cpu_seven_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/cpu_seven_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_seven_seg " "Found entity 1: cpu_seven_seg" {  } { { "design/cpu_seven_seg.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu_seven_seg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670121806147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670121806147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rom_hw7.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rom_hw7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_hw7 " "Found entity 1: ROM_hw7" {  } { { "design/ROM_hw7.sv" "" { Text "D:/code/Program_sv/HW10_class/design/ROM_hw7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670121806155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670121806155 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seven_seg_decoder.sv(25) " "Verilog HDL warning at seven_seg_decoder.sv(25): extended using \"x\" or \"z\"" {  } { { "design/seven_seg_decoder.sv" "" { Text "D:/code/Program_sv/HW10_class/design/seven_seg_decoder.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1670121806157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/seven_seg_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/seven_seg_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "design/seven_seg_decoder.sv" "" { Text "D:/code/Program_sv/HW10_class/design/seven_seg_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670121806157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670121806157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "design/ROM.sv" "" { Text "D:/code/Program_sv/HW10_class/design/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670121806168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670121806168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670121806170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670121806170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/alu_seven_seg_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/alu_seven_seg_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_seven_seg_decoder " "Found entity 1: ALU_seven_seg_decoder" {  } { { "design/ALU_seven_seg_decoder.sv" "" { Text "D:/code/Program_sv/HW10_class/design/ALU_seven_seg_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670121806175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670121806175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/alu_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/alu_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_4bit " "Found entity 1: ALU_4bit" {  } { { "design/ALU_4bit.sv" "" { Text "D:/code/Program_sv/HW10_class/design/ALU_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670121806179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670121806179 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "design/sub_8bit.sv " "Can't analyze file -- file design/sub_8bit.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1670121806182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/mcu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670121806184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670121806184 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "design/adder_8bit.sv " "Can't analyze file -- file design/adder_8bit.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1670121806186 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d cpu.sv(61) " "Verilog HDL Implicit Net warning at cpu.sv(61): created implicit net for \"d\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806186 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluout_zero cpu.sv(124) " "Verilog HDL Implicit Net warning at cpu.sv(124): created implicit net for \"aluout_zero\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806186 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "movlw cpu.sv(181) " "Verilog HDL Implicit Net warning at cpu.sv(181): created implicit net for \"movlw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806187 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addlw cpu.sv(182) " "Verilog HDL Implicit Net warning at cpu.sv(182): created implicit net for \"addlw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806187 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sublw cpu.sv(183) " "Verilog HDL Implicit Net warning at cpu.sv(183): created implicit net for \"sublw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806187 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andlw cpu.sv(184) " "Verilog HDL Implicit Net warning at cpu.sv(184): created implicit net for \"andlw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806187 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iorlw cpu.sv(185) " "Verilog HDL Implicit Net warning at cpu.sv(185): created implicit net for \"iorlw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806187 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorlw cpu.sv(186) " "Verilog HDL Implicit Net warning at cpu.sv(186): created implicit net for \"xorlw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806187 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addwf cpu.sv(188) " "Verilog HDL Implicit Net warning at cpu.sv(188): created implicit net for \"addwf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806187 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andwf cpu.sv(189) " "Verilog HDL Implicit Net warning at cpu.sv(189): created implicit net for \"andwf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806187 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clrf cpu.sv(190) " "Verilog HDL Implicit Net warning at cpu.sv(190): created implicit net for \"clrf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806187 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clrw cpu.sv(191) " "Verilog HDL Implicit Net warning at cpu.sv(191): created implicit net for \"clrw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 191 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806187 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "comf cpu.sv(192) " "Verilog HDL Implicit Net warning at cpu.sv(192): created implicit net for \"comf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806187 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "decf cpu.sv(193) " "Verilog HDL Implicit Net warning at cpu.sv(193): created implicit net for \"decf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 193 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806187 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "goto cpu.sv(194) " "Verilog HDL Implicit Net warning at cpu.sv(194): created implicit net for \"goto\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806187 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "incf cpu.sv(196) " "Verilog HDL Implicit Net warning at cpu.sv(196): created implicit net for \"incf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 196 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806187 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iorwf cpu.sv(197) " "Verilog HDL Implicit Net warning at cpu.sv(197): created implicit net for \"iorwf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 197 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806187 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subwf cpu.sv(198) " "Verilog HDL Implicit Net warning at cpu.sv(198): created implicit net for \"subwf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 198 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806187 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorwf cpu.sv(199) " "Verilog HDL Implicit Net warning at cpu.sv(199): created implicit net for \"xorwf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 199 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806187 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "movf cpu.sv(200) " "Verilog HDL Implicit Net warning at cpu.sv(200): created implicit net for \"movf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 200 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806188 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "movwf cpu.sv(201) " "Verilog HDL Implicit Net warning at cpu.sv(201): created implicit net for \"movwf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 201 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806188 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bcf cpu.sv(203) " "Verilog HDL Implicit Net warning at cpu.sv(203): created implicit net for \"bcf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806188 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bsf cpu.sv(204) " "Verilog HDL Implicit Net warning at cpu.sv(204): created implicit net for \"bsf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806188 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc cpu.sv(205) " "Verilog HDL Implicit Net warning at cpu.sv(205): created implicit net for \"btfsc\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806188 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfss cpu.sv(206) " "Verilog HDL Implicit Net warning at cpu.sv(206): created implicit net for \"btfss\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 206 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806188 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "decfsz cpu.sv(207) " "Verilog HDL Implicit Net warning at cpu.sv(207): created implicit net for \"decfsz\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 207 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806188 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "incfsz cpu.sv(208) " "Verilog HDL Implicit Net warning at cpu.sv(208): created implicit net for \"incfsz\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806188 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_skip_bit cpu.sv(212) " "Verilog HDL Implicit Net warning at cpu.sv(212): created implicit net for \"btfsc_skip_bit\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 212 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806188 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfss_skip_bit cpu.sv(213) " "Verilog HDL Implicit Net warning at cpu.sv(213): created implicit net for \"btfss_skip_bit\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 213 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806188 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_btfss_skip_bit cpu.sv(214) " "Verilog HDL Implicit Net warning at cpu.sv(214): created implicit net for \"btfsc_btfss_skip_bit\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 214 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670121806188 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu " "Elaborating entity \"mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670121806349 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 mcu.sv(12) " "Output port \"HEX0\" at mcu.sv(12) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/mcu.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1670121806535 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 mcu.sv(13) " "Output port \"HEX1\" at mcu.sv(13) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/mcu.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1670121806535 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mcu.sv(14) " "Output port \"HEX2\" at mcu.sv(14) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/mcu.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1670121806535 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mcu.sv(15) " "Output port \"HEX3\" at mcu.sv(15) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/mcu.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1670121806535 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[9..8\] mcu.sv(18) " "Output port \"LED\[9..8\]\" at mcu.sv(18) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/mcu.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1670121806535 "|mcu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu_test " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu_test\"" {  } { { "design/mcu.sv" "cpu_test" { Text "D:/code/Program_sv/HW10_class/design/mcu.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670121806536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cpu.sv(23) " "Verilog HDL assignment warning at cpu.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670121806540 "|mcu|cpu:cpu_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.sv(151) " "Verilog HDL assignment warning at cpu.sv(151): truncated value with size 32 to match size of target (8)" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670121806542 "|mcu|cpu:cpu_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.sv(152) " "Verilog HDL assignment warning at cpu.sv(152): truncated value with size 32 to match size of target (8)" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670121806543 "|mcu|cpu:cpu_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Rom cpu:cpu_test\|Program_Rom:ROM_unit " "Elaborating entity \"Program_Rom\" for hierarchy \"cpu:cpu_test\|Program_Rom:ROM_unit\"" {  } { { "design/cpu.sv" "ROM_unit" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670121806590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram_128x8 cpu:cpu_test\|single_port_ram_128x8:RAM_unit " "Elaborating entity \"single_port_ram_128x8\" for hierarchy \"cpu:cpu_test\|single_port_ram_128x8:RAM_unit\"" {  } { { "design/cpu.sv" "RAM_unit" { Text "D:/code/Program_sv/HW10_class/design/cpu.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670121806599 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram36 single_port_ram_128x8.sv(23) " "Verilog HDL or VHDL warning at single_port_ram_128x8.sv(23): object \"ram36\" assigned a value but never read" {  } { { "design/single_port_ram_128x8.sv" "" { Text "D:/code/Program_sv/HW10_class/design/single_port_ram_128x8.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1670121806600 "|mcu|cpu:cpu_test|single_port_ram_128x8:RAM_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram37 single_port_ram_128x8.sv(24) " "Verilog HDL or VHDL warning at single_port_ram_128x8.sv(24): object \"ram37\" assigned a value but never read" {  } { { "design/single_port_ram_128x8.sv" "" { Text "D:/code/Program_sv/HW10_class/design/single_port_ram_128x8.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1670121806600 "|mcu|cpu:cpu_test|single_port_ram_128x8:RAM_unit"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code/Program_sv/HW10_class/output_files/mcu.map.smsg " "Generated suppressed messages file D:/code/Program_sv/HW10_class/output_files/mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1670121806914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670121806925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 04 10:43:26 2022 " "Processing ended: Sun Dec 04 10:43:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670121806925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670121806925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670121806925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670121806925 ""}
