<dec f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='686' type='const llvm::TargetRegisterClass * llvm::MachineRegisterInfo::constrainRegClass(unsigned int Reg, const llvm::TargetRegisterClass * RC, unsigned int MinNumRegs = 0)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='675'>/// constrainRegClass - Constrain the register class of the specified virtual
  /// register to be a common subclass of RC and the current register class,
  /// but only if the new class has at least MinNumRegs registers.  Return the
  /// new register class, or NULL if no such class exists.
  /// This should only be used when the constraint is known to be trivial, like
  /// GR32 -&gt; GR32_NOSP. Beware of increasing register pressure.
  ///
  /// \note Assumes that the register has a register class assigned.
  /// Use RegisterBankInfo::constrainGenericRegister in GlobalISel&apos;s
  /// InstructionSelect pass and constrainRegAttrs in every other pass,
  /// including non-select passes of GlobalISel, instead.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='133' u='c' c='_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='504' u='c' c='_ZN4llvm17MachineBasicBlock9addLiveInEtPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='1397' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase12EliminateCSEEPN4llvm12MachineInstrERNS1_16DenseMapIteratorIjSt6vectorIPKS2_SaIS7_EENS1_12DenseMapInfoIjEENS1_6deta15360484'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3124' u='c' c='_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723'/>
<def f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='84' ll='89' type='const llvm::TargetRegisterClass * llvm::MachineRegisterInfo::constrainRegClass(unsigned int Reg, const llvm::TargetRegisterClass * RC, unsigned int MinNumRegs = 0)'/>
<use f='llvm/llvm/lib/CodeGen/OptimizePHIs.cpp' l='181' u='c' c='_ZN12_GLOBAL__N_112OptimizePHIs10OptimizeBBERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='581' u='c' c='_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeExtInstrERN4llvm12MachineInstrERNS1_17MachineBasicBlockERNS1_15SmallPtrSetImplIPS2_EE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='840' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='2036' u='c' c='_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='2244' u='c' c='_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='318' u='c' c='_ZN4llvm12InstrEmitter18AddRegisterOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6deta14602242'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='458' u='c' c='_ZN4llvm12InstrEmitter18ConstrainForSubRegEjjNS_3MVTEbRKNS_8DebugLocE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='529' u='c' c='_ZN4llvm16SelectionDAGISel20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/TailDuplicator.cpp' l='241' u='c' c='_ZN4llvm14TailDuplicator22tailDuplicateAndUpdateEbPNS_17MachineBasicBlockES2_PNS_15SmallVectorImplIS2_EEPNS_12function_refIFvS2_EEE'/>
<use f='llvm/llvm/lib/CodeGen/TailDuplicator.cpp' l='418' u='c' c='_ZN4llvm14TailDuplicator20duplicateInstructionEPNS_12MachineInstrEPNS_17MachineBasicBlockES4_RNS_8DenseMapIjNS_15TargetInstrInfo13RegSubRegPairENS_12D1188598'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='809' u='c' c='_ZNK4llvm15TargetInstrInfo14reassociateOpsERNS_12MachineInstrES2_NS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12Dense2920997'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='811' u='c' c='_ZNK4llvm15TargetInstrInfo14reassociateOpsERNS_12MachineInstrES2_NS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12Dense2920997'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='813' u='c' c='_ZNK4llvm15TargetInstrInfo14reassociateOpsERNS_12MachineInstrES2_NS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12Dense2920997'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='815' u='c' c='_ZNK4llvm15TargetInstrInfo14reassociateOpsERNS_12MachineInstrES2_NS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12Dense2920997'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='817' u='c' c='_ZNK4llvm15TargetInstrInfo14reassociateOpsERNS_12MachineInstrES2_NS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12Dense2920997'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='1491' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='1606' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj'/>
<use f='llvm/llvm/lib/CodeGen/UnreachableBlockElim.cpp' l='179' u='c' c='_ZN12_GLOBAL__N_127UnreachableMachineBlockElim20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp' l='643' u='c' c='_ZN12_GLOBAL__N_111SSACCmpConv7convertERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp' l='690' u='c' c='_ZN12_GLOBAL__N_111SSACCmpConv7convertERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp' l='693' u='c' c='_ZN12_GLOBAL__N_111SSACCmpConv7convertERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='665' u='c' c='_ZNK4llvm16AArch64InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRef1393206'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='666' u='c' c='_ZNK4llvm16AArch64InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRef1393206'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1079' u='c' c='_ZL21UpdateOperandRegClassRN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='3942' u='c' c='_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='3944' u='c' c='_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='3946' u='c' c='_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='3948' u='c' c='_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='4008' u='c' c='_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='4010' u='c' c='_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='4012' u='c' c='_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='4014' u='c' c='_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='642' u='c' c='_ZN12_GLOBAL__N_114A15SDOptimizer16runOnInstructionEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2120' u='c' c='_ZNK4llvm16ARMBaseInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2324' u='c' c='_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt13RescheduleOpsEPN4llvm17MachineBasicBlockERNS1_15SmallVectorImplIPNS1_12MachineInstrEEEjbRNS1_8DenseMapIS6_8386297'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2325' u='c' c='_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt13RescheduleOpsEPN4llvm17MachineBasicBlockERNS1_15SmallVectorImplIPNS1_12MachineInstrEEEjbRNS1_8DenseMapIS6_8386297'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp' l='510' u='c' c='_ZNK4llvm14LanaiInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXFMAMutate.cpp' l='236' u='c' c='_ZN12_GLOBAL__N_115PPCVSXFMAMutate12processBlockERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='676' u='c' c='_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRjRbRS3_PNS_13LiveVariablesE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4448' u='c' c='_ZL27updateOperandRegConstraintsRN4llvm15MachineFunctionERNS_12MachineInstrERKNS_15TargetInstrInfoE'/>
