$date
	Sun Oct 23 08:53:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#226749
b10101 !
1"
#226750
b10101 &
b10101 %
1$
#226751
0"
#226754
b1000000 &
b1000000 %
#226758
b100000 &
b100000 %
#226762
b10000 &
b10000 %
#226766
b1000 &
b1000 %
#226770
b100 &
b100 %
#226774
b10 &
b10 %
#226778
b1 &
b1 %
1#
#226782
b0 &
0#
b0 %
0$
#1240950
b11110 &
b11110 %
1$
b11110 !
1"
#1240951
0"
#1240954
b1111 &
b1111 %
#1240958
b101110 &
b101110 %
#1240962
b10111 &
b10111 %
#1240966
b1000110 &
b1000110 %
#1240970
b100011 &
b100011 %
#1240974
b1101010 &
b1101010 %
#1240978
b110101 &
b110101 %
#1240982
b10100000 &
b10100000 %
#1240986
b1010000 &
b1010000 %
#1240990
b101000 &
b101000 %
#1240994
b10100 &
b10100 %
#1240998
b1010 &
b1010 %
#1241002
b101 &
b101 %
#1241006
b10000 &
b10000 %
#1241010
b1000 &
b1000 %
#1241014
b100 &
b100 %
#1241018
b10 &
b10 %
#1241022
b1 &
1#
b1 %
#1241026
b0 &
b0 %
0#
0$
#2254573
b100 !
1"
#2254574
b100 &
b100 %
1$
#2254575
0"
#2254578
b10 &
b10 %
#2254582
b1 &
1#
b1 %
#2254586
b0 &
b0 %
0#
0$
#4500012
