$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  4 # A [3:0] $end
  $var wire  4 $ B [3:0] $end
  $var wire  1 ) C $end
  $var wire  1 ( O $end
  $var wire  4 & S [3:0] $end
  $var wire  1 ' Z $end
  $var wire  3 % shamt [2:0] $end
  $scope module top $end
   $var wire  4 # A [3:0] $end
   $var wire  4 $ B [3:0] $end
   $var wire  1 ) C $end
   $var wire  1 ( O $end
   $var wire  4 & S [3:0] $end
   $var wire  1 ' Z $end
   $var wire  3 % shamt [2:0] $end
   $scope module u_alu $end
    $var wire  4 # A [3:0] $end
    $var wire  3 , ALU_ADD [2:0] $end
    $var wire  3 / ALU_AND [2:0] $end
    $var wire  3 3 ALU_EQU [2:0] $end
    $var wire  3 . ALU_NOT [2:0] $end
    $var wire  3 0 ALU_OR [2:0] $end
    $var wire  3 2 ALU_SLT [2:0] $end
    $var wire  3 - ALU_SUB [2:0] $end
    $var wire  3 1 ALU_XOR [2:0] $end
    $var wire  4 $ B [3:0] $end
    $var wire  1 ) C $end
    $var wire  1 ( O $end
    $var wire  4 & S [3:0] $end
    $var wire  1 ' Z $end
    $var wire  4 * com_B [3:0] $end
    $var wire  3 % shamt [2:0] $end
    $var wire  4 + sum [3:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


