# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab4s_part1_v1.srcs/sources_1/imports/Desktop/lab4s_part1.vhd" \
"../../../../lab4s_part1_v1.srcs/sources_1/imports/Desktop/lab4s_part1_tb.vhd" \

# Do not sort compile order
nosort
