# Use this RISC-V Core Verilog netlist and testbench for functional simulation experiment.
