// Seed: 1402354437
module module_0 (
    output wor id_0,
    input supply1 id_1
);
  assign id_0 = 1;
  module_2(
      id_0, id_1, id_1
  );
  wire id_3;
  wire id_4;
  tri1 id_5 = 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    input uwire id_2,
    output wor id_3,
    input wor id_4,
    output tri0 id_5
);
  wire id_7;
  module_0(
      id_3, id_2
  );
endmodule
module module_2 (
    output tri1 id_0,
    input tri0 id_1,
    input supply1 id_2
);
  wire id_4;
endmodule
