// Seed: 3544422214
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    input wand id_2,
    input uwire id_3,
    input tri0 id_4,
    output wire id_5,
    output tri1 id_6,
    input uwire id_7,
    input supply0 id_8,
    input supply1 id_9,
    output tri1 id_10
);
  assign id_1 = id_9;
  wire id_12, id_13;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    output uwire id_2,
    input tri1 id_3,
    input tri0 id_4,
    input supply0 id_5
);
  assign id_2 = 1;
  assign id_0 = 1;
  module_0(
      id_2, id_0, id_3, id_1, id_1, id_2, id_2, id_4, id_3, id_5, id_0
  );
endmodule
