Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Dec 13 15:41:07 2024
| Host         : thinkpad-e14 running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mandelbrot_top_timing_summary_routed.rpt -pb mandelbrot_top_timing_summary_routed.pb -rpx mandelbrot_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mandelbrot_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-1     Warning           Asynchronous driver check                           287         
TIMING-16  Warning           Large setup violation                               102         
TIMING-18  Warning           Missing input or output delay                       13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.704     -486.342                    103                  919        0.104        0.000                      0                  919        2.000        0.000                       0                   260  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
i_clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0      {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0      {0.000 4.000}        8.000           125.000         
sys_clk_pin               {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0           -0.179       -0.179                      1                  797        0.104        0.000                      0                  797        6.167        0.000                       0                   222  
  clkfbout_clk_wiz_0                                                                                                                                                        6.751        0.000                       0                     2  
sys_clk_pin                     0.783        0.000                      0                   64        0.152        0.000                      0                   64        3.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin              -5.704     -486.163                    102                  102        0.285        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_wiz_0/inst/clk_in1
  To Clock:  i_clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.179ns,  Total Violation       -0.179ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.179ns  (required time - arrival time)
  Source:                 i_mandelbrot/ZNORMxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/ZNORMxDP_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.387ns  (logic 7.465ns (55.763%)  route 5.922ns (44.237%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 18.461 - 13.333 ) 
    Source Clock Delay      (SCD):    5.678ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806     1.806    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.794     5.678    i_mandelbrot/clk_out1
    SLICE_X94Y13         FDPE                                         r  i_mandelbrot/ZNORMxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y13         FDPE (Prop_fdpe_C_Q)         0.518     6.196 r  i_mandelbrot/ZNORMxDP_reg[17]/Q
                         net (fo=2, routed)           0.752     6.948    i_mandelbrot/ZNORMxDP[17]
    SLICE_X93Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.072 r  i_mandelbrot/WExS2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.072    i_mandelbrot/WExS2_carry_i_5_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.604 f  i_mandelbrot/WExS2_carry/CO[3]
                         net (fo=2, routed)           0.678     8.282    i_mandelbrot/WExS21_in
    SLICE_X92Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.406 f  i_mandelbrot/ITERxDP[6]_i_3/O
                         net (fo=81, routed)          0.705     9.111    i_mandelbrot/WExS1__4
    SLICE_X99Y13         LUT3 (Prop_lut3_I2_O)        0.124     9.235 f  i_mandelbrot/CRExDP[18]_i_2/O
                         net (fo=32, routed)          0.707     9.942    i_mandelbrot/CRExDP[18]_i_2_n_0
    SLICE_X98Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.066 r  i_mandelbrot/CRExDP[18]_i_1/O
                         net (fo=45, routed)          1.038    11.104    i_mandelbrot/CRExDP[18]_i_1_n_0
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      3.841    14.945 r  i_mandelbrot/p_1_out__0/P[0]
                         net (fo=2, routed)           0.996    15.941    i_mandelbrot/p_1_out__0_n_105
    SLICE_X94Y0          LUT2 (Prop_lut2_I0_O)        0.124    16.065 r  i_mandelbrot/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    16.065    i_mandelbrot/i__carry_i_4__2_n_0
    SLICE_X94Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.578 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.578    i_mandelbrot/SIGNED_IN_inferred__1/i__carry_n_0
    SLICE_X94Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.695 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.695    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__0_n_0
    SLICE_X94Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.812 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.812    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__1_n_0
    SLICE_X94Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.929 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.929    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__2_n_0
    SLICE_X94Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.046 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.046    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__3_n_0
    SLICE_X94Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.163 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.163    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__4_n_0
    SLICE_X94Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.280 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.280    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__5_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.397 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    17.397    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__6_n_0
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.712 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__7/O[3]
                         net (fo=1, routed)           0.572    18.284    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__7_n_4
    SLICE_X94Y11         LUT3 (Prop_lut3_I2_O)        0.307    18.591 r  i_mandelbrot/ZNORMxDP[21]_i_1/O
                         net (fo=1, routed)           0.474    19.065    i_mandelbrot/ZNORMxDN[21]
    SLICE_X94Y14         FDCE                                         r  i_mandelbrot/ZNORMxDP_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612    14.946    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.029 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.754    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.845 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.616    18.461    i_mandelbrot/clk_out1
    SLICE_X94Y14         FDCE                                         r  i_mandelbrot/ZNORMxDP_reg[21]/C
                         clock pessimism              0.525    18.986    
                         clock uncertainty           -0.070    18.917    
    SLICE_X94Y14         FDCE (Setup_fdce_C_D)       -0.031    18.886    i_mandelbrot/ZNORMxDP_reg[21]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                         -19.065    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 i_mandelbrot/ZNORMxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/ZNORMxDP_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.146ns  (logic 7.409ns (56.359%)  route 5.737ns (43.641%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 18.461 - 13.333 ) 
    Source Clock Delay      (SCD):    5.678ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806     1.806    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.794     5.678    i_mandelbrot/clk_out1
    SLICE_X94Y13         FDPE                                         r  i_mandelbrot/ZNORMxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y13         FDPE (Prop_fdpe_C_Q)         0.518     6.196 r  i_mandelbrot/ZNORMxDP_reg[17]/Q
                         net (fo=2, routed)           0.752     6.948    i_mandelbrot/ZNORMxDP[17]
    SLICE_X93Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.072 r  i_mandelbrot/WExS2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.072    i_mandelbrot/WExS2_carry_i_5_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.604 f  i_mandelbrot/WExS2_carry/CO[3]
                         net (fo=2, routed)           0.678     8.282    i_mandelbrot/WExS21_in
    SLICE_X92Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.406 f  i_mandelbrot/ITERxDP[6]_i_3/O
                         net (fo=81, routed)          0.705     9.111    i_mandelbrot/WExS1__4
    SLICE_X99Y13         LUT3 (Prop_lut3_I2_O)        0.124     9.235 f  i_mandelbrot/CRExDP[18]_i_2/O
                         net (fo=32, routed)          0.707     9.942    i_mandelbrot/CRExDP[18]_i_2_n_0
    SLICE_X98Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.066 r  i_mandelbrot/CRExDP[18]_i_1/O
                         net (fo=45, routed)          1.038    11.104    i_mandelbrot/CRExDP[18]_i_1_n_0
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      3.841    14.945 r  i_mandelbrot/p_1_out__0/P[0]
                         net (fo=2, routed)           0.996    15.941    i_mandelbrot/p_1_out__0_n_105
    SLICE_X94Y0          LUT2 (Prop_lut2_I0_O)        0.124    16.065 r  i_mandelbrot/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    16.065    i_mandelbrot/i__carry_i_4__2_n_0
    SLICE_X94Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.578 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.578    i_mandelbrot/SIGNED_IN_inferred__1/i__carry_n_0
    SLICE_X94Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.695 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.695    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__0_n_0
    SLICE_X94Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.812 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.812    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__1_n_0
    SLICE_X94Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.929 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.929    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__2_n_0
    SLICE_X94Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.046 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.046    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__3_n_0
    SLICE_X94Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.163 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.163    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__4_n_0
    SLICE_X94Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.280 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.280    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__5_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.397 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    17.397    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__6_n_0
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.636 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__7/O[2]
                         net (fo=1, routed)           0.861    18.497    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__7_n_5
    SLICE_X94Y13         LUT3 (Prop_lut3_I2_O)        0.327    18.824 r  i_mandelbrot/ZNORMxDP[20]_i_1/O
                         net (fo=1, routed)           0.000    18.824    i_mandelbrot/ZNORMxDN[20]
    SLICE_X94Y13         FDPE                                         r  i_mandelbrot/ZNORMxDP_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612    14.946    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.029 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.754    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.845 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.616    18.461    i_mandelbrot/clk_out1
    SLICE_X94Y13         FDPE                                         r  i_mandelbrot/ZNORMxDP_reg[20]/C
                         clock pessimism              0.550    19.011    
                         clock uncertainty           -0.070    18.942    
    SLICE_X94Y13         FDPE (Setup_fdpe_C_D)        0.118    19.060    i_mandelbrot/ZNORMxDP_reg[20]
  -------------------------------------------------------------------
                         required time                         19.060    
                         arrival time                         -18.824    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 i_mandelbrot/ZNORMxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/ZNORMxDP_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.140ns  (logic 7.383ns (56.187%)  route 5.757ns (43.813%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 18.461 - 13.333 ) 
    Source Clock Delay      (SCD):    5.678ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806     1.806    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.794     5.678    i_mandelbrot/clk_out1
    SLICE_X94Y13         FDPE                                         r  i_mandelbrot/ZNORMxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y13         FDPE (Prop_fdpe_C_Q)         0.518     6.196 r  i_mandelbrot/ZNORMxDP_reg[17]/Q
                         net (fo=2, routed)           0.752     6.948    i_mandelbrot/ZNORMxDP[17]
    SLICE_X93Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.072 r  i_mandelbrot/WExS2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.072    i_mandelbrot/WExS2_carry_i_5_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.604 f  i_mandelbrot/WExS2_carry/CO[3]
                         net (fo=2, routed)           0.678     8.282    i_mandelbrot/WExS21_in
    SLICE_X92Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.406 f  i_mandelbrot/ITERxDP[6]_i_3/O
                         net (fo=81, routed)          0.705     9.111    i_mandelbrot/WExS1__4
    SLICE_X99Y13         LUT3 (Prop_lut3_I2_O)        0.124     9.235 f  i_mandelbrot/CRExDP[18]_i_2/O
                         net (fo=32, routed)          0.707     9.942    i_mandelbrot/CRExDP[18]_i_2_n_0
    SLICE_X98Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.066 r  i_mandelbrot/CRExDP[18]_i_1/O
                         net (fo=45, routed)          1.038    11.104    i_mandelbrot/CRExDP[18]_i_1_n_0
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      3.841    14.945 r  i_mandelbrot/p_1_out__0/P[0]
                         net (fo=2, routed)           0.996    15.941    i_mandelbrot/p_1_out__0_n_105
    SLICE_X94Y0          LUT2 (Prop_lut2_I0_O)        0.124    16.065 r  i_mandelbrot/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    16.065    i_mandelbrot/i__carry_i_4__2_n_0
    SLICE_X94Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.578 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.578    i_mandelbrot/SIGNED_IN_inferred__1/i__carry_n_0
    SLICE_X94Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.695 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.695    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__0_n_0
    SLICE_X94Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.812 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.812    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__1_n_0
    SLICE_X94Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.929 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.929    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__2_n_0
    SLICE_X94Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.046 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.046    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__3_n_0
    SLICE_X94Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.163 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.163    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__4_n_0
    SLICE_X94Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.280 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.280    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__5_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.397 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    17.397    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__6_n_0
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.616 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__7/O[0]
                         net (fo=1, routed)           0.881    18.497    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__7_n_7
    SLICE_X94Y13         LUT3 (Prop_lut3_I2_O)        0.321    18.818 r  i_mandelbrot/ZNORMxDP[18]_i_1/O
                         net (fo=1, routed)           0.000    18.818    i_mandelbrot/ZNORMxDN[18]
    SLICE_X94Y13         FDCE                                         r  i_mandelbrot/ZNORMxDP_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612    14.946    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.029 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.754    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.845 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.616    18.461    i_mandelbrot/clk_out1
    SLICE_X94Y13         FDCE                                         r  i_mandelbrot/ZNORMxDP_reg[18]/C
                         clock pessimism              0.550    19.011    
                         clock uncertainty           -0.070    18.942    
    SLICE_X94Y13         FDCE (Setup_fdce_C_D)        0.118    19.060    i_mandelbrot/ZNORMxDP_reg[18]
  -------------------------------------------------------------------
                         required time                         19.060    
                         arrival time                         -18.818    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 i_mandelbrot/ZNORMxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/ZNORMxDP_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.118ns  (logic 7.503ns (57.196%)  route 5.615ns (42.804%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 18.461 - 13.333 ) 
    Source Clock Delay      (SCD):    5.678ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806     1.806    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.794     5.678    i_mandelbrot/clk_out1
    SLICE_X94Y13         FDPE                                         r  i_mandelbrot/ZNORMxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y13         FDPE (Prop_fdpe_C_Q)         0.518     6.196 r  i_mandelbrot/ZNORMxDP_reg[17]/Q
                         net (fo=2, routed)           0.752     6.948    i_mandelbrot/ZNORMxDP[17]
    SLICE_X93Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.072 r  i_mandelbrot/WExS2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.072    i_mandelbrot/WExS2_carry_i_5_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.604 f  i_mandelbrot/WExS2_carry/CO[3]
                         net (fo=2, routed)           0.678     8.282    i_mandelbrot/WExS21_in
    SLICE_X92Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.406 f  i_mandelbrot/ITERxDP[6]_i_3/O
                         net (fo=81, routed)          0.705     9.111    i_mandelbrot/WExS1__4
    SLICE_X99Y13         LUT3 (Prop_lut3_I2_O)        0.124     9.235 f  i_mandelbrot/CRExDP[18]_i_2/O
                         net (fo=32, routed)          0.707     9.942    i_mandelbrot/CRExDP[18]_i_2_n_0
    SLICE_X98Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.066 r  i_mandelbrot/CRExDP[18]_i_1/O
                         net (fo=45, routed)          1.038    11.104    i_mandelbrot/CRExDP[18]_i_1_n_0
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      3.841    14.945 r  i_mandelbrot/p_1_out__0/P[0]
                         net (fo=2, routed)           0.996    15.941    i_mandelbrot/p_1_out__0_n_105
    SLICE_X94Y0          LUT2 (Prop_lut2_I0_O)        0.124    16.065 r  i_mandelbrot/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    16.065    i_mandelbrot/i__carry_i_4__2_n_0
    SLICE_X94Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.578 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.578    i_mandelbrot/SIGNED_IN_inferred__1/i__carry_n_0
    SLICE_X94Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.695 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.695    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__0_n_0
    SLICE_X94Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.812 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.812    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__1_n_0
    SLICE_X94Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.929 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.929    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__2_n_0
    SLICE_X94Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.046 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.046    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__3_n_0
    SLICE_X94Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.163 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.163    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__4_n_0
    SLICE_X94Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.280 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.280    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__5_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.397 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    17.397    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__6_n_0
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.514 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    17.514    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__7_n_0
    SLICE_X94Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.733 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__8/O[0]
                         net (fo=1, routed)           0.739    18.472    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__8_n_7
    SLICE_X94Y13         LUT3 (Prop_lut3_I2_O)        0.324    18.796 r  i_mandelbrot/ZNORMxDP[22]_i_1/O
                         net (fo=1, routed)           0.000    18.796    i_mandelbrot/ZNORMxDN[22]
    SLICE_X94Y13         FDCE                                         r  i_mandelbrot/ZNORMxDP_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612    14.946    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.029 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.754    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.845 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.616    18.461    i_mandelbrot/clk_out1
    SLICE_X94Y13         FDCE                                         r  i_mandelbrot/ZNORMxDP_reg[22]/C
                         clock pessimism              0.550    19.011    
                         clock uncertainty           -0.070    18.942    
    SLICE_X94Y13         FDCE (Setup_fdce_C_D)        0.118    19.060    i_mandelbrot/ZNORMxDP_reg[22]
  -------------------------------------------------------------------
                         required time                         19.060    
                         arrival time                         -18.796    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 i_mandelbrot/ZNORMxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/ZNORMxDP_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.080ns  (logic 7.348ns (56.177%)  route 5.732ns (43.823%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 18.461 - 13.333 ) 
    Source Clock Delay      (SCD):    5.678ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806     1.806    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.794     5.678    i_mandelbrot/clk_out1
    SLICE_X94Y13         FDPE                                         r  i_mandelbrot/ZNORMxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y13         FDPE (Prop_fdpe_C_Q)         0.518     6.196 r  i_mandelbrot/ZNORMxDP_reg[17]/Q
                         net (fo=2, routed)           0.752     6.948    i_mandelbrot/ZNORMxDP[17]
    SLICE_X93Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.072 r  i_mandelbrot/WExS2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.072    i_mandelbrot/WExS2_carry_i_5_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.604 f  i_mandelbrot/WExS2_carry/CO[3]
                         net (fo=2, routed)           0.678     8.282    i_mandelbrot/WExS21_in
    SLICE_X92Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.406 f  i_mandelbrot/ITERxDP[6]_i_3/O
                         net (fo=81, routed)          0.705     9.111    i_mandelbrot/WExS1__4
    SLICE_X99Y13         LUT3 (Prop_lut3_I2_O)        0.124     9.235 f  i_mandelbrot/CRExDP[18]_i_2/O
                         net (fo=32, routed)          0.707     9.942    i_mandelbrot/CRExDP[18]_i_2_n_0
    SLICE_X98Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.066 r  i_mandelbrot/CRExDP[18]_i_1/O
                         net (fo=45, routed)          1.038    11.104    i_mandelbrot/CRExDP[18]_i_1_n_0
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      3.841    14.945 r  i_mandelbrot/p_1_out__0/P[0]
                         net (fo=2, routed)           0.996    15.941    i_mandelbrot/p_1_out__0_n_105
    SLICE_X94Y0          LUT2 (Prop_lut2_I0_O)        0.124    16.065 r  i_mandelbrot/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    16.065    i_mandelbrot/i__carry_i_4__2_n_0
    SLICE_X94Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.578 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.578    i_mandelbrot/SIGNED_IN_inferred__1/i__carry_n_0
    SLICE_X94Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.695 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.695    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__0_n_0
    SLICE_X94Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.812 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.812    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__1_n_0
    SLICE_X94Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.929 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.929    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__2_n_0
    SLICE_X94Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.046 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.046    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__3_n_0
    SLICE_X94Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.163 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.163    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__4_n_0
    SLICE_X94Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.280 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.280    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__5_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.595 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.856    18.451    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__6_n_4
    SLICE_X94Y13         LUT3 (Prop_lut3_I2_O)        0.307    18.758 r  i_mandelbrot/ZNORMxDP[17]_i_1/O
                         net (fo=1, routed)           0.000    18.758    i_mandelbrot/ZNORMxDN[17]
    SLICE_X94Y13         FDPE                                         r  i_mandelbrot/ZNORMxDP_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612    14.946    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.029 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.754    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.845 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.616    18.461    i_mandelbrot/clk_out1
    SLICE_X94Y13         FDPE                                         r  i_mandelbrot/ZNORMxDP_reg[17]/C
                         clock pessimism              0.550    19.011    
                         clock uncertainty           -0.070    18.942    
    SLICE_X94Y13         FDPE (Setup_fdpe_C_D)        0.081    19.023    i_mandelbrot/ZNORMxDP_reg[17]
  -------------------------------------------------------------------
                         required time                         19.023    
                         arrival time                         -18.758    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 i_mandelbrot/ZNORMxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/ZNORMxDP_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.986ns  (logic 7.472ns (57.540%)  route 5.514ns (42.460%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 18.461 - 13.333 ) 
    Source Clock Delay      (SCD):    5.678ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806     1.806    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.794     5.678    i_mandelbrot/clk_out1
    SLICE_X94Y13         FDPE                                         r  i_mandelbrot/ZNORMxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y13         FDPE (Prop_fdpe_C_Q)         0.518     6.196 r  i_mandelbrot/ZNORMxDP_reg[17]/Q
                         net (fo=2, routed)           0.752     6.948    i_mandelbrot/ZNORMxDP[17]
    SLICE_X93Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.072 r  i_mandelbrot/WExS2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.072    i_mandelbrot/WExS2_carry_i_5_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.604 f  i_mandelbrot/WExS2_carry/CO[3]
                         net (fo=2, routed)           0.678     8.282    i_mandelbrot/WExS21_in
    SLICE_X92Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.406 f  i_mandelbrot/ITERxDP[6]_i_3/O
                         net (fo=81, routed)          0.705     9.111    i_mandelbrot/WExS1__4
    SLICE_X99Y13         LUT3 (Prop_lut3_I2_O)        0.124     9.235 f  i_mandelbrot/CRExDP[18]_i_2/O
                         net (fo=32, routed)          0.707     9.942    i_mandelbrot/CRExDP[18]_i_2_n_0
    SLICE_X98Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.066 r  i_mandelbrot/CRExDP[18]_i_1/O
                         net (fo=45, routed)          1.038    11.104    i_mandelbrot/CRExDP[18]_i_1_n_0
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      3.841    14.945 r  i_mandelbrot/p_1_out__0/P[0]
                         net (fo=2, routed)           0.996    15.941    i_mandelbrot/p_1_out__0_n_105
    SLICE_X94Y0          LUT2 (Prop_lut2_I0_O)        0.124    16.065 r  i_mandelbrot/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    16.065    i_mandelbrot/i__carry_i_4__2_n_0
    SLICE_X94Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.578 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.578    i_mandelbrot/SIGNED_IN_inferred__1/i__carry_n_0
    SLICE_X94Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.695 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.695    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__0_n_0
    SLICE_X94Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.812 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.812    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__1_n_0
    SLICE_X94Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.929 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.929    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__2_n_0
    SLICE_X94Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.046 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.046    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__3_n_0
    SLICE_X94Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.163 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.163    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__4_n_0
    SLICE_X94Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.280 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.280    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__5_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.397 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    17.397    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__6_n_0
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.720 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__7/O[1]
                         net (fo=1, routed)           0.638    18.358    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__7_n_6
    SLICE_X94Y13         LUT3 (Prop_lut3_I2_O)        0.306    18.664 r  i_mandelbrot/ZNORMxDP[19]_i_1/O
                         net (fo=1, routed)           0.000    18.664    i_mandelbrot/ZNORMxDN[19]
    SLICE_X94Y13         FDCE                                         r  i_mandelbrot/ZNORMxDP_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612    14.946    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.029 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.754    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.845 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.616    18.461    i_mandelbrot/clk_out1
    SLICE_X94Y13         FDCE                                         r  i_mandelbrot/ZNORMxDP_reg[19]/C
                         clock pessimism              0.550    19.011    
                         clock uncertainty           -0.070    18.942    
    SLICE_X94Y13         FDCE (Setup_fdce_C_D)        0.079    19.021    i_mandelbrot/ZNORMxDP_reg[19]
  -------------------------------------------------------------------
                         required time                         19.021    
                         arrival time                         -18.664    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 i_mandelbrot/ZNORMxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/ZNORMxDP_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.847ns  (logic 7.266ns (56.557%)  route 5.581ns (43.443%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 18.461 - 13.333 ) 
    Source Clock Delay      (SCD):    5.678ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806     1.806    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.794     5.678    i_mandelbrot/clk_out1
    SLICE_X94Y13         FDPE                                         r  i_mandelbrot/ZNORMxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y13         FDPE (Prop_fdpe_C_Q)         0.518     6.196 r  i_mandelbrot/ZNORMxDP_reg[17]/Q
                         net (fo=2, routed)           0.752     6.948    i_mandelbrot/ZNORMxDP[17]
    SLICE_X93Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.072 r  i_mandelbrot/WExS2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.072    i_mandelbrot/WExS2_carry_i_5_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.604 f  i_mandelbrot/WExS2_carry/CO[3]
                         net (fo=2, routed)           0.678     8.282    i_mandelbrot/WExS21_in
    SLICE_X92Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.406 f  i_mandelbrot/ITERxDP[6]_i_3/O
                         net (fo=81, routed)          0.705     9.111    i_mandelbrot/WExS1__4
    SLICE_X99Y13         LUT3 (Prop_lut3_I2_O)        0.124     9.235 f  i_mandelbrot/CRExDP[18]_i_2/O
                         net (fo=32, routed)          0.707     9.942    i_mandelbrot/CRExDP[18]_i_2_n_0
    SLICE_X98Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.066 r  i_mandelbrot/CRExDP[18]_i_1/O
                         net (fo=45, routed)          1.038    11.104    i_mandelbrot/CRExDP[18]_i_1_n_0
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      3.841    14.945 r  i_mandelbrot/p_1_out__0/P[0]
                         net (fo=2, routed)           0.996    15.941    i_mandelbrot/p_1_out__0_n_105
    SLICE_X94Y0          LUT2 (Prop_lut2_I0_O)        0.124    16.065 r  i_mandelbrot/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    16.065    i_mandelbrot/i__carry_i_4__2_n_0
    SLICE_X94Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.578 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.578    i_mandelbrot/SIGNED_IN_inferred__1/i__carry_n_0
    SLICE_X94Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.695 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.695    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__0_n_0
    SLICE_X94Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.812 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.812    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__1_n_0
    SLICE_X94Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.929 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.929    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__2_n_0
    SLICE_X94Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.046 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.046    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__3_n_0
    SLICE_X94Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.163 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.163    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__4_n_0
    SLICE_X94Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.280 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.280    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__5_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.519 r  i_mandelbrot/SIGNED_IN_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.705    18.224    i_mandelbrot/SIGNED_IN_inferred__1/i__carry__6_n_5
    SLICE_X94Y13         LUT3 (Prop_lut3_I2_O)        0.301    18.525 r  i_mandelbrot/ZNORMxDP[16]_i_1/O
                         net (fo=1, routed)           0.000    18.525    i_mandelbrot/ZNORMxDN[16]
    SLICE_X94Y13         FDCE                                         r  i_mandelbrot/ZNORMxDP_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612    14.946    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.029 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.754    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.845 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.616    18.461    i_mandelbrot/clk_out1
    SLICE_X94Y13         FDCE                                         r  i_mandelbrot/ZNORMxDP_reg[16]/C
                         clock pessimism              0.550    19.011    
                         clock uncertainty           -0.070    18.942    
    SLICE_X94Y13         FDCE (Setup_fdce_C_D)        0.077    19.019    i_mandelbrot/ZNORMxDP_reg[16]
  -------------------------------------------------------------------
                         required time                         19.019    
                         arrival time                         -18.525    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 i_mandelbrot/ZIMxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/ZRExDP_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.491ns  (logic 7.750ns (67.441%)  route 3.741ns (32.559%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 18.462 - 13.333 ) 
    Source Clock Delay      (SCD):    5.681ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806     1.806    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.797     5.681    i_mandelbrot/clk_out1
    SLICE_X90Y5          FDCE                                         r  i_mandelbrot/ZIMxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y5          FDCE (Prop_fdce_C_Q)         0.518     6.199 r  i_mandelbrot/ZIMxDP_reg[10]/Q
                         net (fo=4, routed)           1.091     7.290    i_mandelbrot/ZIMxDP_reg_n_0_[10]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_A[10]_P[1])
                                                      3.841    11.131 f  i_mandelbrot/p_1_out__1/P[1]
                         net (fo=2, routed)           1.012    12.143    i_mandelbrot/SIGNED_IN1[2]
    SLICE_X96Y5          LUT1 (Prop_lut1_I0_O)        0.124    12.267 r  i_mandelbrot/i___1_carry_i_9/O
                         net (fo=1, routed)           0.000    12.267    i_mandelbrot/i___1_carry_i_9_n_0
    SLICE_X96Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.800 r  i_mandelbrot/i___1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.800    i_mandelbrot/i___1_carry_i_5_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.917 r  i_mandelbrot/i___1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.917    i_mandelbrot/i___1_carry__0_i_5_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.034 r  i_mandelbrot/i___1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.034    i_mandelbrot/i___1_carry__1_i_5_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.151 r  i_mandelbrot/i___1_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.151    i_mandelbrot/i___1_carry__2_i_1_n_0
    SLICE_X96Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.268 r  i_mandelbrot/i___1_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.268    i_mandelbrot/i___1_carry__3_i_9_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.385 r  i_mandelbrot/i___1_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.385    i_mandelbrot/i___1_carry__4_i_9_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.502 r  i_mandelbrot/i___1_carry__5_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.502    i_mandelbrot/i___1_carry__5_i_9_n_0
    SLICE_X96Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.619 r  i_mandelbrot/i___1_carry__6_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.619    i_mandelbrot/i___1_carry__6_i_9_n_0
    SLICE_X96Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.838 r  i_mandelbrot/i___1_carry__7_i_9/O[0]
                         net (fo=6, routed)           0.705    14.543    i_mandelbrot/i___1_carry__7_i_9_n_7
    SLICE_X94Y13         LUT3 (Prop_lut3_I0_O)        0.321    14.864 r  i_mandelbrot/i___1_carry__7_i_3/O
                         net (fo=1, routed)           0.479    15.343    i_mandelbrot/i___1_carry__7_i_3_n_0
    SLICE_X97Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.738    16.081 r  i_mandelbrot/SIGNED_IN_inferred__0/i___1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.081    i_mandelbrot/SIGNED_IN_inferred__0/i___1_carry__7_n_0
    SLICE_X97Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.415 r  i_mandelbrot/SIGNED_IN_inferred__0/i___1_carry__8/O[1]
                         net (fo=1, routed)           0.455    16.869    i_mandelbrot/p_0_out0
    SLICE_X98Y13         LUT6 (Prop_lut6_I1_O)        0.303    17.172 r  i_mandelbrot/ZRExDP[18]_i_1/O
                         net (fo=1, routed)           0.000    17.172    i_mandelbrot/ZRExDN[18]
    SLICE_X98Y13         FDPE                                         r  i_mandelbrot/ZRExDP_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612    14.946    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.029 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.754    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.845 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.617    18.462    i_mandelbrot/clk_out1
    SLICE_X98Y13         FDPE                                         r  i_mandelbrot/ZRExDP_reg[18]/C
                         clock pessimism              0.487    18.949    
                         clock uncertainty           -0.070    18.880    
    SLICE_X98Y13         FDPE (Setup_fdpe_C_D)        0.077    18.957    i_mandelbrot/ZRExDP_reg[18]
  -------------------------------------------------------------------
                         required time                         18.957    
                         arrival time                         -17.172    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 i_mandelbrot/ZIMxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/ZRExDP_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.972ns  (logic 7.151ns (65.173%)  route 3.821ns (34.827%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 18.463 - 13.333 ) 
    Source Clock Delay      (SCD):    5.681ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806     1.806    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.797     5.681    i_mandelbrot/clk_out1
    SLICE_X90Y5          FDCE                                         r  i_mandelbrot/ZIMxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y5          FDCE (Prop_fdce_C_Q)         0.518     6.199 r  i_mandelbrot/ZIMxDP_reg[10]/Q
                         net (fo=4, routed)           1.091     7.290    i_mandelbrot/ZIMxDP_reg_n_0_[10]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_A[10]_P[1])
                                                      3.841    11.131 f  i_mandelbrot/p_1_out__1/P[1]
                         net (fo=2, routed)           1.012    12.143    i_mandelbrot/SIGNED_IN1[2]
    SLICE_X96Y5          LUT1 (Prop_lut1_I0_O)        0.124    12.267 r  i_mandelbrot/i___1_carry_i_9/O
                         net (fo=1, routed)           0.000    12.267    i_mandelbrot/i___1_carry_i_9_n_0
    SLICE_X96Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.800 r  i_mandelbrot/i___1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.800    i_mandelbrot/i___1_carry_i_5_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.917 r  i_mandelbrot/i___1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.917    i_mandelbrot/i___1_carry__0_i_5_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.034 r  i_mandelbrot/i___1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.034    i_mandelbrot/i___1_carry__1_i_5_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.151 r  i_mandelbrot/i___1_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.151    i_mandelbrot/i___1_carry__2_i_1_n_0
    SLICE_X96Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.466 r  i_mandelbrot/i___1_carry__3_i_9/O[3]
                         net (fo=3, routed)           0.594    14.059    i_mandelbrot/i___1_carry__3_i_9_n_4
    SLICE_X98Y10         LUT3 (Prop_lut3_I1_O)        0.307    14.366 r  i_mandelbrot/i___1_carry__4_i_3/O
                         net (fo=1, routed)           0.556    14.923    i_mandelbrot/i___1_carry__4_i_3_n_0
    SLICE_X97Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.430 r  i_mandelbrot/SIGNED_IN_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.430    i_mandelbrot/SIGNED_IN_inferred__0/i___1_carry__4_n_0
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.544 r  i_mandelbrot/SIGNED_IN_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.544    i_mandelbrot/SIGNED_IN_inferred__0/i___1_carry__5_n_0
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.783 r  i_mandelbrot/SIGNED_IN_inferred__0/i___1_carry__6/O[2]
                         net (fo=1, routed)           0.569    16.351    i_mandelbrot/SIGNED_IN_inferred__0/i___1_carry__6_n_5
    SLICE_X99Y12         LUT6 (Prop_lut6_I1_O)        0.302    16.653 r  i_mandelbrot/ZRExDP[15]_i_1/O
                         net (fo=1, routed)           0.000    16.653    i_mandelbrot/ZRExDN[15]
    SLICE_X99Y12         FDCE                                         r  i_mandelbrot/ZRExDP_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612    14.946    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.029 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.754    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.845 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.618    18.463    i_mandelbrot/clk_out1
    SLICE_X99Y12         FDCE                                         r  i_mandelbrot/ZRExDP_reg[15]/C
                         clock pessimism              0.487    18.950    
                         clock uncertainty           -0.070    18.881    
    SLICE_X99Y12         FDCE (Setup_fdce_C_D)        0.029    18.910    i_mandelbrot/ZRExDP_reg[15]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                         -16.653    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 i_mandelbrot/ZIMxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/ZRExDP_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.020ns  (logic 7.247ns (65.762%)  route 3.773ns (34.238%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 18.464 - 13.333 ) 
    Source Clock Delay      (SCD):    5.681ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806     1.806    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.797     5.681    i_mandelbrot/clk_out1
    SLICE_X90Y5          FDCE                                         r  i_mandelbrot/ZIMxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y5          FDCE (Prop_fdce_C_Q)         0.518     6.199 r  i_mandelbrot/ZIMxDP_reg[10]/Q
                         net (fo=4, routed)           1.091     7.290    i_mandelbrot/ZIMxDP_reg_n_0_[10]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_A[10]_P[1])
                                                      3.841    11.131 f  i_mandelbrot/p_1_out__1/P[1]
                         net (fo=2, routed)           1.012    12.143    i_mandelbrot/SIGNED_IN1[2]
    SLICE_X96Y5          LUT1 (Prop_lut1_I0_O)        0.124    12.267 r  i_mandelbrot/i___1_carry_i_9/O
                         net (fo=1, routed)           0.000    12.267    i_mandelbrot/i___1_carry_i_9_n_0
    SLICE_X96Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.800 r  i_mandelbrot/i___1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.800    i_mandelbrot/i___1_carry_i_5_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.917 r  i_mandelbrot/i___1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.917    i_mandelbrot/i___1_carry__0_i_5_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.034 r  i_mandelbrot/i___1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.034    i_mandelbrot/i___1_carry__1_i_5_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.151 r  i_mandelbrot/i___1_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.151    i_mandelbrot/i___1_carry__2_i_1_n_0
    SLICE_X96Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.466 r  i_mandelbrot/i___1_carry__3_i_9/O[3]
                         net (fo=3, routed)           0.594    14.059    i_mandelbrot/i___1_carry__3_i_9_n_4
    SLICE_X98Y10         LUT3 (Prop_lut3_I1_O)        0.307    14.366 r  i_mandelbrot/i___1_carry__4_i_3/O
                         net (fo=1, routed)           0.556    14.923    i_mandelbrot/i___1_carry__4_i_3_n_0
    SLICE_X97Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.430 r  i_mandelbrot/SIGNED_IN_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.430    i_mandelbrot/SIGNED_IN_inferred__0/i___1_carry__4_n_0
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.544 r  i_mandelbrot/SIGNED_IN_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.544    i_mandelbrot/SIGNED_IN_inferred__0/i___1_carry__5_n_0
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.878 r  i_mandelbrot/SIGNED_IN_inferred__0/i___1_carry__6/O[1]
                         net (fo=1, routed)           0.520    16.398    i_mandelbrot/SIGNED_IN_inferred__0/i___1_carry__6_n_6
    SLICE_X98Y11         LUT6 (Prop_lut6_I1_O)        0.303    16.701 r  i_mandelbrot/ZRExDP[14]_i_1/O
                         net (fo=1, routed)           0.000    16.701    i_mandelbrot/ZRExDN[14]
    SLICE_X98Y11         FDCE                                         r  i_mandelbrot/ZRExDP_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612    14.946    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.029 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.754    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.845 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.619    18.464    i_mandelbrot/clk_out1
    SLICE_X98Y11         FDCE                                         r  i_mandelbrot/ZRExDP_reg[14]/C
                         clock pessimism              0.487    18.951    
                         clock uncertainty           -0.070    18.882    
    SLICE_X98Y11         FDCE (Setup_fdce_C_D)        0.077    18.959    i_mandelbrot/ZRExDP_reg[14]
  -------------------------------------------------------------------
                         required time                         18.959    
                         arrival time                         -16.701    
  -------------------------------------------------------------------
                         slack                                  2.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 i_mandelbrot/ITERxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.385%)  route 0.313ns (65.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.607     1.808    i_mandelbrot/clk_out1
    SLICE_X96Y15         FDCE                                         r  i_mandelbrot/ITERxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y15         FDCE (Prop_fdce_C_Q)         0.164     1.972 r  i_mandelbrot/ITERxDP_reg[5]/Q
                         net (fo=16, routed)          0.313     2.285    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[2]
    RAMB36_X4Y2          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     0.864    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.916     2.438    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X4Y2          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.554     1.885    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.181    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 i_mandelbrot/ITERxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.128ns (29.149%)  route 0.311ns (70.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.603     1.804    i_mandelbrot/clk_out1
    SLICE_X93Y18         FDCE                                         r  i_mandelbrot/ITERxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y18         FDCE (Prop_fdce_C_Q)         0.128     1.932 r  i_mandelbrot/ITERxDP_reg[1]/Q
                         net (fo=7, routed)           0.311     2.243    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[0]
    RAMB36_X4Y4          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     0.864    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.906     2.428    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X4Y4          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.554     1.875    
    RAMB36_X4Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.242     2.117    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 i_mandelbrot/XxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.652%)  route 0.304ns (68.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.584     1.785    i_mandelbrot/clk_out1
    SLICE_X88Y14         FDCE                                         r  i_mandelbrot/XxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y14         FDCE (Prop_fdce_C_Q)         0.141     1.926 r  i_mandelbrot/XxDP_reg[6]/Q
                         net (fo=19, routed)          0.304     2.231    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[6]
    RAMB36_X4Y2          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     0.864    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.916     2.438    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X4Y2          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.554     1.885    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.068    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i_mandelbrot/ITERxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.164ns (30.329%)  route 0.377ns (69.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.607     1.808    i_mandelbrot/clk_out1
    SLICE_X96Y15         FDCE                                         r  i_mandelbrot/ITERxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y15         FDCE (Prop_fdce_C_Q)         0.164     1.972 r  i_mandelbrot/ITERxDP_reg[5]/Q
                         net (fo=16, routed)          0.377     2.349    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[2]
    RAMB36_X5Y2          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     0.864    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.919     2.441    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.554     1.888    
    RAMB36_X5Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.184    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 i_mandelbrot/XxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.676%)  route 0.303ns (70.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.585     1.786    i_mandelbrot/clk_out1
    SLICE_X88Y12         FDCE                                         r  i_mandelbrot/XxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y12         FDCE (Prop_fdce_C_Q)         0.128     1.914 r  i_mandelbrot/XxDP_reg[1]/Q
                         net (fo=19, routed)          0.303     2.217    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[1]
    RAMB36_X4Y2          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     0.864    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.916     2.438    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X4Y2          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.554     1.885    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.129     2.014    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 i_mandelbrot/C_RE_0xDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/ZRExDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.779%)  route 0.166ns (47.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.611     1.812    i_mandelbrot/clk_out1
    SLICE_X99Y8          FDCE                                         r  i_mandelbrot/C_RE_0xDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y8          FDCE (Prop_fdce_C_Q)         0.141     1.953 r  i_mandelbrot/C_RE_0xDP_reg[7]/Q
                         net (fo=3, routed)           0.166     2.120    i_mandelbrot/C_RE_0xDP_reg[7]
    SLICE_X98Y8          LUT6 (Prop_lut6_I2_O)        0.045     2.165 r  i_mandelbrot/ZRExDP[7]_i_1/O
                         net (fo=1, routed)           0.000     2.165    i_mandelbrot/ZRExDN[7]
    SLICE_X98Y8          FDCE                                         r  i_mandelbrot/ZRExDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     0.864    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.880     2.402    i_mandelbrot/clk_out1
    SLICE_X98Y8          FDCE                                         r  i_mandelbrot/ZRExDP_reg[7]/C
                         clock pessimism             -0.577     1.825    
    SLICE_X98Y8          FDCE (Hold_fdce_C_D)         0.121     1.946    i_mandelbrot/ZRExDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 i_mandelbrot/ITERxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.128ns (23.534%)  route 0.416ns (76.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.603     1.804    i_mandelbrot/clk_out1
    SLICE_X93Y18         FDCE                                         r  i_mandelbrot/ITERxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y18         FDCE (Prop_fdce_C_Q)         0.128     1.932 r  i_mandelbrot/ITERxDP_reg[3]/Q
                         net (fo=17, routed)          0.416     2.348    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[0]
    RAMB36_X4Y3          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     0.864    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.912     2.434    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.554     1.881    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.243     2.124    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 i_mandelbrot/C_RE_0xDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/CRExDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.562%)  route 0.175ns (55.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.611     1.812    i_mandelbrot/clk_out1
    SLICE_X99Y7          FDCE                                         r  i_mandelbrot/C_RE_0xDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y7          FDCE (Prop_fdce_C_Q)         0.141     1.953 r  i_mandelbrot/C_RE_0xDP_reg[3]/Q
                         net (fo=4, routed)           0.175     2.129    i_mandelbrot/C_RE_0xDP_reg[3]
    SLICE_X98Y6          FDCE                                         r  i_mandelbrot/CRExDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     0.864    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.881     2.403    i_mandelbrot/clk_out1
    SLICE_X98Y6          FDCE                                         r  i_mandelbrot/CRExDP_reg[3]/C
                         clock pessimism             -0.574     1.829    
    SLICE_X98Y6          FDCE (Hold_fdce_C_D)         0.059     1.888    i_mandelbrot/CRExDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 i_mandelbrot/ITERxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.128ns (22.785%)  route 0.434ns (77.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.603     1.804    i_mandelbrot/clk_out1
    SLICE_X93Y18         FDCE                                         r  i_mandelbrot/ITERxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y18         FDCE (Prop_fdce_C_Q)         0.128     1.932 r  i_mandelbrot/ITERxDP_reg[1]/Q
                         net (fo=7, routed)           0.434     2.366    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB36_X5Y4          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     0.864    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.909     2.431    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X5Y4          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.554     1.878    
    RAMB36_X5Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.242     2.120    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 i_mandelbrot/CIMxDP_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/CIMxDP_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.610     1.811    i_mandelbrot/clk_out1
    SLICE_X92Y4          FDCE                                         r  i_mandelbrot/CIMxDP_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y4          FDCE (Prop_fdce_C_Q)         0.164     1.975 r  i_mandelbrot/CIMxDP_reg[9]/Q
                         net (fo=3, routed)           0.161     2.137    i_mandelbrot/CIMxDP[9]
    SLICE_X92Y4          LUT4 (Prop_lut4_I2_O)        0.045     2.182 r  i_mandelbrot/CIMxDP[9]_i_1/O
                         net (fo=4, routed)           0.000     2.182    i_mandelbrot/B[8]
    SLICE_X92Y4          FDCE                                         r  i_mandelbrot/CIMxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     0.864    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.880     2.402    i_mandelbrot/clk_out1
    SLICE_X92Y4          FDCE                                         r  i_mandelbrot/CIMxDP_reg[9]/C
                         clock pessimism             -0.591     1.811    
    SLICE_X92Y4          FDCE (Hold_fdce_C_D)         0.121     1.932    i_mandelbrot/CIMxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y6      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y6      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y2      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y2      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y0      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y0      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y1      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y1      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X5Y1      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X5Y1      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y0  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X56Y19     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X56Y19     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X56Y19     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X56Y19     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X56Y19     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X56Y19     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X56Y20     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X56Y20     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X93Y2      i_mandelbrot/CIMxDP_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X93Y2      i_mandelbrot/CIMxDP_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X56Y19     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X56Y19     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X56Y19     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X56Y19     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X56Y19     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X56Y19     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X56Y20     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X56Y20     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X93Y2      i_mandelbrot/CIMxDP_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X93Y2      i_mandelbrot/CIMxDP_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 i_compositor/SpriteNxDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 2.875ns (43.245%)  route 3.773ns (56.755%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 13.370 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.710     5.784    i_compositor/CLK125xCI
    SLICE_X54Y26         FDPE                                         r  i_compositor/SpriteNxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.518     6.302 r  i_compositor/SpriteNxDP_reg[0]/Q
                         net (fo=9, routed)           1.812     8.114    i_compositor/SpriteNxDP[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.238 r  i_compositor/RdAddrSpritexD0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.238    i_compositor/RdAddrSpritexD0_carry_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.788 r  i_compositor/RdAddrSpritexD0_carry/CO[3]
                         net (fo=1, routed)           0.009     8.797    i_compositor/RdAddrSpritexD0_carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.019 r  i_compositor/RdAddrSpritexD0_carry__0/O[0]
                         net (fo=1, routed)           0.469     9.487    i_vga_controller/S[3]
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    10.187 r  i_vga_controller/i_blk_mem_gen_1_i_16/CO[3]
                         net (fo=1, routed)           0.009    10.196    i_vga_controller/i_blk_mem_gen_1_i_16_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.530 f  i_vga_controller/i_blk_mem_gen_1_i_15/O[1]
                         net (fo=2, routed)           0.327    10.857    i_vga_controller/i_compositor/RdAddrSpritexD0[13]
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.303    11.160 f  i_vga_controller/i_blk_mem_gen_1_i_1/O
                         net (fo=6, routed)           0.805    11.965    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X23Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.089 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_comp/O
                         net (fo=1, routed)           0.342    12.432    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y4          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     8.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.606    13.370    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.323    13.694    
                         clock uncertainty           -0.035    13.658    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.215    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.215    
                         arrival time                         -12.432    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 i_compositor/SpriteNxDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 2.875ns (43.932%)  route 3.669ns (56.067%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 13.290 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.710     5.784    i_compositor/CLK125xCI
    SLICE_X54Y26         FDPE                                         r  i_compositor/SpriteNxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.518     6.302 r  i_compositor/SpriteNxDP_reg[0]/Q
                         net (fo=9, routed)           1.812     8.114    i_compositor/SpriteNxDP[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.238 r  i_compositor/RdAddrSpritexD0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.238    i_compositor/RdAddrSpritexD0_carry_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.788 r  i_compositor/RdAddrSpritexD0_carry/CO[3]
                         net (fo=1, routed)           0.009     8.797    i_compositor/RdAddrSpritexD0_carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.019 r  i_compositor/RdAddrSpritexD0_carry__0/O[0]
                         net (fo=1, routed)           0.469     9.487    i_vga_controller/S[3]
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    10.187 r  i_vga_controller/i_blk_mem_gen_1_i_16/CO[3]
                         net (fo=1, routed)           0.009    10.196    i_vga_controller/i_blk_mem_gen_1_i_16_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.530 f  i_vga_controller/i_blk_mem_gen_1_i_15/O[1]
                         net (fo=2, routed)           0.327    10.857    i_vga_controller/i_compositor/RdAddrSpritexD0[13]
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.303    11.160 f  i_vga_controller/i_blk_mem_gen_1_i_1/O
                         net (fo=6, routed)           0.702    11.862    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X33Y27         LUT2 (Prop_lut2_I0_O)        0.124    11.986 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.341    12.328    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     8.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.526    13.290    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.323    13.614    
                         clock uncertainty           -0.035    13.578    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.135    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.135    
                         arrival time                         -12.328    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 i_compositor/SpriteNxDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 2.875ns (43.772%)  route 3.693ns (56.228%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.710     5.784    i_compositor/CLK125xCI
    SLICE_X54Y26         FDPE                                         r  i_compositor/SpriteNxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.518     6.302 r  i_compositor/SpriteNxDP_reg[0]/Q
                         net (fo=9, routed)           1.812     8.114    i_compositor/SpriteNxDP[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.238 r  i_compositor/RdAddrSpritexD0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.238    i_compositor/RdAddrSpritexD0_carry_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.788 r  i_compositor/RdAddrSpritexD0_carry/CO[3]
                         net (fo=1, routed)           0.009     8.797    i_compositor/RdAddrSpritexD0_carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.019 r  i_compositor/RdAddrSpritexD0_carry__0/O[0]
                         net (fo=1, routed)           0.469     9.487    i_vga_controller/S[3]
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    10.187 r  i_vga_controller/i_blk_mem_gen_1_i_16/CO[3]
                         net (fo=1, routed)           0.009    10.196    i_vga_controller/i_blk_mem_gen_1_i_16_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.530 r  i_vga_controller/i_blk_mem_gen_1_i_15/O[1]
                         net (fo=2, routed)           0.327    10.857    i_vga_controller/i_compositor/RdAddrSpritexD0[13]
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.303    11.160 r  i_vga_controller/i_blk_mem_gen_1_i_1/O
                         net (fo=6, routed)           0.616    11.776    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[13]
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.124    11.900 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.452    12.352    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     8.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.609    13.373    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.323    13.697    
                         clock uncertainty           -0.035    13.661    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.218    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.218    
                         arrival time                         -12.352    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 i_compositor/SpriteNxDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 2.751ns (43.307%)  route 3.601ns (56.693%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 13.378 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.710     5.784    i_compositor/CLK125xCI
    SLICE_X54Y26         FDPE                                         r  i_compositor/SpriteNxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.518     6.302 r  i_compositor/SpriteNxDP_reg[0]/Q
                         net (fo=9, routed)           1.812     8.114    i_compositor/SpriteNxDP[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.238 r  i_compositor/RdAddrSpritexD0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.238    i_compositor/RdAddrSpritexD0_carry_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.788 r  i_compositor/RdAddrSpritexD0_carry/CO[3]
                         net (fo=1, routed)           0.009     8.797    i_compositor/RdAddrSpritexD0_carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.019 r  i_compositor/RdAddrSpritexD0_carry__0/O[0]
                         net (fo=1, routed)           0.469     9.487    i_vga_controller/S[3]
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    10.187 r  i_vga_controller/i_blk_mem_gen_1_i_16/CO[3]
                         net (fo=1, routed)           0.009    10.196    i_vga_controller/i_blk_mem_gen_1_i_16_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.530 r  i_vga_controller/i_blk_mem_gen_1_i_15/O[1]
                         net (fo=2, routed)           0.327    10.857    i_vga_controller/i_compositor/RdAddrSpritexD0[13]
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.303    11.160 r  i_vga_controller/i_blk_mem_gen_1_i_1/O
                         net (fo=6, routed)           0.976    12.136    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    RAMB36_X1Y6          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     8.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.614    13.378    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.323    13.702    
                         clock uncertainty           -0.035    13.666    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    13.100    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.100    
                         arrival time                         -12.136    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 i_compositor/SpriteNxDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 2.635ns (42.293%)  route 3.595ns (57.707%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 13.287 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.710     5.784    i_compositor/CLK125xCI
    SLICE_X54Y26         FDPE                                         r  i_compositor/SpriteNxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.518     6.302 r  i_compositor/SpriteNxDP_reg[0]/Q
                         net (fo=9, routed)           1.812     8.114    i_compositor/SpriteNxDP[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.238 r  i_compositor/RdAddrSpritexD0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.238    i_compositor/RdAddrSpritexD0_carry_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.788 r  i_compositor/RdAddrSpritexD0_carry/CO[3]
                         net (fo=1, routed)           0.009     8.797    i_compositor/RdAddrSpritexD0_carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.019 r  i_compositor/RdAddrSpritexD0_carry__0/O[0]
                         net (fo=1, routed)           0.469     9.487    i_vga_controller/S[3]
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    10.187 r  i_vga_controller/i_blk_mem_gen_1_i_16/CO[3]
                         net (fo=1, routed)           0.009    10.196    i_vga_controller/i_blk_mem_gen_1_i_16_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.418 r  i_vga_controller/i_blk_mem_gen_1_i_15/O[0]
                         net (fo=3, routed)           0.335    10.753    i_vga_controller/i_compositor/RdAddrSpritexD0[12]
    SLICE_X28Y27         LUT5 (Prop_lut5_I0_O)        0.299    11.052 r  i_vga_controller/i_blk_mem_gen_1_i_2/O
                         net (fo=5, routed)           0.962    12.014    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB18_X2Y8          RAMB18E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     8.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.523    13.287    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y8          RAMB18E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.323    13.611    
                         clock uncertainty           -0.035    13.575    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    13.009    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.009    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 i_compositor/SpriteNxDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.751ns (44.806%)  route 3.389ns (55.194%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 13.287 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.710     5.784    i_compositor/CLK125xCI
    SLICE_X54Y26         FDPE                                         r  i_compositor/SpriteNxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.518     6.302 r  i_compositor/SpriteNxDP_reg[0]/Q
                         net (fo=9, routed)           1.812     8.114    i_compositor/SpriteNxDP[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.238 r  i_compositor/RdAddrSpritexD0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.238    i_compositor/RdAddrSpritexD0_carry_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.788 r  i_compositor/RdAddrSpritexD0_carry/CO[3]
                         net (fo=1, routed)           0.009     8.797    i_compositor/RdAddrSpritexD0_carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.019 r  i_compositor/RdAddrSpritexD0_carry__0/O[0]
                         net (fo=1, routed)           0.469     9.487    i_vga_controller/S[3]
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    10.187 r  i_vga_controller/i_blk_mem_gen_1_i_16/CO[3]
                         net (fo=1, routed)           0.009    10.196    i_vga_controller/i_blk_mem_gen_1_i_16_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.530 r  i_vga_controller/i_blk_mem_gen_1_i_15/O[1]
                         net (fo=2, routed)           0.327    10.857    i_vga_controller/i_compositor/RdAddrSpritexD0[13]
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.303    11.160 r  i_vga_controller/i_blk_mem_gen_1_i_1/O
                         net (fo=6, routed)           0.763    11.924    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    RAMB18_X2Y8          RAMB18E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     8.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.523    13.287    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y8          RAMB18E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.323    13.611    
                         clock uncertainty           -0.035    13.575    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    13.009    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.009    
                         arrival time                         -11.924    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 i_compositor/SpriteNxDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 2.470ns (40.344%)  route 3.652ns (59.656%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 13.295 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.710     5.784    i_compositor/CLK125xCI
    SLICE_X54Y26         FDPE                                         r  i_compositor/SpriteNxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.518     6.302 r  i_compositor/SpriteNxDP_reg[0]/Q
                         net (fo=9, routed)           1.812     8.114    i_compositor/SpriteNxDP[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.238 r  i_compositor/RdAddrSpritexD0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.238    i_compositor/RdAddrSpritexD0_carry_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.818 r  i_compositor/RdAddrSpritexD0_carry/O[2]
                         net (fo=1, routed)           0.296     9.113    i_compositor/PCOUT[9]
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.302     9.415 r  i_compositor/i_blk_mem_gen_1_i_24/O
                         net (fo=1, routed)           0.000     9.415    i_vga_controller/S[1]
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.055 r  i_vga_controller/i_blk_mem_gen_1_i_16/O[3]
                         net (fo=1, routed)           0.466    10.521    i_vga_controller/i_compositor/RdAddrSpritexD0[11]
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.306    10.827 r  i_vga_controller/i_blk_mem_gen_1_i_3/O
                         net (fo=6, routed)           1.079    11.906    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y6          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     8.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.531    13.295    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.323    13.619    
                         clock uncertainty           -0.035    13.583    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    13.017    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 i_compositor/SpriteNxDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 2.751ns (44.098%)  route 3.487ns (55.902%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 13.295 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.710     5.784    i_compositor/CLK125xCI
    SLICE_X54Y26         FDPE                                         r  i_compositor/SpriteNxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.518     6.302 r  i_compositor/SpriteNxDP_reg[0]/Q
                         net (fo=9, routed)           1.812     8.114    i_compositor/SpriteNxDP[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.238 r  i_compositor/RdAddrSpritexD0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.238    i_compositor/RdAddrSpritexD0_carry_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.788 r  i_compositor/RdAddrSpritexD0_carry/CO[3]
                         net (fo=1, routed)           0.009     8.797    i_compositor/RdAddrSpritexD0_carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.019 r  i_compositor/RdAddrSpritexD0_carry__0/O[0]
                         net (fo=1, routed)           0.469     9.487    i_vga_controller/S[3]
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    10.187 r  i_vga_controller/i_blk_mem_gen_1_i_16/CO[3]
                         net (fo=1, routed)           0.009    10.196    i_vga_controller/i_blk_mem_gen_1_i_16_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.530 r  i_vga_controller/i_blk_mem_gen_1_i_15/O[1]
                         net (fo=2, routed)           0.847    11.378    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/i_compositor/RdAddrSpritexD0[13]_alias
    SLICE_X33Y32         LUT6 (Prop_lut6_I4_O)        0.303    11.681 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_comp_1/O
                         net (fo=1, routed)           0.341    12.022    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y6          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     8.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.531    13.295    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.323    13.619    
                         clock uncertainty           -0.035    13.583    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.140    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.140    
                         arrival time                         -12.022    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 i_compositor/SpriteNxDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 2.470ns (40.241%)  route 3.668ns (59.759%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 13.378 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.710     5.784    i_compositor/CLK125xCI
    SLICE_X54Y26         FDPE                                         r  i_compositor/SpriteNxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.518     6.302 r  i_compositor/SpriteNxDP_reg[0]/Q
                         net (fo=9, routed)           1.812     8.114    i_compositor/SpriteNxDP[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.238 r  i_compositor/RdAddrSpritexD0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.238    i_compositor/RdAddrSpritexD0_carry_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.818 r  i_compositor/RdAddrSpritexD0_carry/O[2]
                         net (fo=1, routed)           0.296     9.113    i_compositor/PCOUT[9]
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.302     9.415 r  i_compositor/i_blk_mem_gen_1_i_24/O
                         net (fo=1, routed)           0.000     9.415    i_vga_controller/S[1]
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.055 r  i_vga_controller/i_blk_mem_gen_1_i_16/O[3]
                         net (fo=1, routed)           0.466    10.521    i_vga_controller/i_compositor/RdAddrSpritexD0[11]
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.306    10.827 r  i_vga_controller/i_blk_mem_gen_1_i_3/O
                         net (fo=6, routed)           1.095    11.922    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y6          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     8.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.614    13.378    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.323    13.702    
                         clock uncertainty           -0.035    13.666    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    13.100    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.100    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 i_compositor/SpriteNxDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 2.470ns (41.236%)  route 3.520ns (58.764%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 13.290 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.710     5.784    i_compositor/CLK125xCI
    SLICE_X54Y26         FDPE                                         r  i_compositor/SpriteNxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.518     6.302 r  i_compositor/SpriteNxDP_reg[0]/Q
                         net (fo=9, routed)           1.812     8.114    i_compositor/SpriteNxDP[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.238 r  i_compositor/RdAddrSpritexD0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.238    i_compositor/RdAddrSpritexD0_carry_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.818 r  i_compositor/RdAddrSpritexD0_carry/O[2]
                         net (fo=1, routed)           0.296     9.113    i_compositor/PCOUT[9]
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.302     9.415 r  i_compositor/i_blk_mem_gen_1_i_24/O
                         net (fo=1, routed)           0.000     9.415    i_vga_controller/S[1]
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.055 r  i_vga_controller/i_blk_mem_gen_1_i_16/O[3]
                         net (fo=1, routed)           0.466    10.521    i_vga_controller/i_compositor/RdAddrSpritexD0[11]
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.306    10.827 r  i_vga_controller/i_blk_mem_gen_1_i_3/O
                         net (fo=6, routed)           0.946    11.774    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     8.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.526    13.290    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.323    13.614    
                         clock uncertainty           -0.035    13.578    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    13.012    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.012    
                         arrival time                         -11.774    
  -------------------------------------------------------------------
                         slack                                  1.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_compositor/SpriteNxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_compositor/SpriteNxDP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.571     1.657    i_compositor/CLK125xCI
    SLICE_X57Y26         FDCE                                         r  i_compositor/SpriteNxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDCE (Prop_fdce_C_Q)         0.141     1.798 r  i_compositor/SpriteNxDP_reg[8]/Q
                         net (fo=3, routed)           0.070     1.868    i_compositor/SpriteNxDP[8]
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.913 r  i_compositor/SpriteNxDP[2]_i_1/O
                         net (fo=1, routed)           0.000     1.913    i_compositor/SpriteNxDN[2]
    SLICE_X56Y26         FDCE                                         r  i_compositor/SpriteNxDP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.837     2.179    i_compositor/CLK125xCI
    SLICE_X56Y26         FDCE                                         r  i_compositor/SpriteNxDP_reg[2]/C
                         clock pessimism             -0.509     1.670    
    SLICE_X56Y26         FDCE (Hold_fdce_C_D)         0.091     1.761    i_compositor/SpriteNxDP_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 i_compositor/AnimCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_compositor/AnimCntxDP_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.440%)  route 0.132ns (41.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.580     1.666    i_compositor/CLK125xCI
    SLICE_X69Y31         FDCE                                         r  i_compositor/AnimCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.141     1.807 r  i_compositor/AnimCntxDP_reg[3]/Q
                         net (fo=5, routed)           0.132     1.939    i_compositor/AnimCntxDP[3]
    SLICE_X68Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.984 r  i_compositor/AnimCntxDP[5]_i_1/O
                         net (fo=1, routed)           0.000     1.984    i_compositor/AnimCntxDN[5]
    SLICE_X68Y31         FDCE                                         r  i_compositor/AnimCntxDP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.845     2.187    i_compositor/CLK125xCI
    SLICE_X68Y31         FDCE                                         r  i_compositor/AnimCntxDP_reg[5]/C
                         clock pessimism             -0.508     1.679    
    SLICE_X68Y31         FDCE (Hold_fdce_C_D)         0.092     1.771    i_compositor/AnimCntxDP_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 i_compositor/SpriteNxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_compositor/SpriteNxDP_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.569     1.655    i_compositor/CLK125xCI
    SLICE_X54Y25         FDCE                                         r  i_compositor/SpriteNxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.148     1.803 r  i_compositor/SpriteNxDP_reg[4]/Q
                         net (fo=5, routed)           0.088     1.892    i_compositor/SpriteNxDP_reg[4]_0[1]
    SLICE_X54Y25         LUT6 (Prop_lut6_I5_O)        0.098     1.990 r  i_compositor/SpriteNxDP[5]_i_1/O
                         net (fo=1, routed)           0.000     1.990    i_compositor/SpriteNxDN[5]
    SLICE_X54Y25         FDCE                                         r  i_compositor/SpriteNxDP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.834     2.176    i_compositor/CLK125xCI
    SLICE_X54Y25         FDCE                                         r  i_compositor/SpriteNxDP_reg[5]/C
                         clock pessimism             -0.521     1.655    
    SLICE_X54Y25         FDCE (Hold_fdce_C_D)         0.121     1.776    i_compositor/SpriteNxDP_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 i_compositor/SpriteNxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_compositor/SpriteNxDP_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.232ns (66.934%)  route 0.115ns (33.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.571     1.657    i_compositor/CLK125xCI
    SLICE_X57Y26         FDCE                                         r  i_compositor/SpriteNxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDCE (Prop_fdce_C_Q)         0.128     1.785 r  i_compositor/SpriteNxDP_reg[7]/Q
                         net (fo=4, routed)           0.115     1.900    i_compositor/SpriteNxDP[7]
    SLICE_X57Y26         LUT5 (Prop_lut5_I1_O)        0.104     2.004 r  i_compositor/SpriteNxDP[9]_i_2/O
                         net (fo=1, routed)           0.000     2.004    i_compositor/SpriteNxDN[9]
    SLICE_X57Y26         FDCE                                         r  i_compositor/SpriteNxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.837     2.179    i_compositor/CLK125xCI
    SLICE_X57Y26         FDCE                                         r  i_compositor/SpriteNxDP_reg[9]/C
                         clock pessimism             -0.522     1.657    
    SLICE_X57Y26         FDCE (Hold_fdce_C_D)         0.107     1.764    i_compositor/SpriteNxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 i_compositor/SpriteNxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_compositor/SpriteNxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.571     1.657    i_compositor/CLK125xCI
    SLICE_X57Y26         FDCE                                         r  i_compositor/SpriteNxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDCE (Prop_fdce_C_Q)         0.128     1.785 r  i_compositor/SpriteNxDP_reg[7]/Q
                         net (fo=4, routed)           0.115     1.900    i_compositor/SpriteNxDP[7]
    SLICE_X57Y26         LUT4 (Prop_lut4_I3_O)        0.098     1.998 r  i_compositor/SpriteNxDP[8]_i_1/O
                         net (fo=1, routed)           0.000     1.998    i_compositor/SpriteNxDN[8]
    SLICE_X57Y26         FDCE                                         r  i_compositor/SpriteNxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.837     2.179    i_compositor/CLK125xCI
    SLICE_X57Y26         FDCE                                         r  i_compositor/SpriteNxDP_reg[8]/C
                         clock pessimism             -0.522     1.657    
    SLICE_X57Y26         FDCE (Hold_fdce_C_D)         0.092     1.749    i_compositor/SpriteNxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 i_compositor/AnimCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_compositor/AnimCntxDP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.580     1.666    i_compositor/CLK125xCI
    SLICE_X68Y31         FDCE                                         r  i_compositor/AnimCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDCE (Prop_fdce_C_Q)         0.141     1.807 r  i_compositor/AnimCntxDP_reg[1]/Q
                         net (fo=7, routed)           0.185     1.992    i_compositor/AnimCntxDP[1]
    SLICE_X68Y31         LUT4 (Prop_lut4_I1_O)        0.042     2.034 r  i_compositor/AnimCntxDP[2]_i_1/O
                         net (fo=1, routed)           0.000     2.034    i_compositor/AnimCntxDN[2]
    SLICE_X68Y31         FDCE                                         r  i_compositor/AnimCntxDP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.845     2.187    i_compositor/CLK125xCI
    SLICE_X68Y31         FDCE                                         r  i_compositor/AnimCntxDP_reg[2]/C
                         clock pessimism             -0.521     1.666    
    SLICE_X68Y31         FDCE (Hold_fdce_C_D)         0.107     1.773    i_compositor/AnimCntxDP_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 i_compositor/AnimCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_compositor/AnimCntxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.189ns (48.824%)  route 0.198ns (51.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.578     1.664    i_compositor/CLK125xCI
    SLICE_X68Y29         FDCE                                         r  i_compositor/AnimCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y29         FDCE (Prop_fdce_C_Q)         0.141     1.805 r  i_compositor/AnimCntxDP_reg[0]/Q
                         net (fo=9, routed)           0.198     2.003    i_compositor/Q[0]
    SLICE_X69Y31         LUT5 (Prop_lut5_I1_O)        0.048     2.051 r  i_compositor/AnimCntxDP[4]_i_1/O
                         net (fo=1, routed)           0.000     2.051    i_compositor/AnimCntxDN[4]
    SLICE_X69Y31         FDCE                                         r  i_compositor/AnimCntxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.845     2.187    i_compositor/CLK125xCI
    SLICE_X69Y31         FDCE                                         r  i_compositor/AnimCntxDP_reg[4]/C
                         clock pessimism             -0.507     1.680    
    SLICE_X69Y31         FDCE (Hold_fdce_C_D)         0.107     1.787    i_compositor/AnimCntxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 i_compositor/AnimCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_compositor/AnimCntxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.183ns (47.989%)  route 0.198ns (52.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.578     1.664    i_compositor/CLK125xCI
    SLICE_X68Y29         FDCE                                         r  i_compositor/AnimCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y29         FDCE (Prop_fdce_C_Q)         0.141     1.805 r  i_compositor/AnimCntxDP_reg[0]/Q
                         net (fo=9, routed)           0.198     2.003    i_compositor/Q[0]
    SLICE_X68Y29         LUT4 (Prop_lut4_I0_O)        0.042     2.045 r  i_compositor/AnimCntxDP[6]_i_1/O
                         net (fo=1, routed)           0.000     2.045    i_compositor/AnimCntxDN[6]
    SLICE_X68Y29         FDCE                                         r  i_compositor/AnimCntxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.843     2.185    i_compositor/CLK125xCI
    SLICE_X68Y29         FDCE                                         r  i_compositor/AnimCntxDP_reg[6]/C
                         clock pessimism             -0.521     1.664    
    SLICE_X68Y29         FDCE (Hold_fdce_C_D)         0.107     1.771    i_compositor/AnimCntxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 i_compositor/SpriteNxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_compositor/SpriteNxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.867%)  route 0.200ns (49.133%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.569     1.655    i_compositor/CLK125xCI
    SLICE_X54Y25         FDCE                                         r  i_compositor/SpriteNxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.164     1.819 r  i_compositor/SpriteNxDP_reg[3]/Q
                         net (fo=6, routed)           0.200     2.019    i_compositor/SpriteNxDP_reg[4]_0[0]
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.043     2.062 r  i_compositor/SpriteNxDP[4]_i_1/O
                         net (fo=1, routed)           0.000     2.062    i_compositor/SpriteNxDN[4]
    SLICE_X54Y25         FDCE                                         r  i_compositor/SpriteNxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.834     2.176    i_compositor/CLK125xCI
    SLICE_X54Y25         FDCE                                         r  i_compositor/SpriteNxDP_reg[4]/C
                         clock pessimism             -0.521     1.655    
    SLICE_X54Y25         FDCE (Hold_fdce_C_D)         0.131     1.786    i_compositor/SpriteNxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 i_compositor/SpriteNxDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_compositor/SpriteNxDP_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.570     1.656    i_compositor/CLK125xCI
    SLICE_X54Y26         FDPE                                         r  i_compositor/SpriteNxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDPE (Prop_fdpe_C_Q)         0.164     1.820 f  i_compositor/SpriteNxDP_reg[0]/Q
                         net (fo=9, routed)           0.187     2.007    i_compositor/SpriteNxDP[0]
    SLICE_X54Y26         LUT1 (Prop_lut1_I0_O)        0.045     2.052 r  i_compositor/SpriteNxDP[0]_i_1/O
                         net (fo=1, routed)           0.000     2.052    i_compositor/SpriteNxDN[0]
    SLICE_X54Y26         FDPE                                         r  i_compositor/SpriteNxDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     2.177    i_compositor/CLK125xCI
    SLICE_X54Y26         FDPE                                         r  i_compositor/SpriteNxDP_reg[0]/C
                         clock pessimism             -0.521     1.656    
    SLICE_X54Y26         FDPE (Hold_fdpe_C_D)         0.120     1.776    i_compositor/SpriteNxDP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125xCI }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y8   i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y8   i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6   i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6   i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y4   i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y4   i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y5   i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y5   i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y6   i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y6   i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X68Y29  i_compositor/AnimCntxDP_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X68Y29  i_compositor/AnimCntxDP_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X68Y31  i_compositor/AnimCntxDP_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X68Y31  i_compositor/AnimCntxDP_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X68Y31  i_compositor/AnimCntxDP_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X68Y31  i_compositor/AnimCntxDP_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X69Y31  i_compositor/AnimCntxDP_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X69Y31  i_compositor/AnimCntxDP_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X69Y31  i_compositor/AnimCntxDP_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X69Y31  i_compositor/AnimCntxDP_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X68Y29  i_compositor/AnimCntxDP_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X68Y29  i_compositor/AnimCntxDP_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X68Y31  i_compositor/AnimCntxDP_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X68Y31  i_compositor/AnimCntxDP_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X68Y31  i_compositor/AnimCntxDP_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X68Y31  i_compositor/AnimCntxDP_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X69Y31  i_compositor/AnimCntxDP_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X69Y31  i_compositor/AnimCntxDP_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X69Y31  i_compositor/AnimCntxDP_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X69Y31  i_compositor/AnimCntxDP_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :          102  Failing Endpoints,  Worst Slack       -5.704ns,  Total Violation     -486.163ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.704ns  (required time - arrival time)
  Source:                 i_pong_fsm/BallYxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (sys_clk_pin rise@16.000ns - clk_out1_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        7.327ns  (logic 2.801ns (38.227%)  route 4.526ns (61.773%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 21.295 - 16.000 ) 
    Source Clock Delay      (SCD):    5.616ns = ( 18.949 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806    15.139    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    15.227 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.116    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.217 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.732    18.949    i_pong_fsm/clk_out1
    SLICE_X25Y21         FDCE                                         r  i_pong_fsm/BallYxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDCE (Prop_fdce_C_Q)         0.419    19.368 f  i_pong_fsm/BallYxDP_reg[4]/Q
                         net (fo=11, routed)          0.507    19.875    i_pong_fsm/Q[4]
    SLICE_X26Y19         LUT1 (Prop_lut1_I0_O)        0.299    20.174 r  i_pong_fsm/RedxSO4_carry_i_16/O
                         net (fo=1, routed)           0.000    20.174    i_pong_fsm/RedxSO4_carry_i_16_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.817 f  i_pong_fsm/RedxSO4_carry_i_10/O[3]
                         net (fo=2, routed)           0.617    21.434    i_vga_controller/RedxSO4_carry[3]
    SLICE_X26Y21         LUT6 (Prop_lut6_I5_O)        0.307    21.741 r  i_vga_controller/RedxSO4_carry_i_1/O
                         net (fo=1, routed)           0.628    22.369    i_compositor/RedxSO4_carry__0_0[3]
    SLICE_X26Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.765 r  i_compositor/RedxSO4_carry/CO[3]
                         net (fo=1, routed)           0.000    22.765    i_compositor/RedxSO4_carry_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.922 f  i_compositor/RedxSO4_carry__0/CO[1]
                         net (fo=9, routed)           0.714    23.636    i_vga_controller/i_blk_mem_gen_1_i_14_3[0]
    SLICE_X26Y25         LUT4 (Prop_lut4_I0_O)        0.332    23.968 f  i_vga_controller/i_blk_mem_gen_1_i_17/O
                         net (fo=12, routed)          0.483    24.451    i_vga_controller/i_blk_mem_gen_1_i_17_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I1_O)        0.124    24.575 r  i_vga_controller/i_blk_mem_gen_1_i_19/O
                         net (fo=8, routed)           0.495    25.070    i_vga_controller/i_blk_mem_gen_1_i_19_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124    25.194 r  i_vga_controller/i_blk_mem_gen_1_i_14/O
                         net (fo=6, routed)           1.083    26.277    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y6          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    16.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380    17.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293    19.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.531    21.295    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.295    
                         clock uncertainty           -0.157    21.139    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    20.573    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.573    
                         arrival time                         -26.277    
  -------------------------------------------------------------------
                         slack                                 -5.704    

Slack (VIOLATED) :        -5.642ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (sys_clk_pin rise@16.000ns - clk_out1_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        7.469ns  (logic 3.982ns (53.314%)  route 3.487ns (46.686%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 21.370 - 16.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 18.943 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806    15.139    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    15.227 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.116    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.217 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.726    18.943    i_vga_controller/CLK
    SLICE_X27Y25         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDCE (Prop_fdce_C_Q)         0.456    19.399 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica/Q
                         net (fo=48, routed)          0.961    20.360    i_vga_controller/VStatexDP[1]_repN
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.124    20.484 r  i_vga_controller/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    20.484    i_compositor/i_blk_mem_gen_1_i_29_1[0]
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.016 r  i_compositor/plusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.009    21.025    i_compositor/plusOp_inferred__5/i__carry_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.359 r  i_compositor/plusOp_inferred__5/i__carry__0/O[1]
                         net (fo=2, routed)           0.556    21.915    i_compositor/plusOp_inferred__5/i__carry__0_n_6
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.303    22.218 r  i_compositor/RdAddrSpritexD0_carry_i_3/O
                         net (fo=1, routed)           0.000    22.218    i_compositor/RdAddrSpritexD0_carry_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.768 r  i_compositor/RdAddrSpritexD0_carry/CO[3]
                         net (fo=1, routed)           0.009    22.777    i_compositor/RdAddrSpritexD0_carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.999 r  i_compositor/RdAddrSpritexD0_carry__0/O[0]
                         net (fo=1, routed)           0.469    23.468    i_vga_controller/S[3]
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    24.168 r  i_vga_controller/i_blk_mem_gen_1_i_16/CO[3]
                         net (fo=1, routed)           0.009    24.177    i_vga_controller/i_blk_mem_gen_1_i_16_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.511 f  i_vga_controller/i_blk_mem_gen_1_i_15/O[1]
                         net (fo=2, routed)           0.327    24.838    i_vga_controller/i_compositor/RdAddrSpritexD0[13]
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.303    25.141 f  i_vga_controller/i_blk_mem_gen_1_i_1/O
                         net (fo=6, routed)           0.805    25.946    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X23Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.070 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_comp/O
                         net (fo=1, routed)           0.342    26.412    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y4          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    16.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380    17.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293    19.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.606    21.370    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.370    
                         clock uncertainty           -0.157    21.214    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    20.771    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.771    
                         arrival time                         -26.412    
  -------------------------------------------------------------------
                         slack                                 -5.642    

Slack (VIOLATED) :        -5.617ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (sys_clk_pin rise@16.000ns - clk_out1_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        7.365ns  (logic 3.982ns (54.067%)  route 3.383ns (45.933%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 21.290 - 16.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 18.943 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806    15.139    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    15.227 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.116    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.217 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.726    18.943    i_vga_controller/CLK
    SLICE_X27Y25         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDCE (Prop_fdce_C_Q)         0.456    19.399 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica/Q
                         net (fo=48, routed)          0.961    20.360    i_vga_controller/VStatexDP[1]_repN
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.124    20.484 r  i_vga_controller/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    20.484    i_compositor/i_blk_mem_gen_1_i_29_1[0]
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.016 r  i_compositor/plusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.009    21.025    i_compositor/plusOp_inferred__5/i__carry_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.359 r  i_compositor/plusOp_inferred__5/i__carry__0/O[1]
                         net (fo=2, routed)           0.556    21.915    i_compositor/plusOp_inferred__5/i__carry__0_n_6
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.303    22.218 r  i_compositor/RdAddrSpritexD0_carry_i_3/O
                         net (fo=1, routed)           0.000    22.218    i_compositor/RdAddrSpritexD0_carry_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.768 r  i_compositor/RdAddrSpritexD0_carry/CO[3]
                         net (fo=1, routed)           0.009    22.777    i_compositor/RdAddrSpritexD0_carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.999 r  i_compositor/RdAddrSpritexD0_carry__0/O[0]
                         net (fo=1, routed)           0.469    23.468    i_vga_controller/S[3]
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    24.168 r  i_vga_controller/i_blk_mem_gen_1_i_16/CO[3]
                         net (fo=1, routed)           0.009    24.177    i_vga_controller/i_blk_mem_gen_1_i_16_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.511 f  i_vga_controller/i_blk_mem_gen_1_i_15/O[1]
                         net (fo=2, routed)           0.327    24.838    i_vga_controller/i_compositor/RdAddrSpritexD0[13]
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.303    25.141 f  i_vga_controller/i_blk_mem_gen_1_i_1/O
                         net (fo=6, routed)           0.702    25.843    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X33Y27         LUT2 (Prop_lut2_I0_O)        0.124    25.967 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.341    26.308    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    16.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380    17.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293    19.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.526    21.290    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.290    
                         clock uncertainty           -0.157    21.134    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    20.691    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.691    
                         arrival time                         -26.308    
  -------------------------------------------------------------------
                         slack                                 -5.617    

Slack (VIOLATED) :        -5.598ns  (required time - arrival time)
  Source:                 i_pong_fsm/BallYxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (sys_clk_pin rise@16.000ns - clk_out1_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        7.213ns  (logic 2.801ns (38.830%)  route 4.412ns (61.170%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 21.287 - 16.000 ) 
    Source Clock Delay      (SCD):    5.616ns = ( 18.949 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806    15.139    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    15.227 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.116    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.217 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.732    18.949    i_pong_fsm/clk_out1
    SLICE_X25Y21         FDCE                                         r  i_pong_fsm/BallYxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDCE (Prop_fdce_C_Q)         0.419    19.368 f  i_pong_fsm/BallYxDP_reg[4]/Q
                         net (fo=11, routed)          0.507    19.875    i_pong_fsm/Q[4]
    SLICE_X26Y19         LUT1 (Prop_lut1_I0_O)        0.299    20.174 r  i_pong_fsm/RedxSO4_carry_i_16/O
                         net (fo=1, routed)           0.000    20.174    i_pong_fsm/RedxSO4_carry_i_16_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.817 f  i_pong_fsm/RedxSO4_carry_i_10/O[3]
                         net (fo=2, routed)           0.617    21.434    i_vga_controller/RedxSO4_carry[3]
    SLICE_X26Y21         LUT6 (Prop_lut6_I5_O)        0.307    21.741 r  i_vga_controller/RedxSO4_carry_i_1/O
                         net (fo=1, routed)           0.628    22.369    i_compositor/RedxSO4_carry__0_0[3]
    SLICE_X26Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.765 r  i_compositor/RedxSO4_carry/CO[3]
                         net (fo=1, routed)           0.000    22.765    i_compositor/RedxSO4_carry_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.922 f  i_compositor/RedxSO4_carry__0/CO[1]
                         net (fo=9, routed)           0.714    23.636    i_vga_controller/i_blk_mem_gen_1_i_14_3[0]
    SLICE_X26Y25         LUT4 (Prop_lut4_I0_O)        0.332    23.968 f  i_vga_controller/i_blk_mem_gen_1_i_17/O
                         net (fo=12, routed)          0.483    24.451    i_vga_controller/i_blk_mem_gen_1_i_17_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I1_O)        0.124    24.575 r  i_vga_controller/i_blk_mem_gen_1_i_19/O
                         net (fo=8, routed)           0.348    24.923    i_vga_controller/i_blk_mem_gen_1_i_19_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I5_O)        0.124    25.047 r  i_vga_controller/i_blk_mem_gen_1_i_11/O
                         net (fo=6, routed)           1.116    26.163    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y8          RAMB18E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    16.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380    17.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293    19.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.523    21.287    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y8          RAMB18E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    21.287    
                         clock uncertainty           -0.157    21.131    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    20.565    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.565    
                         arrival time                         -26.163    
  -------------------------------------------------------------------
                         slack                                 -5.598    

Slack (VIOLATED) :        -5.574ns  (required time - arrival time)
  Source:                 i_pong_fsm/BallYxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (sys_clk_pin rise@16.000ns - clk_out1_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        7.280ns  (logic 2.801ns (38.474%)  route 4.479ns (61.526%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 21.378 - 16.000 ) 
    Source Clock Delay      (SCD):    5.616ns = ( 18.949 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806    15.139    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    15.227 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.116    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.217 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.732    18.949    i_pong_fsm/clk_out1
    SLICE_X25Y21         FDCE                                         r  i_pong_fsm/BallYxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDCE (Prop_fdce_C_Q)         0.419    19.368 f  i_pong_fsm/BallYxDP_reg[4]/Q
                         net (fo=11, routed)          0.507    19.875    i_pong_fsm/Q[4]
    SLICE_X26Y19         LUT1 (Prop_lut1_I0_O)        0.299    20.174 r  i_pong_fsm/RedxSO4_carry_i_16/O
                         net (fo=1, routed)           0.000    20.174    i_pong_fsm/RedxSO4_carry_i_16_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.817 f  i_pong_fsm/RedxSO4_carry_i_10/O[3]
                         net (fo=2, routed)           0.617    21.434    i_vga_controller/RedxSO4_carry[3]
    SLICE_X26Y21         LUT6 (Prop_lut6_I5_O)        0.307    21.741 r  i_vga_controller/RedxSO4_carry_i_1/O
                         net (fo=1, routed)           0.628    22.369    i_compositor/RedxSO4_carry__0_0[3]
    SLICE_X26Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.765 r  i_compositor/RedxSO4_carry/CO[3]
                         net (fo=1, routed)           0.000    22.765    i_compositor/RedxSO4_carry_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.922 f  i_compositor/RedxSO4_carry__0/CO[1]
                         net (fo=9, routed)           0.714    23.636    i_vga_controller/i_blk_mem_gen_1_i_14_3[0]
    SLICE_X26Y25         LUT4 (Prop_lut4_I0_O)        0.332    23.968 f  i_vga_controller/i_blk_mem_gen_1_i_17/O
                         net (fo=12, routed)          0.483    24.451    i_vga_controller/i_blk_mem_gen_1_i_17_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I1_O)        0.124    24.575 r  i_vga_controller/i_blk_mem_gen_1_i_19/O
                         net (fo=8, routed)           0.348    24.923    i_vga_controller/i_blk_mem_gen_1_i_19_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I5_O)        0.124    25.047 r  i_vga_controller/i_blk_mem_gen_1_i_11/O
                         net (fo=6, routed)           1.182    26.230    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y6          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    16.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380    17.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293    19.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.614    21.378    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.378    
                         clock uncertainty           -0.157    21.222    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    20.656    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.656    
                         arrival time                         -26.230    
  -------------------------------------------------------------------
                         slack                                 -5.574    

Slack (VIOLATED) :        -5.560ns  (required time - arrival time)
  Source:                 i_pong_fsm/BallYxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (sys_clk_pin rise@16.000ns - clk_out1_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        7.183ns  (logic 2.801ns (38.994%)  route 4.382ns (61.006%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 21.295 - 16.000 ) 
    Source Clock Delay      (SCD):    5.616ns = ( 18.949 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806    15.139    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    15.227 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.116    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.217 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.732    18.949    i_pong_fsm/clk_out1
    SLICE_X25Y21         FDCE                                         r  i_pong_fsm/BallYxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDCE (Prop_fdce_C_Q)         0.419    19.368 f  i_pong_fsm/BallYxDP_reg[4]/Q
                         net (fo=11, routed)          0.507    19.875    i_pong_fsm/Q[4]
    SLICE_X26Y19         LUT1 (Prop_lut1_I0_O)        0.299    20.174 r  i_pong_fsm/RedxSO4_carry_i_16/O
                         net (fo=1, routed)           0.000    20.174    i_pong_fsm/RedxSO4_carry_i_16_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.817 f  i_pong_fsm/RedxSO4_carry_i_10/O[3]
                         net (fo=2, routed)           0.617    21.434    i_vga_controller/RedxSO4_carry[3]
    SLICE_X26Y21         LUT6 (Prop_lut6_I5_O)        0.307    21.741 r  i_vga_controller/RedxSO4_carry_i_1/O
                         net (fo=1, routed)           0.628    22.369    i_compositor/RedxSO4_carry__0_0[3]
    SLICE_X26Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.765 r  i_compositor/RedxSO4_carry/CO[3]
                         net (fo=1, routed)           0.000    22.765    i_compositor/RedxSO4_carry_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.922 f  i_compositor/RedxSO4_carry__0/CO[1]
                         net (fo=9, routed)           0.714    23.636    i_vga_controller/i_blk_mem_gen_1_i_14_3[0]
    SLICE_X26Y25         LUT4 (Prop_lut4_I0_O)        0.332    23.968 f  i_vga_controller/i_blk_mem_gen_1_i_17/O
                         net (fo=12, routed)          0.483    24.451    i_vga_controller/i_blk_mem_gen_1_i_17_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I1_O)        0.124    24.575 r  i_vga_controller/i_blk_mem_gen_1_i_19/O
                         net (fo=8, routed)           0.491    25.066    i_vga_controller/i_blk_mem_gen_1_i_19_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I2_O)        0.124    25.190 r  i_vga_controller/i_blk_mem_gen_1_i_10/O
                         net (fo=6, routed)           0.943    26.132    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y6          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    16.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380    17.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293    19.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.531    21.295    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.295    
                         clock uncertainty           -0.157    21.139    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    20.573    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.573    
                         arrival time                         -26.132    
  -------------------------------------------------------------------
                         slack                                 -5.560    

Slack (VIOLATED) :        -5.558ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (sys_clk_pin rise@16.000ns - clk_out1_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        7.389ns  (logic 3.982ns (53.891%)  route 3.407ns (46.109%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 21.373 - 16.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 18.943 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806    15.139    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    15.227 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.116    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.217 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.726    18.943    i_vga_controller/CLK
    SLICE_X27Y25         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDCE (Prop_fdce_C_Q)         0.456    19.399 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica/Q
                         net (fo=48, routed)          0.961    20.360    i_vga_controller/VStatexDP[1]_repN
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.124    20.484 r  i_vga_controller/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    20.484    i_compositor/i_blk_mem_gen_1_i_29_1[0]
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.016 r  i_compositor/plusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.009    21.025    i_compositor/plusOp_inferred__5/i__carry_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.359 r  i_compositor/plusOp_inferred__5/i__carry__0/O[1]
                         net (fo=2, routed)           0.556    21.915    i_compositor/plusOp_inferred__5/i__carry__0_n_6
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.303    22.218 r  i_compositor/RdAddrSpritexD0_carry_i_3/O
                         net (fo=1, routed)           0.000    22.218    i_compositor/RdAddrSpritexD0_carry_i_3_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.768 r  i_compositor/RdAddrSpritexD0_carry/CO[3]
                         net (fo=1, routed)           0.009    22.777    i_compositor/RdAddrSpritexD0_carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.999 r  i_compositor/RdAddrSpritexD0_carry__0/O[0]
                         net (fo=1, routed)           0.469    23.468    i_vga_controller/S[3]
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    24.168 r  i_vga_controller/i_blk_mem_gen_1_i_16/CO[3]
                         net (fo=1, routed)           0.009    24.177    i_vga_controller/i_blk_mem_gen_1_i_16_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.511 r  i_vga_controller/i_blk_mem_gen_1_i_15/O[1]
                         net (fo=2, routed)           0.327    24.838    i_vga_controller/i_compositor/RdAddrSpritexD0[13]
    SLICE_X30Y25         LUT5 (Prop_lut5_I0_O)        0.303    25.141 r  i_vga_controller/i_blk_mem_gen_1_i_1/O
                         net (fo=6, routed)           0.616    25.757    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[13]
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.124    25.881 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.452    26.332    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    16.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380    17.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293    19.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.609    21.373    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.373    
                         clock uncertainty           -0.157    21.217    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    20.774    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.774    
                         arrival time                         -26.332    
  -------------------------------------------------------------------
                         slack                                 -5.558    

Slack (VIOLATED) :        -5.554ns  (required time - arrival time)
  Source:                 i_pong_fsm/BallYxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (sys_clk_pin rise@16.000ns - clk_out1_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        7.177ns  (logic 2.801ns (39.026%)  route 4.376ns (60.974%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 21.295 - 16.000 ) 
    Source Clock Delay      (SCD):    5.616ns = ( 18.949 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806    15.139    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    15.227 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.116    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.217 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.732    18.949    i_pong_fsm/clk_out1
    SLICE_X25Y21         FDCE                                         r  i_pong_fsm/BallYxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDCE (Prop_fdce_C_Q)         0.419    19.368 f  i_pong_fsm/BallYxDP_reg[4]/Q
                         net (fo=11, routed)          0.507    19.875    i_pong_fsm/Q[4]
    SLICE_X26Y19         LUT1 (Prop_lut1_I0_O)        0.299    20.174 r  i_pong_fsm/RedxSO4_carry_i_16/O
                         net (fo=1, routed)           0.000    20.174    i_pong_fsm/RedxSO4_carry_i_16_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.817 f  i_pong_fsm/RedxSO4_carry_i_10/O[3]
                         net (fo=2, routed)           0.617    21.434    i_vga_controller/RedxSO4_carry[3]
    SLICE_X26Y21         LUT6 (Prop_lut6_I5_O)        0.307    21.741 r  i_vga_controller/RedxSO4_carry_i_1/O
                         net (fo=1, routed)           0.628    22.369    i_compositor/RedxSO4_carry__0_0[3]
    SLICE_X26Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.765 r  i_compositor/RedxSO4_carry/CO[3]
                         net (fo=1, routed)           0.000    22.765    i_compositor/RedxSO4_carry_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.922 f  i_compositor/RedxSO4_carry__0/CO[1]
                         net (fo=9, routed)           0.714    23.636    i_vga_controller/i_blk_mem_gen_1_i_14_3[0]
    SLICE_X26Y25         LUT4 (Prop_lut4_I0_O)        0.332    23.968 f  i_vga_controller/i_blk_mem_gen_1_i_17/O
                         net (fo=12, routed)          0.483    24.451    i_vga_controller/i_blk_mem_gen_1_i_17_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I1_O)        0.124    24.575 r  i_vga_controller/i_blk_mem_gen_1_i_19/O
                         net (fo=8, routed)           0.477    25.052    i_vga_controller/i_blk_mem_gen_1_i_19_n_0
    SLICE_X27Y27         LUT6 (Prop_lut6_I2_O)        0.124    25.176 r  i_vga_controller/i_blk_mem_gen_1_i_8/O
                         net (fo=6, routed)           0.950    26.127    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y6          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    16.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380    17.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293    19.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.531    21.295    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.295    
                         clock uncertainty           -0.157    21.139    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    20.573    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.573    
                         arrival time                         -26.127    
  -------------------------------------------------------------------
                         slack                                 -5.554    

Slack (VIOLATED) :        -5.542ns  (required time - arrival time)
  Source:                 i_pong_fsm/BallYxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (sys_clk_pin rise@16.000ns - clk_out1_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        7.158ns  (logic 2.801ns (39.132%)  route 4.357ns (60.868%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 21.287 - 16.000 ) 
    Source Clock Delay      (SCD):    5.616ns = ( 18.949 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806    15.139    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    15.227 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.116    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.217 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.732    18.949    i_pong_fsm/clk_out1
    SLICE_X25Y21         FDCE                                         r  i_pong_fsm/BallYxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDCE (Prop_fdce_C_Q)         0.419    19.368 f  i_pong_fsm/BallYxDP_reg[4]/Q
                         net (fo=11, routed)          0.507    19.875    i_pong_fsm/Q[4]
    SLICE_X26Y19         LUT1 (Prop_lut1_I0_O)        0.299    20.174 r  i_pong_fsm/RedxSO4_carry_i_16/O
                         net (fo=1, routed)           0.000    20.174    i_pong_fsm/RedxSO4_carry_i_16_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.817 f  i_pong_fsm/RedxSO4_carry_i_10/O[3]
                         net (fo=2, routed)           0.617    21.434    i_vga_controller/RedxSO4_carry[3]
    SLICE_X26Y21         LUT6 (Prop_lut6_I5_O)        0.307    21.741 r  i_vga_controller/RedxSO4_carry_i_1/O
                         net (fo=1, routed)           0.628    22.369    i_compositor/RedxSO4_carry__0_0[3]
    SLICE_X26Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.765 r  i_compositor/RedxSO4_carry/CO[3]
                         net (fo=1, routed)           0.000    22.765    i_compositor/RedxSO4_carry_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.922 f  i_compositor/RedxSO4_carry__0/CO[1]
                         net (fo=9, routed)           0.714    23.636    i_vga_controller/i_blk_mem_gen_1_i_14_3[0]
    SLICE_X26Y25         LUT4 (Prop_lut4_I0_O)        0.332    23.968 f  i_vga_controller/i_blk_mem_gen_1_i_17/O
                         net (fo=12, routed)          0.483    24.451    i_vga_controller/i_blk_mem_gen_1_i_17_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I1_O)        0.124    24.575 r  i_vga_controller/i_blk_mem_gen_1_i_19/O
                         net (fo=8, routed)           0.477    25.052    i_vga_controller/i_blk_mem_gen_1_i_19_n_0
    SLICE_X27Y27         LUT6 (Prop_lut6_I2_O)        0.124    25.176 r  i_vga_controller/i_blk_mem_gen_1_i_8/O
                         net (fo=6, routed)           0.931    26.107    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y8          RAMB18E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    16.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380    17.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293    19.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.523    21.287    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y8          RAMB18E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    21.287    
                         clock uncertainty           -0.157    21.131    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    20.565    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.565    
                         arrival time                         -26.107    
  -------------------------------------------------------------------
                         slack                                 -5.542    

Slack (VIOLATED) :        -5.522ns  (required time - arrival time)
  Source:                 i_pong_fsm/BallYxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (sys_clk_pin rise@16.000ns - clk_out1_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        7.221ns  (logic 2.801ns (38.792%)  route 4.420ns (61.208%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 21.370 - 16.000 ) 
    Source Clock Delay      (SCD):    5.616ns = ( 18.949 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806    15.139    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    15.227 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.116    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.217 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.732    18.949    i_pong_fsm/clk_out1
    SLICE_X25Y21         FDCE                                         r  i_pong_fsm/BallYxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDCE (Prop_fdce_C_Q)         0.419    19.368 f  i_pong_fsm/BallYxDP_reg[4]/Q
                         net (fo=11, routed)          0.507    19.875    i_pong_fsm/Q[4]
    SLICE_X26Y19         LUT1 (Prop_lut1_I0_O)        0.299    20.174 r  i_pong_fsm/RedxSO4_carry_i_16/O
                         net (fo=1, routed)           0.000    20.174    i_pong_fsm/RedxSO4_carry_i_16_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.817 f  i_pong_fsm/RedxSO4_carry_i_10/O[3]
                         net (fo=2, routed)           0.617    21.434    i_vga_controller/RedxSO4_carry[3]
    SLICE_X26Y21         LUT6 (Prop_lut6_I5_O)        0.307    21.741 r  i_vga_controller/RedxSO4_carry_i_1/O
                         net (fo=1, routed)           0.628    22.369    i_compositor/RedxSO4_carry__0_0[3]
    SLICE_X26Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.765 r  i_compositor/RedxSO4_carry/CO[3]
                         net (fo=1, routed)           0.000    22.765    i_compositor/RedxSO4_carry_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.922 f  i_compositor/RedxSO4_carry__0/CO[1]
                         net (fo=9, routed)           0.714    23.636    i_vga_controller/i_blk_mem_gen_1_i_14_3[0]
    SLICE_X26Y25         LUT4 (Prop_lut4_I0_O)        0.332    23.968 f  i_vga_controller/i_blk_mem_gen_1_i_17/O
                         net (fo=12, routed)          0.483    24.451    i_vga_controller/i_blk_mem_gen_1_i_17_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I1_O)        0.124    24.575 r  i_vga_controller/i_blk_mem_gen_1_i_19/O
                         net (fo=8, routed)           0.480    25.055    i_vga_controller/i_blk_mem_gen_1_i_19_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I2_O)        0.124    25.179 r  i_vga_controller/i_blk_mem_gen_1_i_9/O
                         net (fo=6, routed)           0.991    26.170    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y4          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    16.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380    17.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293    19.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.606    21.370    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.370    
                         clock uncertainty           -0.157    21.214    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    20.648    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.648    
                         arrival time                         -26.170    
  -------------------------------------------------------------------
                         slack                                 -5.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.576     1.777    i_vga_controller/CLK
    SLICE_X25Y24         FDCE                                         r  i_vga_controller/VCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDCE (Prop_fdce_C_Q)         0.141     1.918 r  i_vga_controller/VCntxDP_reg[3]/Q
                         net (fo=17, routed)          0.456     2.374    i_vga_controller/VCntxDP_reg_n_0_[3]
    SLICE_X29Y26         LUT6 (Prop_lut6_I3_O)        0.045     2.419 r  i_vga_controller/i_blk_mem_gen_1_i_7/O
                         net (fo=6, routed)           0.441     2.860    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.893     2.236    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.236    
                         clock uncertainty            0.157     2.392    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.575    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.186ns (17.512%)  route 0.876ns (82.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.576     1.777    i_vga_controller/CLK
    SLICE_X25Y24         FDCE                                         r  i_vga_controller/VCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDCE (Prop_fdce_C_Q)         0.141     1.918 r  i_vga_controller/VCntxDP_reg[3]/Q
                         net (fo=17, routed)          0.456     2.374    i_vga_controller/VCntxDP_reg_n_0_[3]
    SLICE_X29Y26         LUT6 (Prop_lut6_I3_O)        0.045     2.419 r  i_vga_controller/i_blk_mem_gen_1_i_7/O
                         net (fo=6, routed)           0.420     2.839    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.860     2.203    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.203    
                         clock uncertainty            0.157     2.359    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.542    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.186ns (17.450%)  route 0.880ns (82.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.576     1.777    i_vga_controller/CLK
    SLICE_X27Y25         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDCE (Prop_fdce_C_Q)         0.141     1.918 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica/Q
                         net (fo=48, routed)          0.511     2.429    i_vga_controller/VStatexDP[1]_repN
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.474 r  i_vga_controller/i_blk_mem_gen_1_i_10/O
                         net (fo=6, routed)           0.369     2.843    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.860     2.203    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.203    
                         clock uncertainty            0.157     2.359    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.542    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.186ns (16.720%)  route 0.926ns (83.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.576     1.777    i_vga_controller/CLK
    SLICE_X25Y24         FDCE                                         r  i_vga_controller/VCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDCE (Prop_fdce_C_Q)         0.141     1.918 r  i_vga_controller/VCntxDP_reg[3]/Q
                         net (fo=17, routed)          0.456     2.374    i_vga_controller/VCntxDP_reg_n_0_[3]
    SLICE_X29Y26         LUT6 (Prop_lut6_I3_O)        0.045     2.419 r  i_vga_controller/i_blk_mem_gen_1_i_7/O
                         net (fo=6, routed)           0.470     2.890    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y6          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     2.241    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.241    
                         clock uncertainty            0.157     2.397    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.580    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.186ns (16.744%)  route 0.925ns (83.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.576     1.777    i_vga_controller/CLK
    SLICE_X25Y24         FDCE                                         r  i_vga_controller/VCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDCE (Prop_fdce_C_Q)         0.141     1.918 r  i_vga_controller/VCntxDP_reg[3]/Q
                         net (fo=17, routed)          0.456     2.374    i_vga_controller/VCntxDP_reg_n_0_[3]
    SLICE_X29Y26         LUT6 (Prop_lut6_I3_O)        0.045     2.419 r  i_vga_controller/i_blk_mem_gen_1_i_7/O
                         net (fo=6, routed)           0.469     2.888    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y4          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.890     2.233    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.233    
                         clock uncertainty            0.157     2.389    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.572    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.186ns (16.771%)  route 0.923ns (83.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.549     1.750    i_pong_fsm/clk_out1
    SLICE_X33Y24         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.141     1.891 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=15, routed)          0.522     2.413    i_vga_controller/p_1_out_carry[2]
    SLICE_X28Y27         LUT6 (Prop_lut6_I4_O)        0.045     2.458 r  i_vga_controller/i_blk_mem_gen_1_i_11/O
                         net (fo=6, routed)           0.401     2.859    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.860     2.203    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.203    
                         clock uncertainty            0.157     2.359    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.542    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.186ns (16.534%)  route 0.939ns (83.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.576     1.777    i_vga_controller/CLK
    SLICE_X27Y25         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDCE (Prop_fdce_C_Q)         0.141     1.918 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica/Q
                         net (fo=48, routed)          0.511     2.429    i_vga_controller/VStatexDP[1]_repN
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.474 r  i_vga_controller/i_blk_mem_gen_1_i_10/O
                         net (fo=6, routed)           0.428     2.902    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.893     2.236    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.236    
                         clock uncertainty            0.157     2.392    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.575    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.186ns (17.028%)  route 0.906ns (82.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.576     1.777    i_vga_controller/CLK
    SLICE_X27Y25         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDCE (Prop_fdce_C_Q)         0.141     1.918 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica/Q
                         net (fo=48, routed)          0.511     2.429    i_vga_controller/VStatexDP[1]_repN
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.474 r  i_vga_controller/i_blk_mem_gen_1_i_10/O
                         net (fo=6, routed)           0.395     2.869    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y8          RAMB18E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     2.200    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y8          RAMB18E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     2.200    
                         clock uncertainty            0.157     2.356    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.539    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.916%)  route 0.914ns (83.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.576     1.777    i_vga_controller/CLK
    SLICE_X25Y24         FDCE                                         r  i_vga_controller/VCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDCE (Prop_fdce_C_Q)         0.141     1.918 r  i_vga_controller/VCntxDP_reg[3]/Q
                         net (fo=17, routed)          0.456     2.374    i_vga_controller/VCntxDP_reg_n_0_[3]
    SLICE_X29Y26         LUT6 (Prop_lut6_I3_O)        0.045     2.419 r  i_vga_controller/i_blk_mem_gen_1_i_7/O
                         net (fo=6, routed)           0.458     2.877    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y8          RAMB18E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     2.200    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y8          RAMB18E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     2.200    
                         clock uncertainty            0.157     2.356    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.539    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_compositor/SpriteNxDP_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.276ns (31.193%)  route 0.609ns (68.807%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.569     1.770    i_vga_controller/CLK
    SLICE_X56Y23         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDCE (Prop_fdce_C_Q)         0.141     1.911 f  i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica_2/Q
                         net (fo=1, routed)           0.086     1.997    i_vga_controller/VStatexDP[1]_repN_2
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.045     2.042 f  i_vga_controller/VSxSO_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.138     2.180    i_vga_controller/VSxSO_OBUF
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.045     2.225 f  i_vga_controller/BallYxDP[9]_i_5/O
                         net (fo=2, routed)           0.305     2.530    i_vga_controller/BallYxDP[9]_i_5_n_0
    SLICE_X54Y25         LUT6 (Prop_lut6_I3_O)        0.045     2.575 r  i_vga_controller/SpriteNxDP[9]_i_1/O
                         net (fo=10, routed)          0.080     2.655    i_compositor/SpriteNxDP_reg[9]_0[0]
    SLICE_X54Y25         FDCE                                         r  i_compositor/SpriteNxDP_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.834     2.176    i_compositor/CLK125xCI
    SLICE_X54Y25         FDCE                                         r  i_compositor/SpriteNxDP_reg[3]/C
                         clock pessimism              0.000     2.176    
                         clock uncertainty            0.157     2.333    
    SLICE_X54Y25         FDCE (Hold_fdce_C_CE)       -0.016     2.317    i_compositor/SpriteNxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.338    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pong_fsm/BallYxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.800ns  (logic 6.399ns (35.949%)  route 11.401ns (64.051%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806     1.806    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.732     5.616    i_pong_fsm/clk_out1
    SLICE_X25Y21         FDCE                                         r  i_pong_fsm/BallYxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDCE (Prop_fdce_C_Q)         0.419     6.035 f  i_pong_fsm/BallYxDP_reg[4]/Q
                         net (fo=11, routed)          0.507     6.542    i_pong_fsm/Q[4]
    SLICE_X26Y19         LUT1 (Prop_lut1_I0_O)        0.299     6.841 r  i_pong_fsm/RedxSO4_carry_i_16/O
                         net (fo=1, routed)           0.000     6.841    i_pong_fsm/RedxSO4_carry_i_16_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.484 f  i_pong_fsm/RedxSO4_carry_i_10/O[3]
                         net (fo=2, routed)           0.617     8.101    i_vga_controller/RedxSO4_carry[3]
    SLICE_X26Y21         LUT6 (Prop_lut6_I5_O)        0.307     8.408 r  i_vga_controller/RedxSO4_carry_i_1/O
                         net (fo=1, routed)           0.628     9.036    i_compositor/RedxSO4_carry__0_0[3]
    SLICE_X26Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.432 r  i_compositor/RedxSO4_carry/CO[3]
                         net (fo=1, routed)           0.000     9.432    i_compositor/RedxSO4_carry_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.589 r  i_compositor/RedxSO4_carry__0/CO[1]
                         net (fo=9, routed)           0.714    10.303    i_vga_controller/i_blk_mem_gen_1_i_14_3[0]
    SLICE_X26Y25         LUT4 (Prop_lut4_I0_O)        0.332    10.635 r  i_vga_controller/i_blk_mem_gen_1_i_17/O
                         net (fo=12, routed)          1.983    12.618    i_vga_controller/i_blk_mem_gen_1_i_17_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.742 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.709    14.451    i_vga_controller/GreenxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.575 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.244    19.818    GreenxSO_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.598    23.416 r  GreenxSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.416    GreenxSO[3]
    T10                                                               r  GreenxSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pong_fsm/BallYxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.698ns  (logic 6.406ns (36.194%)  route 11.292ns (63.806%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806     1.806    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.732     5.616    i_pong_fsm/clk_out1
    SLICE_X25Y21         FDCE                                         r  i_pong_fsm/BallYxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDCE (Prop_fdce_C_Q)         0.419     6.035 f  i_pong_fsm/BallYxDP_reg[4]/Q
                         net (fo=11, routed)          0.507     6.542    i_pong_fsm/Q[4]
    SLICE_X26Y19         LUT1 (Prop_lut1_I0_O)        0.299     6.841 r  i_pong_fsm/RedxSO4_carry_i_16/O
                         net (fo=1, routed)           0.000     6.841    i_pong_fsm/RedxSO4_carry_i_16_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.484 f  i_pong_fsm/RedxSO4_carry_i_10/O[3]
                         net (fo=2, routed)           0.617     8.101    i_vga_controller/RedxSO4_carry[3]
    SLICE_X26Y21         LUT6 (Prop_lut6_I5_O)        0.307     8.408 r  i_vga_controller/RedxSO4_carry_i_1/O
                         net (fo=1, routed)           0.628     9.036    i_compositor/RedxSO4_carry__0_0[3]
    SLICE_X26Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.432 r  i_compositor/RedxSO4_carry/CO[3]
                         net (fo=1, routed)           0.000     9.432    i_compositor/RedxSO4_carry_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.589 r  i_compositor/RedxSO4_carry__0/CO[1]
                         net (fo=9, routed)           0.714    10.303    i_vga_controller/i_blk_mem_gen_1_i_14_3[0]
    SLICE_X26Y25         LUT4 (Prop_lut4_I0_O)        0.332    10.635 r  i_vga_controller/i_blk_mem_gen_1_i_17/O
                         net (fo=12, routed)          1.983    12.618    i_vga_controller/i_blk_mem_gen_1_i_17_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.742 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.714    14.456    i_vga_controller/GreenxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.580 r  i_vga_controller/GreenxSO_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.130    19.709    GreenxSO_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.605    23.314 r  GreenxSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.314    GreenxSO[2]
    T11                                                               r  GreenxSO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pong_fsm/BallYxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.292ns  (logic 6.456ns (37.336%)  route 10.836ns (62.664%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806     1.806    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.732     5.616    i_pong_fsm/clk_out1
    SLICE_X25Y21         FDCE                                         r  i_pong_fsm/BallYxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDCE (Prop_fdce_C_Q)         0.419     6.035 f  i_pong_fsm/BallYxDP_reg[4]/Q
                         net (fo=11, routed)          0.507     6.542    i_pong_fsm/Q[4]
    SLICE_X26Y19         LUT1 (Prop_lut1_I0_O)        0.299     6.841 r  i_pong_fsm/RedxSO4_carry_i_16/O
                         net (fo=1, routed)           0.000     6.841    i_pong_fsm/RedxSO4_carry_i_16_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.484 f  i_pong_fsm/RedxSO4_carry_i_10/O[3]
                         net (fo=2, routed)           0.617     8.101    i_vga_controller/RedxSO4_carry[3]
    SLICE_X26Y21         LUT6 (Prop_lut6_I5_O)        0.307     8.408 r  i_vga_controller/RedxSO4_carry_i_1/O
                         net (fo=1, routed)           0.628     9.036    i_compositor/RedxSO4_carry__0_0[3]
    SLICE_X26Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.432 r  i_compositor/RedxSO4_carry/CO[3]
                         net (fo=1, routed)           0.000     9.432    i_compositor/RedxSO4_carry_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.589 r  i_compositor/RedxSO4_carry__0/CO[1]
                         net (fo=9, routed)           0.714    10.303    i_vga_controller/i_blk_mem_gen_1_i_14_3[0]
    SLICE_X26Y25         LUT4 (Prop_lut4_I0_O)        0.332    10.635 r  i_vga_controller/i_blk_mem_gen_1_i_17/O
                         net (fo=12, routed)          1.983    12.618    i_vga_controller/i_blk_mem_gen_1_i_17_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.742 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.669    14.411    i_vga_controller/GreenxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.535 r  i_vga_controller/GreenxSO_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.718    19.253    GreenxSO_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.655    22.908 r  GreenxSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.908    GreenxSO[0]
    W14                                                               r  GreenxSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pong_fsm/BallYxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            RedxSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.197ns  (logic 6.425ns (37.362%)  route 10.772ns (62.638%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806     1.806    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.732     5.616    i_pong_fsm/clk_out1
    SLICE_X25Y21         FDCE                                         r  i_pong_fsm/BallYxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDCE (Prop_fdce_C_Q)         0.419     6.035 f  i_pong_fsm/BallYxDP_reg[4]/Q
                         net (fo=11, routed)          0.507     6.542    i_pong_fsm/Q[4]
    SLICE_X26Y19         LUT1 (Prop_lut1_I0_O)        0.299     6.841 r  i_pong_fsm/RedxSO4_carry_i_16/O
                         net (fo=1, routed)           0.000     6.841    i_pong_fsm/RedxSO4_carry_i_16_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.484 f  i_pong_fsm/RedxSO4_carry_i_10/O[3]
                         net (fo=2, routed)           0.617     8.101    i_vga_controller/RedxSO4_carry[3]
    SLICE_X26Y21         LUT6 (Prop_lut6_I5_O)        0.307     8.408 r  i_vga_controller/RedxSO4_carry_i_1/O
                         net (fo=1, routed)           0.628     9.036    i_compositor/RedxSO4_carry__0_0[3]
    SLICE_X26Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.432 r  i_compositor/RedxSO4_carry/CO[3]
                         net (fo=1, routed)           0.000     9.432    i_compositor/RedxSO4_carry_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.589 r  i_compositor/RedxSO4_carry__0/CO[1]
                         net (fo=9, routed)           0.714    10.303    i_vga_controller/i_blk_mem_gen_1_i_14_3[0]
    SLICE_X26Y25         LUT4 (Prop_lut4_I0_O)        0.332    10.635 r  i_vga_controller/i_blk_mem_gen_1_i_17/O
                         net (fo=12, routed)          1.866    12.500    i_vga_controller/i_blk_mem_gen_1_i_17_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.124    12.624 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.593    14.217    i_vga_controller/RedxSO_OBUF[3]_inst_i_3_n_0
    SLICE_X68Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.341 r  i_vga_controller/RedxSO_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.847    19.189    RedxSO_OBUF[2]
    Y16                  OBUF (Prop_obuf_I_O)         3.624    22.813 r  RedxSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.813    RedxSO[2]
    Y16                                                               r  RedxSO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pong_fsm/BallYxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.013ns  (logic 6.445ns (37.881%)  route 10.568ns (62.119%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806     1.806    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.732     5.616    i_pong_fsm/clk_out1
    SLICE_X25Y21         FDCE                                         r  i_pong_fsm/BallYxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDCE (Prop_fdce_C_Q)         0.419     6.035 f  i_pong_fsm/BallYxDP_reg[4]/Q
                         net (fo=11, routed)          0.507     6.542    i_pong_fsm/Q[4]
    SLICE_X26Y19         LUT1 (Prop_lut1_I0_O)        0.299     6.841 r  i_pong_fsm/RedxSO4_carry_i_16/O
                         net (fo=1, routed)           0.000     6.841    i_pong_fsm/RedxSO4_carry_i_16_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.484 f  i_pong_fsm/RedxSO4_carry_i_10/O[3]
                         net (fo=2, routed)           0.617     8.101    i_vga_controller/RedxSO4_carry[3]
    SLICE_X26Y21         LUT6 (Prop_lut6_I5_O)        0.307     8.408 r  i_vga_controller/RedxSO4_carry_i_1/O
                         net (fo=1, routed)           0.628     9.036    i_compositor/RedxSO4_carry__0_0[3]
    SLICE_X26Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.432 r  i_compositor/RedxSO4_carry/CO[3]
                         net (fo=1, routed)           0.000     9.432    i_compositor/RedxSO4_carry_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.589 r  i_compositor/RedxSO4_carry__0/CO[1]
                         net (fo=9, routed)           0.714    10.303    i_vga_controller/i_blk_mem_gen_1_i_14_3[0]
    SLICE_X26Y25         LUT4 (Prop_lut4_I0_O)        0.332    10.635 r  i_vga_controller/i_blk_mem_gen_1_i_17/O
                         net (fo=12, routed)          1.983    12.618    i_vga_controller/i_blk_mem_gen_1_i_17_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.742 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.444    14.186    i_vga_controller/GreenxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.310 r  i_vga_controller/GreenxSO_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.675    18.985    GreenxSO_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.644    22.629 r  GreenxSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.629    GreenxSO[1]
    Y14                                                               r  GreenxSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pong_fsm/BallYxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.010ns  (logic 6.359ns (37.383%)  route 10.651ns (62.617%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806     1.806    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.732     5.616    i_pong_fsm/clk_out1
    SLICE_X25Y21         FDCE                                         r  i_pong_fsm/BallYxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDCE (Prop_fdce_C_Q)         0.419     6.035 f  i_pong_fsm/BallYxDP_reg[4]/Q
                         net (fo=11, routed)          0.507     6.542    i_pong_fsm/Q[4]
    SLICE_X26Y19         LUT1 (Prop_lut1_I0_O)        0.299     6.841 r  i_pong_fsm/RedxSO4_carry_i_16/O
                         net (fo=1, routed)           0.000     6.841    i_pong_fsm/RedxSO4_carry_i_16_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.484 f  i_pong_fsm/RedxSO4_carry_i_10/O[3]
                         net (fo=2, routed)           0.617     8.101    i_vga_controller/RedxSO4_carry[3]
    SLICE_X26Y21         LUT6 (Prop_lut6_I5_O)        0.307     8.408 r  i_vga_controller/RedxSO4_carry_i_1/O
                         net (fo=1, routed)           0.628     9.036    i_compositor/RedxSO4_carry__0_0[3]
    SLICE_X26Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.432 r  i_compositor/RedxSO4_carry/CO[3]
                         net (fo=1, routed)           0.000     9.432    i_compositor/RedxSO4_carry_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.589 r  i_compositor/RedxSO4_carry__0/CO[1]
                         net (fo=9, routed)           0.714    10.303    i_vga_controller/i_blk_mem_gen_1_i_14_3[0]
    SLICE_X26Y25         LUT4 (Prop_lut4_I0_O)        0.332    10.635 r  i_vga_controller/i_blk_mem_gen_1_i_17/O
                         net (fo=12, routed)          2.228    12.863    i_vga_controller/i_blk_mem_gen_1_i_17_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.987 r  i_vga_controller/BluexSO_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.490    14.477    i_vga_controller/BluexSO_OBUF[3]_inst_i_2_n_0
    SLICE_X68Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.601 r  i_vga_controller/BluexSO_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.468    19.068    BluexSO_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         3.558    22.626 r  BluexSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.626    BluexSO[1]
    U19                                                               r  BluexSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pong_fsm/BallYxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            RedxSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.789ns  (logic 6.423ns (38.254%)  route 10.367ns (61.746%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806     1.806    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.732     5.616    i_pong_fsm/clk_out1
    SLICE_X25Y21         FDCE                                         r  i_pong_fsm/BallYxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDCE (Prop_fdce_C_Q)         0.419     6.035 f  i_pong_fsm/BallYxDP_reg[4]/Q
                         net (fo=11, routed)          0.507     6.542    i_pong_fsm/Q[4]
    SLICE_X26Y19         LUT1 (Prop_lut1_I0_O)        0.299     6.841 r  i_pong_fsm/RedxSO4_carry_i_16/O
                         net (fo=1, routed)           0.000     6.841    i_pong_fsm/RedxSO4_carry_i_16_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.484 f  i_pong_fsm/RedxSO4_carry_i_10/O[3]
                         net (fo=2, routed)           0.617     8.101    i_vga_controller/RedxSO4_carry[3]
    SLICE_X26Y21         LUT6 (Prop_lut6_I5_O)        0.307     8.408 r  i_vga_controller/RedxSO4_carry_i_1/O
                         net (fo=1, routed)           0.628     9.036    i_compositor/RedxSO4_carry__0_0[3]
    SLICE_X26Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.432 r  i_compositor/RedxSO4_carry/CO[3]
                         net (fo=1, routed)           0.000     9.432    i_compositor/RedxSO4_carry_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.589 r  i_compositor/RedxSO4_carry__0/CO[1]
                         net (fo=9, routed)           0.714    10.303    i_vga_controller/i_blk_mem_gen_1_i_14_3[0]
    SLICE_X26Y25         LUT4 (Prop_lut4_I0_O)        0.332    10.635 r  i_vga_controller/i_blk_mem_gen_1_i_17/O
                         net (fo=12, routed)          1.866    12.500    i_vga_controller/i_blk_mem_gen_1_i_17_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.124    12.624 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.204    13.829    i_vga_controller/RedxSO_OBUF[3]_inst_i_3_n_0
    SLICE_X68Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.953 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.831    18.784    RedxSO_OBUF[3]
    Y17                  OBUF (Prop_obuf_I_O)         3.622    22.405 r  RedxSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.405    RedxSO[3]
    Y17                                                               r  RedxSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pong_fsm/BallYxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.645ns  (logic 6.354ns (38.175%)  route 10.291ns (61.825%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806     1.806    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.732     5.616    i_pong_fsm/clk_out1
    SLICE_X25Y21         FDCE                                         r  i_pong_fsm/BallYxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDCE (Prop_fdce_C_Q)         0.419     6.035 f  i_pong_fsm/BallYxDP_reg[4]/Q
                         net (fo=11, routed)          0.507     6.542    i_pong_fsm/Q[4]
    SLICE_X26Y19         LUT1 (Prop_lut1_I0_O)        0.299     6.841 r  i_pong_fsm/RedxSO4_carry_i_16/O
                         net (fo=1, routed)           0.000     6.841    i_pong_fsm/RedxSO4_carry_i_16_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.484 f  i_pong_fsm/RedxSO4_carry_i_10/O[3]
                         net (fo=2, routed)           0.617     8.101    i_vga_controller/RedxSO4_carry[3]
    SLICE_X26Y21         LUT6 (Prop_lut6_I5_O)        0.307     8.408 r  i_vga_controller/RedxSO4_carry_i_1/O
                         net (fo=1, routed)           0.628     9.036    i_compositor/RedxSO4_carry__0_0[3]
    SLICE_X26Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.432 r  i_compositor/RedxSO4_carry/CO[3]
                         net (fo=1, routed)           0.000     9.432    i_compositor/RedxSO4_carry_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.589 r  i_compositor/RedxSO4_carry__0/CO[1]
                         net (fo=9, routed)           0.714    10.303    i_vga_controller/i_blk_mem_gen_1_i_14_3[0]
    SLICE_X26Y25         LUT4 (Prop_lut4_I0_O)        0.332    10.635 r  i_vga_controller/i_blk_mem_gen_1_i_17/O
                         net (fo=12, routed)          2.228    12.863    i_vga_controller/i_blk_mem_gen_1_i_17_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.987 r  i_vga_controller/BluexSO_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.120    14.107    i_vga_controller/BluexSO_OBUF[3]_inst_i_2_n_0
    SLICE_X68Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.231 r  i_vga_controller/BluexSO_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.477    18.708    BluexSO_OBUF[0]
    U18                  OBUF (Prop_obuf_I_O)         3.553    22.261 r  BluexSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.261    BluexSO[0]
    U18                                                               r  BluexSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pong_fsm/BallYxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.614ns  (logic 6.346ns (38.198%)  route 10.268ns (61.802%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806     1.806    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.732     5.616    i_pong_fsm/clk_out1
    SLICE_X25Y21         FDCE                                         r  i_pong_fsm/BallYxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDCE (Prop_fdce_C_Q)         0.419     6.035 f  i_pong_fsm/BallYxDP_reg[4]/Q
                         net (fo=11, routed)          0.507     6.542    i_pong_fsm/Q[4]
    SLICE_X26Y19         LUT1 (Prop_lut1_I0_O)        0.299     6.841 r  i_pong_fsm/RedxSO4_carry_i_16/O
                         net (fo=1, routed)           0.000     6.841    i_pong_fsm/RedxSO4_carry_i_16_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.484 f  i_pong_fsm/RedxSO4_carry_i_10/O[3]
                         net (fo=2, routed)           0.617     8.101    i_vga_controller/RedxSO4_carry[3]
    SLICE_X26Y21         LUT6 (Prop_lut6_I5_O)        0.307     8.408 r  i_vga_controller/RedxSO4_carry_i_1/O
                         net (fo=1, routed)           0.628     9.036    i_compositor/RedxSO4_carry__0_0[3]
    SLICE_X26Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.432 r  i_compositor/RedxSO4_carry/CO[3]
                         net (fo=1, routed)           0.000     9.432    i_compositor/RedxSO4_carry_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.589 r  i_compositor/RedxSO4_carry__0/CO[1]
                         net (fo=9, routed)           0.714    10.303    i_vga_controller/i_blk_mem_gen_1_i_14_3[0]
    SLICE_X26Y25         LUT4 (Prop_lut4_I0_O)        0.332    10.635 r  i_vga_controller/i_blk_mem_gen_1_i_17/O
                         net (fo=12, routed)          2.228    12.863    i_vga_controller/i_blk_mem_gen_1_i_17_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.987 r  i_vga_controller/BluexSO_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.720    14.707    i_vga_controller/BluexSO_OBUF[3]_inst_i_2_n_0
    SLICE_X68Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.831 r  i_vga_controller/BluexSO_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.854    18.685    BluexSO_OBUF[2]
    W18                  OBUF (Prop_obuf_I_O)         3.545    22.230 r  BluexSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.230    BluexSO[2]
    W18                                                               r  BluexSO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pong_fsm/BallYxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            RedxSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.479ns  (logic 6.374ns (38.681%)  route 10.105ns (61.319%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806     1.806    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.732     5.616    i_pong_fsm/clk_out1
    SLICE_X25Y21         FDCE                                         r  i_pong_fsm/BallYxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDCE (Prop_fdce_C_Q)         0.419     6.035 f  i_pong_fsm/BallYxDP_reg[4]/Q
                         net (fo=11, routed)          0.507     6.542    i_pong_fsm/Q[4]
    SLICE_X26Y19         LUT1 (Prop_lut1_I0_O)        0.299     6.841 r  i_pong_fsm/RedxSO4_carry_i_16/O
                         net (fo=1, routed)           0.000     6.841    i_pong_fsm/RedxSO4_carry_i_16_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.484 f  i_pong_fsm/RedxSO4_carry_i_10/O[3]
                         net (fo=2, routed)           0.617     8.101    i_vga_controller/RedxSO4_carry[3]
    SLICE_X26Y21         LUT6 (Prop_lut6_I5_O)        0.307     8.408 r  i_vga_controller/RedxSO4_carry_i_1/O
                         net (fo=1, routed)           0.628     9.036    i_compositor/RedxSO4_carry__0_0[3]
    SLICE_X26Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.432 r  i_compositor/RedxSO4_carry/CO[3]
                         net (fo=1, routed)           0.000     9.432    i_compositor/RedxSO4_carry_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.589 r  i_compositor/RedxSO4_carry__0/CO[1]
                         net (fo=9, routed)           0.714    10.303    i_vga_controller/i_blk_mem_gen_1_i_14_3[0]
    SLICE_X26Y25         LUT4 (Prop_lut4_I0_O)        0.332    10.635 r  i_vga_controller/i_blk_mem_gen_1_i_17/O
                         net (fo=12, routed)          1.866    12.500    i_vga_controller/i_blk_mem_gen_1_i_17_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.124    12.624 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.596    14.221    i_vga_controller/RedxSO_OBUF[3]_inst_i_3_n_0
    SLICE_X68Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.345 r  i_vga_controller/RedxSO_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.177    18.522    RedxSO_OBUF[1]
    Y19                  OBUF (Prop_obuf_I_O)         3.573    22.095 r  RedxSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.095    RedxSO[1]
    Y19                                                               r  RedxSO[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VSxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.137ns  (logic 1.440ns (45.904%)  route 1.697ns (54.096%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.569     1.770    i_vga_controller/CLK
    SLICE_X56Y23         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDCE (Prop_fdce_C_Q)         0.141     1.911 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]_replica_2/Q
                         net (fo=1, routed)           0.086     1.997    i_vga_controller/VStatexDP[1]_repN_2
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.045     2.042 r  i_vga_controller/VSxSO_OBUF_inst_i_1/O
                         net (fo=4, routed)           1.612     3.653    VSxSO_OBUF
    W16                  OBUF (Prop_obuf_I_O)         1.254     4.907 r  VSxSO_OBUF_inst/O
                         net (fo=0)                   0.000     4.907    VSxSO
    W16                                                               r  VSxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.699ns  (logic 1.477ns (39.922%)  route 2.223ns (60.078%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.572     1.773    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y20         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.141     1.914 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=12, routed)          0.522     2.436    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X82Y24         LUT4 (Prop_lut4_I2_O)        0.045     2.481 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.319     2.801    i_vga_controller/doutb[2]
    SLICE_X68Y24         LUT6 (Prop_lut6_I3_O)        0.045     2.846 r  i_vga_controller/BluexSO_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.381     4.227    BluexSO_OBUF[2]
    W18                  OBUF (Prop_obuf_I_O)         1.246     5.473 r  BluexSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.473    BluexSO[2]
    W18                                                               r  BluexSO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.794ns  (logic 1.473ns (38.835%)  route 2.321ns (61.165%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.572     1.773    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y20         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.141     1.914 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=12, routed)          0.549     2.463    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X74Y6          LUT5 (Prop_lut5_I1_O)        0.045     2.508 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.486     2.994    i_vga_controller/doutb[3]
    SLICE_X68Y24         LUT6 (Prop_lut6_I3_O)        0.045     3.039 r  i_vga_controller/BluexSO_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.286     4.325    BluexSO_OBUF[3]
    W19                  OBUF (Prop_obuf_I_O)         1.242     5.567 r  BluexSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.567    BluexSO[3]
    W19                                                               r  BluexSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.832ns  (logic 1.490ns (38.872%)  route 2.343ns (61.128%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.572     1.773    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y20         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.141     1.914 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=12, routed)          0.390     2.304    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X82Y20         LUT4 (Prop_lut4_I2_O)        0.045     2.349 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.317     2.666    i_vga_controller/doutb[1]
    SLICE_X68Y24         LUT6 (Prop_lut6_I3_O)        0.045     2.711 r  i_vga_controller/BluexSO_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.636     4.347    BluexSO_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         1.259     5.605 r  BluexSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.605    BluexSO[1]
    U19                                                               r  BluexSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.086ns  (logic 1.485ns (36.338%)  route 2.601ns (63.662%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.572     1.773    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y20         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.141     1.914 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=12, routed)          0.518     2.432    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X82Y24         LUT4 (Prop_lut4_I2_O)        0.045     2.477 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.422     2.900    i_vga_controller/doutb[0]
    SLICE_X68Y24         LUT6 (Prop_lut6_I3_O)        0.045     2.945 r  i_vga_controller/BluexSO_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.661     4.605    BluexSO_OBUF[0]
    U18                  OBUF (Prop_obuf_I_O)         1.254     5.859 r  BluexSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.859    BluexSO[0]
    U18                                                               r  BluexSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            RedxSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.222ns  (logic 1.555ns (36.826%)  route 2.667ns (63.174%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.573     1.774    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y19         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.141     1.915 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=12, routed)          0.425     2.340    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X74Y9          LUT5 (Prop_lut5_I3_O)        0.045     2.385 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.441     2.826    i_vga_controller/doutb[10]
    SLICE_X68Y25         LUT6 (Prop_lut6_I3_O)        0.045     2.871 r  i_vga_controller/RedxSO_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.801     4.673    RedxSO_OBUF[2]
    Y16                  OBUF (Prop_obuf_I_O)         1.324     5.996 r  RedxSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.996    RedxSO[2]
    Y16                                                               r  RedxSO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.233ns  (logic 1.586ns (37.462%)  route 2.647ns (62.538%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.573     1.774    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y19         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.141     1.915 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=12, routed)          0.424     2.339    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X74Y9          LUT5 (Prop_lut5_I3_O)        0.045     2.384 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.452     2.836    i_vga_controller/doutb[4]
    SLICE_X69Y24         LUT6 (Prop_lut6_I3_O)        0.045     2.881 r  i_vga_controller/GreenxSO_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.771     4.652    GreenxSO_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.355     6.007 r  GreenxSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.007    GreenxSO[0]
    W14                                                               r  GreenxSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            RedxSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.231ns  (logic 1.505ns (35.563%)  route 2.727ns (64.437%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.577     1.778    i_vga_controller/CLK
    SLICE_X25Y23         FDPE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.919 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=66, routed)          0.339     2.258    i_vga_controller/VStatexDP[0]
    SLICE_X30Y24         LUT2 (Prop_lut2_I1_O)        0.045     2.303 f  i_vga_controller/RedxSO_OBUF[3]_inst_i_2/O
                         net (fo=26, routed)          0.899     3.202    i_vga_controller/RedxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X68Y25         LUT6 (Prop_lut6_I0_O)        0.045     3.247 r  i_vga_controller/RedxSO_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.488     4.736    RedxSO_OBUF[1]
    Y19                  OBUF (Prop_obuf_I_O)         1.274     6.009 r  RedxSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.009    RedxSO[1]
    Y19                                                               r  RedxSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            RedxSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.263ns  (logic 1.511ns (35.442%)  route 2.752ns (64.558%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.577     1.778    i_vga_controller/CLK
    SLICE_X25Y23         FDPE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.919 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=66, routed)          0.339     2.258    i_vga_controller/VStatexDP[0]
    SLICE_X30Y24         LUT2 (Prop_lut2_I1_O)        0.045     2.303 f  i_vga_controller/RedxSO_OBUF[3]_inst_i_2/O
                         net (fo=26, routed)          0.900     3.203    i_vga_controller/RedxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X68Y25         LUT6 (Prop_lut6_I0_O)        0.045     3.248 r  i_vga_controller/RedxSO_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.513     4.761    RedxSO_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         1.280     6.041 r  RedxSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.041    RedxSO[0]
    Y18                                                               r  RedxSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            HSxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.316ns  (logic 1.440ns (33.360%)  route 2.876ns (66.640%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.581     1.782    i_vga_controller/CLK
    SLICE_X29Y18         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDCE (Prop_fdce_C_Q)         0.141     1.923 r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/Q
                         net (fo=128, routed)         1.458     3.382    i_vga_controller/HStatexDP[0]
    SLICE_X69Y26         LUT2 (Prop_lut2_I0_O)        0.045     3.427 r  i_vga_controller/HSxSO_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.418     4.844    HSxSO_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.254     6.098 r  HSxSO_OBUF_inst/O
                         net (fo=0)                   0.000     6.098    HSxSO
    V16                                                               r  HSxSO (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 f  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.806     5.806    i_clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     5.894 f  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     5.908    i_clk_wiz_0/inst/clkfbout_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     0.597    i_clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.647 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.652    i_clk_wiz_0/inst/clkfbout_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GreenxSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.052ns  (logic 6.548ns (38.400%)  route 10.504ns (61.600%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.777     5.851    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.305 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.567     9.872    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[3]
    SLICE_X32Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.552    11.548    i_compositor/douta[6]
    SLICE_X53Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.672 f  i_compositor/GreenxSO_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433    12.105    i_vga_controller/GreenxSO_OBUF[0]_inst_i_1_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.229 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.709    13.938    i_vga_controller/GreenxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.062 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.244    19.305    GreenxSO_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.598    22.903 r  GreenxSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.903    GreenxSO[3]
    T10                                                               r  GreenxSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GreenxSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.950ns  (logic 6.555ns (38.670%)  route 10.395ns (61.330%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.777     5.851    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.305 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.567     9.872    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[3]
    SLICE_X32Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.552    11.548    i_compositor/douta[6]
    SLICE_X53Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.672 f  i_compositor/GreenxSO_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433    12.105    i_vga_controller/GreenxSO_OBUF[0]_inst_i_1_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.229 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.714    13.943    i_vga_controller/GreenxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.067 r  i_vga_controller/GreenxSO_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.130    19.196    GreenxSO_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.605    22.801 r  GreenxSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.801    GreenxSO[2]
    T11                                                               r  GreenxSO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RedxSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.759ns  (logic 6.574ns (39.227%)  route 10.185ns (60.773%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.781     5.855    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     8.309 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.509     9.818    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[5].ram.ram_douta[6]
    SLICE_X32Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.942 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           1.359    11.301    i_compositor/douta[9]
    SLICE_X53Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.425 f  i_compositor/RedxSO_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.877    12.302    i_vga_controller/RedxSO_OBUF[0]_inst_i_1_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    12.426 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.593    14.019    i_vga_controller/RedxSO_OBUF[3]_inst_i_3_n_0
    SLICE_X68Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.143 r  i_vga_controller/RedxSO_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.847    18.990    RedxSO_OBUF[2]
    Y16                  OBUF (Prop_obuf_I_O)         3.624    22.614 r  RedxSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.614    RedxSO[2]
    Y16                                                               r  RedxSO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GreenxSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.544ns  (logic 6.605ns (39.925%)  route 9.939ns (60.075%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.777     5.851    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.305 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.567     9.872    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[3]
    SLICE_X32Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.552    11.548    i_compositor/douta[6]
    SLICE_X53Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.672 f  i_compositor/GreenxSO_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433    12.105    i_vga_controller/GreenxSO_OBUF[0]_inst_i_1_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.229 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.669    13.898    i_vga_controller/GreenxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.022 r  i_vga_controller/GreenxSO_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.718    18.740    GreenxSO_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.655    22.395 r  GreenxSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.395    GreenxSO[0]
    W14                                                               r  GreenxSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RedxSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.351ns  (logic 6.572ns (40.190%)  route 9.780ns (59.810%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.781     5.855    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     8.309 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.509     9.818    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[5].ram.ram_douta[6]
    SLICE_X32Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.942 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           1.359    11.301    i_compositor/douta[9]
    SLICE_X53Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.425 f  i_compositor/RedxSO_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.877    12.302    i_vga_controller/RedxSO_OBUF[0]_inst_i_1_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    12.426 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.204    13.630    i_vga_controller/RedxSO_OBUF[3]_inst_i_3_n_0
    SLICE_X68Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.754 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.831    18.585    RedxSO_OBUF[3]
    Y17                  OBUF (Prop_obuf_I_O)         3.622    22.206 r  RedxSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.206    RedxSO[3]
    Y17                                                               r  RedxSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GreenxSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.265ns  (logic 6.594ns (40.539%)  route 9.671ns (59.461%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.777     5.851    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.305 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.567     9.872    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[3]
    SLICE_X32Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.552    11.548    i_compositor/douta[6]
    SLICE_X53Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.672 f  i_compositor/GreenxSO_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433    12.105    i_vga_controller/GreenxSO_OBUF[0]_inst_i_1_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.229 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.444    13.673    i_vga_controller/GreenxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I4_O)        0.124    13.797 r  i_vga_controller/GreenxSO_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.675    18.472    GreenxSO_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.644    22.116 r  GreenxSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.116    GreenxSO[1]
    Y14                                                               r  GreenxSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RedxSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.042ns  (logic 6.523ns (40.665%)  route 9.518ns (59.335%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.781     5.855    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     8.309 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.509     9.818    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[5].ram.ram_douta[6]
    SLICE_X32Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.942 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           1.359    11.301    i_compositor/douta[9]
    SLICE_X53Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.425 f  i_compositor/RedxSO_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.877    12.302    i_vga_controller/RedxSO_OBUF[0]_inst_i_1_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    12.426 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.596    14.022    i_vga_controller/RedxSO_OBUF[3]_inst_i_3_n_0
    SLICE_X68Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.146 r  i_vga_controller/RedxSO_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.177    18.323    RedxSO_OBUF[1]
    Y19                  OBUF (Prop_obuf_I_O)         3.573    21.897 r  RedxSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.897    RedxSO[1]
    Y19                                                               r  RedxSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RedxSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.635ns  (logic 6.529ns (41.762%)  route 9.105ns (58.238%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.781     5.855    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     8.309 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.509     9.818    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[5].ram.ram_douta[6]
    SLICE_X32Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.942 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           1.359    11.301    i_compositor/douta[9]
    SLICE_X53Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.425 f  i_compositor/RedxSO_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.877    12.302    i_vga_controller/RedxSO_OBUF[0]_inst_i_1_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    12.426 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.161    13.587    i_vga_controller/RedxSO_OBUF[3]_inst_i_3_n_0
    SLICE_X68Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.711 r  i_vga_controller/RedxSO_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.200    17.911    RedxSO_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         3.579    21.490 r  RedxSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.490    RedxSO[0]
    Y18                                                               r  RedxSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BluexSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.360ns  (logic 6.508ns (42.370%)  route 8.852ns (57.630%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.781     5.855    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.309 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.222     9.531    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[5].ram.ram_douta[0]
    SLICE_X32Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.655 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.229    10.884    i_compositor/douta[3]
    SLICE_X52Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.008 f  i_compositor/BluexSO_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.444    11.452    i_vga_controller/BluexSO_OBUF[0]_inst_i_1_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.576 r  i_vga_controller/BluexSO_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.490    13.065    i_vga_controller/BluexSO_OBUF[3]_inst_i_2_n_0
    SLICE_X68Y24         LUT6 (Prop_lut6_I4_O)        0.124    13.189 r  i_vga_controller/BluexSO_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.468    17.657    BluexSO_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         3.558    21.215 r  BluexSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.215    BluexSO[1]
    U19                                                               r  BluexSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BluexSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.995ns  (logic 6.503ns (43.370%)  route 8.492ns (56.630%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.781     5.855    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.309 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.222     9.531    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[5].ram.ram_douta[0]
    SLICE_X32Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.655 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.229    10.884    i_compositor/douta[3]
    SLICE_X52Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.008 f  i_compositor/BluexSO_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.444    11.452    i_vga_controller/BluexSO_OBUF[0]_inst_i_1_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.576 r  i_vga_controller/BluexSO_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.120    12.696    i_vga_controller/BluexSO_OBUF[3]_inst_i_2_n_0
    SLICE_X68Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.820 r  i_vga_controller/BluexSO_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.477    17.297    BluexSO_OBUF[0]
    U18                  OBUF (Prop_obuf_I_O)         3.553    20.850 r  BluexSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.850    BluexSO[0]
    U18                                                               r  BluexSO[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BluexSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.755ns  (logic 1.496ns (39.854%)  route 2.258ns (60.146%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.578     1.664    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y26         FDRE                                         r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164     1.828 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.271     2.099    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.045     2.144 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.701     2.845    i_vga_controller/douta[3]
    SLICE_X68Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.890 r  i_vga_controller/BluexSO_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.286     4.176    BluexSO_OBUF[3]
    W19                  OBUF (Prop_obuf_I_O)         1.242     5.419 r  BluexSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.419    BluexSO[3]
    W19                                                               r  BluexSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RedxSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.082ns  (logic 1.528ns (37.428%)  route 2.554ns (62.572%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.578     1.664    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y26         FDRE                                         r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164     1.828 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.415     2.243    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X32Y26         LUT6 (Prop_lut6_I4_O)        0.045     2.288 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           0.651     2.939    i_vga_controller/douta[9]
    SLICE_X68Y25         LUT6 (Prop_lut6_I5_O)        0.045     2.984 r  i_vga_controller/RedxSO_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.488     4.472    RedxSO_OBUF[1]
    Y19                  OBUF (Prop_obuf_I_O)         1.274     5.746 r  RedxSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.746    RedxSO[1]
    Y19                                                               r  RedxSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RedxSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.290ns  (logic 1.534ns (35.751%)  route 2.757ns (64.249%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.578     1.664    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y26         FDRE                                         r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164     1.828 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.434     2.262    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X32Y27         LUT6 (Prop_lut6_I4_O)        0.045     2.307 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=2, routed)           0.809     3.117    i_vga_controller/douta[8]
    SLICE_X68Y25         LUT6 (Prop_lut6_I5_O)        0.045     3.162 r  i_vga_controller/RedxSO_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.513     4.675    RedxSO_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         1.280     5.955 r  RedxSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.955    RedxSO[0]
    Y18                                                               r  RedxSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GreenxSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.360ns  (logic 1.597ns (36.635%)  route 2.763ns (63.365%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.578     1.664    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y26         FDRE                                         r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164     1.828 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.269     2.097    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.045     2.142 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           0.759     2.901    i_vga_controller/douta[5]
    SLICE_X69Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.946 r  i_vga_controller/GreenxSO_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.734     4.681    GreenxSO_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.343     6.024 r  GreenxSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.024    GreenxSO[1]
    Y14                                                               r  GreenxSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BluexSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.372ns  (logic 1.884ns (43.089%)  route 2.488ns (56.911%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.681    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y8          RAMB18E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.266 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=2, routed)           0.827     3.093    i_vga_controller/douta[0]
    SLICE_X68Y24         LUT6 (Prop_lut6_I5_O)        0.045     3.138 r  i_vga_controller/BluexSO_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.661     4.799    BluexSO_OBUF[0]
    U18                  OBUF (Prop_obuf_I_O)         1.254     6.053 r  BluexSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.053    BluexSO[0]
    U18                                                               r  BluexSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RedxSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.469ns  (logic 1.553ns (34.738%)  route 2.917ns (65.262%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.578     1.664    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X29Y26         FDRE                                         r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.805 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.380     2.185    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X32Y26         LUT6 (Prop_lut6_I3_O)        0.045     2.230 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=2, routed)           0.735     2.965    i_vga_controller/douta[11]
    SLICE_X68Y25         LUT6 (Prop_lut6_I5_O)        0.045     3.010 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.802     4.812    RedxSO_OBUF[3]
    Y17                  OBUF (Prop_obuf_I_O)         1.322     6.133 r  RedxSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.133    RedxSO[3]
    Y17                                                               r  RedxSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BluexSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.435ns  (logic 1.876ns (42.302%)  route 2.559ns (57.698%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.632     1.719    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.304 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           1.178     3.481    i_vga_controller/douta[2]
    SLICE_X68Y24         LUT6 (Prop_lut6_I5_O)        0.045     3.526 r  i_vga_controller/BluexSO_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.381     4.907    BluexSO_OBUF[2]
    W18                  OBUF (Prop_obuf_I_O)         1.246     6.153 r  BluexSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.153    BluexSO[2]
    W18                                                               r  BluexSO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GreenxSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.499ns  (logic 1.552ns (34.503%)  route 2.947ns (65.497%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.578     1.664    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y26         FDRE                                         r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164     1.828 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.269     2.097    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.045     2.142 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           0.694     2.836    i_vga_controller/douta[7]
    SLICE_X69Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.881 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.984     4.865    GreenxSO_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.298     6.163 r  GreenxSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.163    GreenxSO[3]
    T10                                                               r  GreenxSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GreenxSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.507ns  (logic 1.586ns (35.178%)  route 2.922ns (64.822%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.578     1.664    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X29Y26         FDRE                                         r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.805 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.403     2.208    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.045     2.253 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           0.748     3.001    i_vga_controller/douta[4]
    SLICE_X69Y24         LUT6 (Prop_lut6_I5_O)        0.045     3.046 r  i_vga_controller/GreenxSO_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.771     4.817    GreenxSO_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.355     6.172 r  GreenxSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.172    GreenxSO[0]
    W14                                                               r  GreenxSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RedxSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.602ns  (logic 1.555ns (33.787%)  route 3.047ns (66.213%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.578     1.664    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X29Y26         FDRE                                         r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.805 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.399     2.204    i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.045     2.249 r  i_compositor/i_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=2, routed)           0.846     3.096    i_vga_controller/douta[10]
    SLICE_X68Y25         LUT6 (Prop_lut6_I5_O)        0.045     3.141 r  i_vga_controller/RedxSO_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.801     4.942    RedxSO_OBUF[2]
    Y16                  OBUF (Prop_obuf_I_O)         1.324     6.266 r  RedxSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.266    RedxSO[2]
    Y16                                                               r  RedxSO[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           191 Endpoints
Min Delay           191 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LeftxSI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.217ns  (logic 2.470ns (22.017%)  route 8.747ns (77.983%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=3)
  Clock Path Skew:        4.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  LeftxSI (IN)
                         net (fo=0)                   0.000     0.000    LeftxSI
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  LeftxSI_IBUF_inst/O
                         net (fo=10, routed)          4.963     6.471    i_pong_fsm/LeftxSI_IBUF
    SLICE_X52Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.595 r  i_pong_fsm/PlateXxDP[9]_i_4/O
                         net (fo=14, routed)          2.065     8.660    i_pong_fsm/PlateXxDP[9]_i_4_n_0
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.152     8.812 r  i_pong_fsm/PlateXxDP[5]_i_2/O
                         net (fo=6, routed)           0.718     9.529    i_pong_fsm/PlateXxDP[5]_i_2_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I1_O)        0.360     9.889 f  i_pong_fsm/PlateXxDP[5]_i_4/O
                         net (fo=5, routed)           1.001    10.891    i_pong_fsm/PlateXxDP[5]_i_4_n_0
    SLICE_X34Y18         LUT5 (Prop_lut5_I0_O)        0.326    11.217 r  i_pong_fsm/PlateXxDP[2]_i_1/O
                         net (fo=1, routed)           0.000    11.217    i_pong_fsm/p_0_in[2]
    SLICE_X34Y18         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612     1.612    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     1.695 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.420    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.511 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.483     4.995    i_pong_fsm/clk_out1
    SLICE_X34Y18         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/FSM_sequential_VStatexDP_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.077ns  (logic 1.542ns (13.923%)  route 9.535ns (86.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         9.535    11.077    i_vga_controller/AR[0]
    SLICE_X25Y24         FDCE                                         f  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612     1.612    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     1.695 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.420    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.511 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.552     5.064    i_vga_controller/CLK
    SLICE_X25Y24         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/VCntxDP_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.077ns  (logic 1.542ns (13.923%)  route 9.535ns (86.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         9.535    11.077    i_vga_controller/AR[0]
    SLICE_X25Y24         FDCE                                         f  i_vga_controller/VCntxDP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612     1.612    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     1.695 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.420    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.511 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.552     5.064    i_vga_controller/CLK
    SLICE_X25Y24         FDCE                                         r  i_vga_controller/VCntxDP_reg[1]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/VCntxDP_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.077ns  (logic 1.542ns (13.923%)  route 9.535ns (86.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         9.535    11.077    i_vga_controller/AR[0]
    SLICE_X25Y24         FDCE                                         f  i_vga_controller/VCntxDP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612     1.612    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     1.695 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.420    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.511 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.552     5.064    i_vga_controller/CLK
    SLICE_X25Y24         FDCE                                         r  i_vga_controller/VCntxDP_reg[2]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/VCntxDP_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.077ns  (logic 1.542ns (13.923%)  route 9.535ns (86.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         9.535    11.077    i_vga_controller/AR[0]
    SLICE_X25Y24         FDCE                                         f  i_vga_controller/VCntxDP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612     1.612    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     1.695 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.420    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.511 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.552     5.064    i_vga_controller/CLK
    SLICE_X25Y24         FDCE                                         r  i_vga_controller/VCntxDP_reg[3]/C

Slack:                    inf
  Source:                 LeftxSI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.020ns  (logic 2.470ns (22.410%)  route 8.550ns (77.590%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=3)
  Clock Path Skew:        4.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  LeftxSI (IN)
                         net (fo=0)                   0.000     0.000    LeftxSI
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  LeftxSI_IBUF_inst/O
                         net (fo=10, routed)          4.963     6.471    i_pong_fsm/LeftxSI_IBUF
    SLICE_X52Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.595 r  i_pong_fsm/PlateXxDP[9]_i_4/O
                         net (fo=14, routed)          2.065     8.660    i_pong_fsm/PlateXxDP[9]_i_4_n_0
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.152     8.812 r  i_pong_fsm/PlateXxDP[5]_i_2/O
                         net (fo=6, routed)           0.718     9.529    i_pong_fsm/PlateXxDP[5]_i_2_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I1_O)        0.360     9.889 f  i_pong_fsm/PlateXxDP[5]_i_4/O
                         net (fo=5, routed)           0.804    10.694    i_pong_fsm/PlateXxDP[5]_i_4_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I0_O)        0.326    11.020 r  i_pong_fsm/PlateXxDP[3]_i_1/O
                         net (fo=1, routed)           0.000    11.020    i_pong_fsm/p_0_in[3]
    SLICE_X33Y24         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612     1.612    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     1.695 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.420    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.511 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.475     4.987    i_pong_fsm/clk_out1
    SLICE_X33Y24         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C

Slack:                    inf
  Source:                 LeftxSI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.016ns  (logic 2.470ns (22.419%)  route 8.546ns (77.581%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=3)
  Clock Path Skew:        4.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  LeftxSI (IN)
                         net (fo=0)                   0.000     0.000    LeftxSI
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  LeftxSI_IBUF_inst/O
                         net (fo=10, routed)          4.963     6.471    i_pong_fsm/LeftxSI_IBUF
    SLICE_X52Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.595 r  i_pong_fsm/PlateXxDP[9]_i_4/O
                         net (fo=14, routed)          2.065     8.660    i_pong_fsm/PlateXxDP[9]_i_4_n_0
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.152     8.812 r  i_pong_fsm/PlateXxDP[5]_i_2/O
                         net (fo=6, routed)           0.718     9.529    i_pong_fsm/PlateXxDP[5]_i_2_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I1_O)        0.360     9.889 f  i_pong_fsm/PlateXxDP[5]_i_4/O
                         net (fo=5, routed)           0.800    10.690    i_pong_fsm/PlateXxDP[5]_i_4_n_0
    SLICE_X34Y18         LUT5 (Prop_lut5_I0_O)        0.326    11.016 r  i_pong_fsm/PlateXxDP[1]_i_1/O
                         net (fo=1, routed)           0.000    11.016    i_pong_fsm/p_0_in[1]
    SLICE_X34Y18         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612     1.612    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     1.695 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.420    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.511 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.483     4.995    i_pong_fsm/clk_out1
    SLICE_X34Y18         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C

Slack:                    inf
  Source:                 LeftxSI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.918ns  (logic 2.470ns (22.620%)  route 8.448ns (77.380%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=3)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  LeftxSI (IN)
                         net (fo=0)                   0.000     0.000    LeftxSI
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  LeftxSI_IBUF_inst/O
                         net (fo=10, routed)          4.963     6.471    i_pong_fsm/LeftxSI_IBUF
    SLICE_X52Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.595 f  i_pong_fsm/PlateXxDP[9]_i_4/O
                         net (fo=14, routed)          2.065     8.660    i_pong_fsm/PlateXxDP[9]_i_4_n_0
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.152     8.812 f  i_pong_fsm/PlateXxDP[5]_i_2/O
                         net (fo=6, routed)           0.718     9.529    i_pong_fsm/PlateXxDP[5]_i_2_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I1_O)        0.360     9.889 r  i_pong_fsm/PlateXxDP[5]_i_4/O
                         net (fo=5, routed)           0.702    10.592    i_pong_fsm/PlateXxDP[5]_i_4_n_0
    SLICE_X33Y18         LUT5 (Prop_lut5_I4_O)        0.326    10.918 r  i_pong_fsm/PlateXxDP[4]_i_1/O
                         net (fo=1, routed)           0.000    10.918    i_pong_fsm/p_0_in[4]
    SLICE_X33Y18         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612     1.612    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     1.695 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.420    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.511 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.482     4.994    i_pong_fsm/clk_out1
    SLICE_X33Y18         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_pong_fsm/BallYxDP_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.859ns  (logic 1.542ns (14.202%)  route 9.317ns (85.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         9.317    10.859    i_pong_fsm/AR[0]
    SLICE_X26Y21         FDPE                                         f  i_pong_fsm/BallYxDP_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612     1.612    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     1.695 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.420    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.511 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.557     5.069    i_pong_fsm/clk_out1
    SLICE_X26Y21         FDPE                                         r  i_pong_fsm/BallYxDP_reg[7]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_pong_fsm/BallYxDP_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.859ns  (logic 1.542ns (14.202%)  route 9.317ns (85.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         9.317    10.859    i_pong_fsm/AR[0]
    SLICE_X26Y21         FDPE                                         f  i_pong_fsm/BallYxDP_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612     1.612    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     1.695 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.420    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.511 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.557     5.069    i_pong_fsm/clk_out1
    SLICE_X26Y21         FDPE                                         r  i_pong_fsm/BallYxDP_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_mandelbrot/CRExDP_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.990ns  (logic 0.309ns (15.548%)  route 1.681ns (84.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         1.681     1.990    i_mandelbrot/RSTxRI_IBUF
    SLICE_X100Y9         FDCE                                         f  i_mandelbrot/CRExDP_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     0.864    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.880     2.402    i_mandelbrot/clk_out1
    SLICE_X100Y9         FDCE                                         r  i_mandelbrot/CRExDP_reg[13]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_mandelbrot/ZRExDP_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.990ns  (logic 0.309ns (15.548%)  route 1.681ns (84.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         1.681     1.990    i_mandelbrot/RSTxRI_IBUF
    SLICE_X100Y9         FDCE                                         f  i_mandelbrot/ZRExDP_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     0.864    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.880     2.402    i_mandelbrot/clk_out1
    SLICE_X100Y9         FDCE                                         r  i_mandelbrot/ZRExDP_reg[10]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_mandelbrot/ZRExDP_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.990ns  (logic 0.309ns (15.548%)  route 1.681ns (84.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         1.681     1.990    i_mandelbrot/RSTxRI_IBUF
    SLICE_X100Y9         FDCE                                         f  i_mandelbrot/ZRExDP_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     0.864    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.880     2.402    i_mandelbrot/clk_out1
    SLICE_X100Y9         FDCE                                         r  i_mandelbrot/ZRExDP_reg[11]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_mandelbrot/ZRExDP_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.055ns  (logic 0.309ns (15.062%)  route 1.745ns (84.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         1.745     2.055    i_mandelbrot/RSTxRI_IBUF
    SLICE_X100Y8         FDCE                                         f  i_mandelbrot/ZRExDP_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     0.864    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.880     2.402    i_mandelbrot/clk_out1
    SLICE_X100Y8         FDCE                                         r  i_mandelbrot/ZRExDP_reg[8]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_mandelbrot/ZRExDP_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.055ns  (logic 0.309ns (15.062%)  route 1.745ns (84.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         1.745     2.055    i_mandelbrot/RSTxRI_IBUF
    SLICE_X100Y8         FDCE                                         f  i_mandelbrot/ZRExDP_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     0.864    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.880     2.402    i_mandelbrot/clk_out1
    SLICE_X100Y8         FDCE                                         r  i_mandelbrot/ZRExDP_reg[9]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_mandelbrot/CRExDP_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.097ns  (logic 0.309ns (14.756%)  route 1.788ns (85.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         1.788     2.097    i_mandelbrot/RSTxRI_IBUF
    SLICE_X98Y9          FDCE                                         f  i_mandelbrot/CRExDP_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     0.864    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.880     2.402    i_mandelbrot/clk_out1
    SLICE_X98Y9          FDCE                                         r  i_mandelbrot/CRExDP_reg[6]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_mandelbrot/C_RE_0xDP_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.097ns  (logic 0.309ns (14.756%)  route 1.788ns (85.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         1.788     2.097    i_mandelbrot/RSTxRI_IBUF
    SLICE_X99Y9          FDCE                                         f  i_mandelbrot/C_RE_0xDP_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     0.864    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.880     2.402    i_mandelbrot/clk_out1
    SLICE_X99Y9          FDCE                                         r  i_mandelbrot/C_RE_0xDP_reg[10]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_mandelbrot/C_RE_0xDP_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.097ns  (logic 0.309ns (14.756%)  route 1.788ns (85.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         1.788     2.097    i_mandelbrot/RSTxRI_IBUF
    SLICE_X99Y9          FDCE                                         f  i_mandelbrot/C_RE_0xDP_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     0.864    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.880     2.402    i_mandelbrot/clk_out1
    SLICE_X99Y9          FDCE                                         r  i_mandelbrot/C_RE_0xDP_reg[11]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_mandelbrot/C_RE_0xDP_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.097ns  (logic 0.309ns (14.756%)  route 1.788ns (85.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         1.788     2.097    i_mandelbrot/RSTxRI_IBUF
    SLICE_X99Y9          FDCE                                         f  i_mandelbrot/C_RE_0xDP_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     0.864    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.880     2.402    i_mandelbrot/clk_out1
    SLICE_X99Y9          FDCE                                         r  i_mandelbrot/C_RE_0xDP_reg[12]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_mandelbrot/C_RE_0xDP_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.097ns  (logic 0.309ns (14.756%)  route 1.788ns (85.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         1.788     2.097    i_mandelbrot/RSTxRI_IBUF
    SLICE_X99Y9          FDCE                                         f  i_mandelbrot/C_RE_0xDP_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     0.864    i_clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.880     2.402    i_mandelbrot/clk_out1
    SLICE_X99Y9          FDCE                                         r  i_mandelbrot/C_RE_0xDP_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_compositor/SpriteNxDP_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.759ns  (logic 1.542ns (17.608%)  route 7.216ns (82.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         7.216     8.759    i_compositor/RSTxRI_IBUF
    SLICE_X54Y26         FDPE                                         f  i_compositor/SpriteNxDP_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.538     5.303    i_compositor/CLK125xCI
    SLICE_X54Y26         FDPE                                         r  i_compositor/SpriteNxDP_reg[0]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_compositor/SpriteNxDP_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.447ns  (logic 1.542ns (18.257%)  route 6.905ns (81.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         6.905     8.447    i_compositor/RSTxRI_IBUF
    SLICE_X56Y26         FDCE                                         f  i_compositor/SpriteNxDP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.539     5.304    i_compositor/CLK125xCI
    SLICE_X56Y26         FDCE                                         r  i_compositor/SpriteNxDP_reg[1]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_compositor/SpriteNxDP_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.447ns  (logic 1.542ns (18.257%)  route 6.905ns (81.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         6.905     8.447    i_compositor/RSTxRI_IBUF
    SLICE_X56Y26         FDCE                                         f  i_compositor/SpriteNxDP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.539     5.304    i_compositor/CLK125xCI
    SLICE_X56Y26         FDCE                                         r  i_compositor/SpriteNxDP_reg[2]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_compositor/SpriteNxDP_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.443ns  (logic 1.542ns (18.267%)  route 6.901ns (81.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         6.901     8.443    i_compositor/RSTxRI_IBUF
    SLICE_X57Y26         FDCE                                         f  i_compositor/SpriteNxDP_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.539     5.304    i_compositor/CLK125xCI
    SLICE_X57Y26         FDCE                                         r  i_compositor/SpriteNxDP_reg[6]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_compositor/SpriteNxDP_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.443ns  (logic 1.542ns (18.267%)  route 6.901ns (81.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         6.901     8.443    i_compositor/RSTxRI_IBUF
    SLICE_X57Y26         FDCE                                         f  i_compositor/SpriteNxDP_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.539     5.304    i_compositor/CLK125xCI
    SLICE_X57Y26         FDCE                                         r  i_compositor/SpriteNxDP_reg[7]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_compositor/SpriteNxDP_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.443ns  (logic 1.542ns (18.267%)  route 6.901ns (81.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         6.901     8.443    i_compositor/RSTxRI_IBUF
    SLICE_X57Y26         FDCE                                         f  i_compositor/SpriteNxDP_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.539     5.304    i_compositor/CLK125xCI
    SLICE_X57Y26         FDCE                                         r  i_compositor/SpriteNxDP_reg[8]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_compositor/SpriteNxDP_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.443ns  (logic 1.542ns (18.267%)  route 6.901ns (81.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         6.901     8.443    i_compositor/RSTxRI_IBUF
    SLICE_X57Y26         FDCE                                         f  i_compositor/SpriteNxDP_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.539     5.304    i_compositor/CLK125xCI
    SLICE_X57Y26         FDCE                                         r  i_compositor/SpriteNxDP_reg[9]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_compositor/SpriteNxDP_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.138ns  (logic 1.542ns (18.950%)  route 6.596ns (81.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         6.596     8.138    i_compositor/RSTxRI_IBUF
    SLICE_X54Y25         FDCE                                         f  i_compositor/SpriteNxDP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.536     5.301    i_compositor/CLK125xCI
    SLICE_X54Y25         FDCE                                         r  i_compositor/SpriteNxDP_reg[3]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_compositor/SpriteNxDP_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.138ns  (logic 1.542ns (18.950%)  route 6.596ns (81.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         6.596     8.138    i_compositor/RSTxRI_IBUF
    SLICE_X54Y25         FDCE                                         f  i_compositor/SpriteNxDP_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.536     5.301    i_compositor/CLK125xCI
    SLICE_X54Y25         FDCE                                         r  i_compositor/SpriteNxDP_reg[4]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_compositor/SpriteNxDP_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.138ns  (logic 1.542ns (18.950%)  route 6.596ns (81.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         6.596     8.138    i_compositor/RSTxRI_IBUF
    SLICE_X54Y25         FDCE                                         f  i_compositor/SpriteNxDP_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.536     5.301    i_compositor/CLK125xCI
    SLICE_X54Y25         FDCE                                         r  i_compositor/SpriteNxDP_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_compositor/AnimCntxDP_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.961ns  (logic 0.309ns (10.453%)  route 2.651ns (89.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         2.651     2.961    i_compositor/RSTxRI_IBUF
    SLICE_X69Y31         FDCE                                         f  i_compositor/AnimCntxDP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.845     2.187    i_compositor/CLK125xCI
    SLICE_X69Y31         FDCE                                         r  i_compositor/AnimCntxDP_reg[3]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_compositor/AnimCntxDP_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.961ns  (logic 0.309ns (10.453%)  route 2.651ns (89.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         2.651     2.961    i_compositor/RSTxRI_IBUF
    SLICE_X69Y31         FDCE                                         f  i_compositor/AnimCntxDP_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.845     2.187    i_compositor/CLK125xCI
    SLICE_X69Y31         FDCE                                         r  i_compositor/AnimCntxDP_reg[4]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_compositor/AnimCntxDP_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.965ns  (logic 0.309ns (10.437%)  route 2.656ns (89.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         2.656     2.965    i_compositor/RSTxRI_IBUF
    SLICE_X68Y31         FDCE                                         f  i_compositor/AnimCntxDP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.845     2.187    i_compositor/CLK125xCI
    SLICE_X68Y31         FDCE                                         r  i_compositor/AnimCntxDP_reg[1]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_compositor/AnimCntxDP_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.965ns  (logic 0.309ns (10.437%)  route 2.656ns (89.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         2.656     2.965    i_compositor/RSTxRI_IBUF
    SLICE_X68Y31         FDCE                                         f  i_compositor/AnimCntxDP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.845     2.187    i_compositor/CLK125xCI
    SLICE_X68Y31         FDCE                                         r  i_compositor/AnimCntxDP_reg[2]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_compositor/AnimCntxDP_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.965ns  (logic 0.309ns (10.437%)  route 2.656ns (89.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         2.656     2.965    i_compositor/RSTxRI_IBUF
    SLICE_X68Y31         FDCE                                         f  i_compositor/AnimCntxDP_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.845     2.187    i_compositor/CLK125xCI
    SLICE_X68Y31         FDCE                                         r  i_compositor/AnimCntxDP_reg[5]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_compositor/AnimCntxDP_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.029ns  (logic 0.309ns (10.218%)  route 2.719ns (89.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         2.719     3.029    i_compositor/RSTxRI_IBUF
    SLICE_X68Y29         FDCE                                         f  i_compositor/AnimCntxDP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.843     2.185    i_compositor/CLK125xCI
    SLICE_X68Y29         FDCE                                         r  i_compositor/AnimCntxDP_reg[0]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_compositor/AnimCntxDP_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.029ns  (logic 0.309ns (10.218%)  route 2.719ns (89.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         2.719     3.029    i_compositor/RSTxRI_IBUF
    SLICE_X68Y29         FDCE                                         f  i_compositor/AnimCntxDP_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.843     2.185    i_compositor/CLK125xCI
    SLICE_X68Y29         FDCE                                         r  i_compositor/AnimCntxDP_reg[6]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_compositor/AnimCntxDP_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.029ns  (logic 0.309ns (10.218%)  route 2.719ns (89.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         2.719     3.029    i_compositor/RSTxRI_IBUF
    SLICE_X68Y29         FDCE                                         f  i_compositor/AnimCntxDP_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.843     2.185    i_compositor/CLK125xCI
    SLICE_X68Y29         FDCE                                         r  i_compositor/AnimCntxDP_reg[7]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_compositor/AnimCntxDP_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.029ns  (logic 0.309ns (10.218%)  route 2.719ns (89.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         2.719     3.029    i_compositor/RSTxRI_IBUF
    SLICE_X68Y29         FDCE                                         f  i_compositor/AnimCntxDP_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.843     2.185    i_compositor/CLK125xCI
    SLICE_X68Y29         FDCE                                         r  i_compositor/AnimCntxDP_reg[8]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_compositor/AnimCntxDP_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.029ns  (logic 0.309ns (10.218%)  route 2.719ns (89.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=203, routed)         2.719     3.029    i_compositor/RSTxRI_IBUF
    SLICE_X68Y29         FDCE                                         f  i_compositor/AnimCntxDP_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    CLK125xCI
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK125xCI_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK125xCI_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK125xCI_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.843     2.185    i_compositor/CLK125xCI
    SLICE_X68Y29         FDCE                                         r  i_compositor/AnimCntxDP_reg[9]/C





