Reading timing models for corner nom_tt_025C_1v80…
Reading cell library for the 'nom_tt_025C_1v80' corner at '/home/bala/OpenRAM/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading cell library for the 'nom_tt_025C_1v80' corner at '/home/bala/git_stuff/internship/syn/librelane/sram/sram_128x32/out/sram_128x32_TT.lib'…
Reading top-level netlist at '/home/bala/git_stuff/internship/syn/librelane/runs/RUN_2025-12-08_17-11-38/06-yosys-synthesis/mt_cpu.nl.v'…
Linking design 'mt_cpu' from netlist…
Warning: /home/bala/git_stuff/internship/syn/librelane/runs/RUN_2025-12-08_17-11-38/06-yosys-synthesis/mt_cpu.nl.v line 83761, instance \decode_stage.rf.tgrp_rf1  port din0 size 32 does not match net size 33.
Warning: /home/bala/git_stuff/internship/syn/librelane/runs/RUN_2025-12-08_17-11-38/06-yosys-synthesis/mt_cpu.nl.v line 83761, instance \decode_stage.rf.tgrp_rf1  port dout0 size 32 does not match net size 33.
Warning: /home/bala/git_stuff/internship/syn/librelane/runs/RUN_2025-12-08_17-11-38/06-yosys-synthesis/mt_cpu.nl.v line 83761, instance \decode_stage.rf.tgrp_rf1  port dout1 size 32 does not match net size 33.
Warning: /home/bala/git_stuff/internship/syn/librelane/runs/RUN_2025-12-08_17-11-38/06-yosys-synthesis/mt_cpu.nl.v line 83773, instance \decode_stage.rf.tgrp_rf2  port din0 size 32 does not match net size 33.
Warning: /home/bala/git_stuff/internship/syn/librelane/runs/RUN_2025-12-08_17-11-38/06-yosys-synthesis/mt_cpu.nl.v line 83773, instance \decode_stage.rf.tgrp_rf2  port dout0 size 32 does not match net size 33.
Warning: /home/bala/git_stuff/internship/syn/librelane/runs/RUN_2025-12-08_17-11-38/06-yosys-synthesis/mt_cpu.nl.v line 83773, instance \decode_stage.rf.tgrp_rf2  port dout1 size 32 does not match net size 33.
Reading design constraints file at '/home/bala/git_stuff/internship/syn/librelane/cons.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
