#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Thu Nov 12 11:24:18 2020
# Process ID: 19236
# Current directory: D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab4/lab4_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11328 D:\Computer_Programming\Logic_Designer\LogicDesignLAB\lab4\lab4_FPGA\lab4_FPGA.xpr
# Log file: D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab4/lab4_FPGA/vivado.log
# Journal file: D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab4/lab4_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab4/lab4_FPGA/lab4_FPGA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program_Files/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Nov 12 11:24:48 2020] Launched synth_1...
Run output will be captured here: D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab4/lab4_FPGA/lab4_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Nov 12 11:25:49 2020] Launched impl_1...
Run output will be captured here: D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab4/lab4_FPGA/lab4_FPGA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Nov 12 11:27:08 2020] Launched impl_1...
Run output will be captured here: D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab4/lab4_FPGA/lab4_FPGA.runs/impl_1/runme.log
