

================================================================
== Vivado HLS Report for 'action_generator'
================================================================
* Date:           Thu Jul 25 02:42:26 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        action_generator
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.10|     0.798|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       72|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        -|      -|      441|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      441|       72|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln209_1_fu_290_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln209_fu_224_p2     |     +    |      0|  0|  16|          16|          16|
    |icmp_ln879_1_fu_358_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln879_fu_176_p2    |   icmp   |      0|  0|  13|          16|           2|
    |or_ln544_fu_182_p2      |    or    |      0|  0|   2|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  72|          67|          54|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |action_out_reg1_dst_s   |  16|   0|   16|          0|
    |action_out_reg1_src_1   |  32|   0|   32|          0|
    |action_out_reg1_src_s   |  16|   0|   16|          0|
    |action_out_reg_dst_p    |  16|   0|   16|          0|
    |action_out_reg_src_i    |  32|   0|   32|          0|
    |action_out_reg_src_p    |  16|   0|   16|          0|
    |action_out_valid_reg    |   1|   0|    1|          0|
    |action_out_valid_reg_1  |   1|   0|    1|          0|
    |ap_CS_fsm               |   1|   0|    1|          0|
    |combined_cksum_V        |  32|   0|   32|          0|
    |combined_cksum_final    |  16|   0|   16|          0|
    |ignore_flag1_V          |   1|   0|    1|          0|
    |ignore_flag_V           |   1|   0|    1|          0|
    |meta_in_reg0_action_s   |   2|   0|    2|          0|
    |meta_in_reg0_checksu    |  32|   0|   32|          0|
    |meta_in_reg0_protoco    |  64|   0|   64|          0|
    |meta_in_reg0_src_ip_s   |  32|   0|   32|          0|
    |meta_in_reg_action_V    |   2|   0|    2|          0|
    |meta_in_reg_checksum    |  32|   0|   32|          0|
    |meta_in_reg_protocol    |  64|   0|   64|          0|
    |meta_in_reg_src_ip_V    |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 441|   0|  441|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+--------------+---------------------------+--------------+
|         RTL Ports         | Dir | Bits|   Protocol   |       Source Object       |    C Type    |
+---------------------------+-----+-----+--------------+---------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_none |      action_generator     | return value |
|ap_rst                     |  in |    1| ap_ctrl_none |      action_generator     | return value |
|meta_in_src_ip_V           |  in |   32|    ap_none   |      meta_in_src_ip_V     |    scalar    |
|meta_in_protocol_header_V  |  in |   64|    ap_none   | meta_in_protocol_header_V |    scalar    |
|meta_in_checksum_V         |  in |   32|    ap_none   |     meta_in_checksum_V    |    scalar    |
|meta_in_action_V           |  in |    2|    ap_none   |      meta_in_action_V     |    scalar    |
|payload_cksum_data_V       |  in |   32|    ap_none   |    payload_cksum_data_V   |    scalar    |
|payload_cksum_valid_V      |  in |    1|    ap_none   |   payload_cksum_valid_V   |    scalar    |
|action_out                 | out |   65|    ap_none   |         action_out        |    pointer   |
|action_out_valid_V         | out |    1|    ap_none   |     action_out_valid_V    |    pointer   |
+---------------------------+-----+-----+--------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i65* %action_out), !map !86"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %meta_in_src_ip_V), !map !99"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %meta_in_protocol_header_V), !map !105"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %meta_in_checksum_V), !map !109"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %meta_in_action_V), !map !113"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %payload_cksum_data_V), !map !117"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %payload_cksum_valid_V), !map !121"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %action_out_valid_V), !map !125"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @action_generator_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%payload_cksum_valid_s = call i1 @_ssdm_op_Read.ap_none.i1(i1 %payload_cksum_valid_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:35]   --->   Operation 11 'read' 'payload_cksum_valid_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%payload_cksum_data_V_1 = call i32 @_ssdm_op_Read.ap_none.i32(i32 %payload_cksum_data_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:35]   --->   Operation 12 'read' 'payload_cksum_data_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%meta_in_action_V_rea = call i2 @_ssdm_op_Read.ap_none.i2(i2 %meta_in_action_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:35]   --->   Operation 13 'read' 'meta_in_action_V_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%meta_in_checksum_V_r = call i32 @_ssdm_op_Read.ap_none.i32(i32 %meta_in_checksum_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:35]   --->   Operation 14 'read' 'meta_in_checksum_V_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%meta_in_protocol_hea = call i64 @_ssdm_op_Read.ap_none.i64(i64 %meta_in_protocol_header_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:35]   --->   Operation 15 'read' 'meta_in_protocol_hea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%meta_in_src_ip_V_rea = call i32 @_ssdm_op_Read.ap_none.i32(i32 %meta_in_src_ip_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:35]   --->   Operation 16 'read' 'meta_in_src_ip_V_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:39]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %meta_in_src_ip_V, i64 %meta_in_protocol_header_V, i32 %meta_in_checksum_V, i2 %meta_in_action_V, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:40]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %payload_cksum_data_V, i1 %payload_cksum_valid_V, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:41]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i65* %action_out, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:42]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %action_out_valid_V, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:43]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%action_out_reg1_src_2 = load i32* @action_out_reg1_src_1, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:53]   --->   Operation 22 'load' 'action_out_reg1_src_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%action_out_reg1_src_3 = load i16* @action_out_reg1_src_s, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:54]   --->   Operation 23 'load' 'action_out_reg1_src_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%action_out_reg1_dst_1 = load i16* @action_out_reg1_dst_s, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:55]   --->   Operation 24 'load' 'action_out_reg1_dst_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ignore_flag1_V_load = load i1* @ignore_flag1_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:56]   --->   Operation 25 'load' 'ignore_flag1_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%combined_cksum_final_1 = load i16* @combined_cksum_final, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:56]   --->   Operation 26 'load' 'combined_cksum_final_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.67ns)   --->   "%icmp_ln879 = icmp eq i16 %combined_cksum_final_1, -1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:56]   --->   Operation 27 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.12ns)   --->   "%or_ln544 = or i1 %ignore_flag1_V_load, %icmp_ln879" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:56]   --->   Operation 28 'or' 'or_ln544' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%action_out10_part_se = call i65 @_ssdm_op_BitConcatenate.i65.i1.i16.i16.i32(i1 %or_ln544, i16 %action_out_reg1_dst_1, i16 %action_out_reg1_src_3, i32 %action_out_reg1_src_2)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:56]   --->   Operation 29 'bitconcatenate' 'action_out10_part_se' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i65P(i65* %action_out, i65 %action_out10_part_se)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:56]   --->   Operation 30 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%action_out_valid_reg_2 = load i1* @action_out_valid_reg, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:57]   --->   Operation 31 'load' 'action_out_valid_reg_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %action_out_valid_V, i1 %action_out_valid_reg_2)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:57]   --->   Operation 32 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Val2_s = load i32* @combined_cksum_V, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:60]   --->   Operation 33 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_s, i32 16, i32 31)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:60]   --->   Operation 34 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln357 = trunc i32 %p_Val2_s to i16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:60]   --->   Operation 35 'trunc' 'trunc_ln357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.60ns)   --->   "%add_ln209 = add i16 %p_Result_s, %trunc_ln357" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:60]   --->   Operation 36 'add' 'add_ln209' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "store i16 %add_ln209, i16* @combined_cksum_final, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:60]   --->   Operation 37 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%action_out_reg_src_i_1 = load i32* @action_out_reg_src_i, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:86->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:61]   --->   Operation 38 'load' 'action_out_reg_src_i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "store i32 %action_out_reg_src_i_1, i32* @action_out_reg1_src_1, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:86->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:61]   --->   Operation 39 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%action_out_reg_src_p_1 = load i16* @action_out_reg_src_p, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:86->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:61]   --->   Operation 40 'load' 'action_out_reg_src_p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "store i16 %action_out_reg_src_p_1, i16* @action_out_reg1_src_s, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:86->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:61]   --->   Operation 41 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%action_out_reg_dst_p_1 = load i16* @action_out_reg_dst_p, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:86->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:61]   --->   Operation 42 'load' 'action_out_reg_dst_p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "store i16 %action_out_reg_dst_p_1, i16* @action_out_reg1_dst_s, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:86->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:61]   --->   Operation 43 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%action_out_valid_reg_3 = load i1* @action_out_valid_reg_1, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:62]   --->   Operation 44 'load' 'action_out_valid_reg_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "store i1 %action_out_valid_reg_3, i1* @action_out_valid_reg, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:62]   --->   Operation 45 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%ignore_flag_V_load = load i1* @ignore_flag_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:63]   --->   Operation 46 'load' 'ignore_flag_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "store i1 %ignore_flag_V_load, i1* @ignore_flag1_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:63]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%meta_in_reg_checksum_1 = load i32* @meta_in_reg_checksum, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:65]   --->   Operation 48 'load' 'meta_in_reg_checksum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.66ns)   --->   "%add_ln209_1 = add i32 %payload_cksum_data_V_1, %meta_in_reg_checksum_1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:65]   --->   Operation 49 'add' 'add_ln209_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "store i32 %add_ln209_1, i32* @combined_cksum_V, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:65]   --->   Operation 50 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "store i1 %payload_cksum_valid_s, i1* @action_out_valid_reg_1, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:66]   --->   Operation 51 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%meta_in_reg_src_ip_V_1 = load i32* @meta_in_reg_src_ip_V, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:67]   --->   Operation 52 'load' 'meta_in_reg_src_ip_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "store i32 %meta_in_reg_src_ip_V_1, i32* @action_out_reg_src_i, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:67]   --->   Operation 53 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i64* @meta_in_reg_protocol, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:68]   --->   Operation 54 'load' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_2 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_1, i32 48, i32 63)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:68]   --->   Operation 55 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "store i16 %p_Result_2, i16* @action_out_reg_src_p, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:68]   --->   Operation 56 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_3 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_1, i32 32, i32 47)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:69]   --->   Operation 57 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "store i16 %p_Result_3, i16* @action_out_reg_dst_p, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:69]   --->   Operation 58 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%meta_in_reg_action_V_1 = load i2* @meta_in_reg_action_V, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:70]   --->   Operation 59 'load' 'meta_in_reg_action_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.34ns)   --->   "%icmp_ln879_1 = icmp eq i2 %meta_in_reg_action_V_1, -2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:71]   --->   Operation 60 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "store i1 %icmp_ln879_1, i1* @ignore_flag_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:71]   --->   Operation 61 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%meta_in_reg0_src_ip_1 = load i32* @meta_in_reg0_src_ip_s, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:79->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:74]   --->   Operation 62 'load' 'meta_in_reg0_src_ip_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "store i32 %meta_in_reg0_src_ip_1, i32* @meta_in_reg_src_ip_V, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:79->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:74]   --->   Operation 63 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%meta_in_reg0_protoco_1 = load i64* @meta_in_reg0_protoco, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:79->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:74]   --->   Operation 64 'load' 'meta_in_reg0_protoco_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "store i64 %meta_in_reg0_protoco_1, i64* @meta_in_reg_protocol, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:79->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:74]   --->   Operation 65 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%meta_in_reg0_checksu_1 = load i32* @meta_in_reg0_checksu, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:79->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:74]   --->   Operation 66 'load' 'meta_in_reg0_checksu_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "store i32 %meta_in_reg0_checksu_1, i32* @meta_in_reg_checksum, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:79->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:74]   --->   Operation 67 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%meta_in_reg0_action_1 = load i2* @meta_in_reg0_action_s, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:79->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:74]   --->   Operation 68 'load' 'meta_in_reg0_action_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "store i2 %meta_in_reg0_action_1, i2* @meta_in_reg_action_V, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:79->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:74]   --->   Operation 69 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "store i32 %meta_in_src_ip_V_rea, i32* @meta_in_reg0_src_ip_s, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:79->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:75]   --->   Operation 70 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "store i64 %meta_in_protocol_hea, i64* @meta_in_reg0_protoco, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:79->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:75]   --->   Operation 71 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "store i32 %meta_in_checksum_V_r, i32* @meta_in_reg0_checksu, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:79->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:75]   --->   Operation 72 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "store i2 %meta_in_action_V_rea, i2* @meta_in_reg0_action_s, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:79->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:75]   --->   Operation 73 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "ret void" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_generator.cpp:76]   --->   Operation 74 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ meta_in_src_ip_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ meta_in_protocol_header_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ meta_in_checksum_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ meta_in_action_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ payload_cksum_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ payload_cksum_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ action_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ action_out_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ action_out_reg1_src_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ action_out_reg1_src_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ action_out_reg1_dst_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ignore_flag1_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ combined_cksum_final]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ action_out_valid_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ combined_cksum_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ action_out_reg_src_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ action_out_reg_src_p]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ action_out_reg_dst_p]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ action_out_valid_reg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ignore_flag_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ meta_in_reg_checksum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ meta_in_reg_src_ip_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ meta_in_reg_protocol]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ meta_in_reg_action_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ meta_in_reg0_src_ip_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ meta_in_reg0_protoco]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ meta_in_reg0_checksu]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ meta_in_reg0_action_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
spectopmodule_ln0      (spectopmodule ) [ 00]
payload_cksum_valid_s  (read          ) [ 00]
payload_cksum_data_V_1 (read          ) [ 00]
meta_in_action_V_rea   (read          ) [ 00]
meta_in_checksum_V_r   (read          ) [ 00]
meta_in_protocol_hea   (read          ) [ 00]
meta_in_src_ip_V_rea   (read          ) [ 00]
specinterface_ln39     (specinterface ) [ 00]
specinterface_ln40     (specinterface ) [ 00]
specinterface_ln41     (specinterface ) [ 00]
specinterface_ln42     (specinterface ) [ 00]
specinterface_ln43     (specinterface ) [ 00]
action_out_reg1_src_2  (load          ) [ 00]
action_out_reg1_src_3  (load          ) [ 00]
action_out_reg1_dst_1  (load          ) [ 00]
ignore_flag1_V_load    (load          ) [ 00]
combined_cksum_final_1 (load          ) [ 00]
icmp_ln879             (icmp          ) [ 00]
or_ln544               (or            ) [ 00]
action_out10_part_se   (bitconcatenate) [ 00]
write_ln56             (write         ) [ 00]
action_out_valid_reg_2 (load          ) [ 00]
write_ln57             (write         ) [ 00]
p_Val2_s               (load          ) [ 00]
p_Result_s             (partselect    ) [ 00]
trunc_ln357            (trunc         ) [ 00]
add_ln209              (add           ) [ 00]
store_ln60             (store         ) [ 00]
action_out_reg_src_i_1 (load          ) [ 00]
store_ln86             (store         ) [ 00]
action_out_reg_src_p_1 (load          ) [ 00]
store_ln86             (store         ) [ 00]
action_out_reg_dst_p_1 (load          ) [ 00]
store_ln86             (store         ) [ 00]
action_out_valid_reg_3 (load          ) [ 00]
store_ln62             (store         ) [ 00]
ignore_flag_V_load     (load          ) [ 00]
store_ln63             (store         ) [ 00]
meta_in_reg_checksum_1 (load          ) [ 00]
add_ln209_1            (add           ) [ 00]
store_ln65             (store         ) [ 00]
store_ln66             (store         ) [ 00]
meta_in_reg_src_ip_V_1 (load          ) [ 00]
store_ln67             (store         ) [ 00]
p_Val2_1               (load          ) [ 00]
p_Result_2             (partselect    ) [ 00]
store_ln68             (store         ) [ 00]
p_Result_3             (partselect    ) [ 00]
store_ln69             (store         ) [ 00]
meta_in_reg_action_V_1 (load          ) [ 00]
icmp_ln879_1           (icmp          ) [ 00]
store_ln71             (store         ) [ 00]
meta_in_reg0_src_ip_1  (load          ) [ 00]
store_ln79             (store         ) [ 00]
meta_in_reg0_protoco_1 (load          ) [ 00]
store_ln79             (store         ) [ 00]
meta_in_reg0_checksu_1 (load          ) [ 00]
store_ln79             (store         ) [ 00]
meta_in_reg0_action_1  (load          ) [ 00]
store_ln79             (store         ) [ 00]
store_ln79             (store         ) [ 00]
store_ln79             (store         ) [ 00]
store_ln79             (store         ) [ 00]
store_ln79             (store         ) [ 00]
ret_ln76               (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="meta_in_src_ip_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_in_src_ip_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="meta_in_protocol_header_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_in_protocol_header_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="meta_in_checksum_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_in_checksum_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="meta_in_action_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_in_action_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="payload_cksum_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_cksum_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="payload_cksum_valid_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_cksum_valid_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="action_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="action_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="action_out_valid_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="action_out_valid_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="action_out_reg1_src_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="action_out_reg1_src_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="action_out_reg1_src_s">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="action_out_reg1_src_s"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="action_out_reg1_dst_s">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="action_out_reg1_dst_s"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ignore_flag1_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ignore_flag1_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="combined_cksum_final">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="combined_cksum_final"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="action_out_valid_reg">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="action_out_valid_reg"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="combined_cksum_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="combined_cksum_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="action_out_reg_src_i">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="action_out_reg_src_i"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="action_out_reg_src_p">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="action_out_reg_src_p"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="action_out_reg_dst_p">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="action_out_reg_dst_p"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="action_out_valid_reg_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="action_out_valid_reg_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="ignore_flag_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ignore_flag_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="meta_in_reg_checksum">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_in_reg_checksum"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="meta_in_reg_src_ip_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_in_reg_src_ip_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="meta_in_reg_protocol">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_in_reg_protocol"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="meta_in_reg_action_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_in_reg_action_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="meta_in_reg0_src_ip_s">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_in_reg0_src_ip_s"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="meta_in_reg0_protoco">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_in_reg0_protoco"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="meta_in_reg0_checksu">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_in_reg0_checksu"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="meta_in_reg0_action_s">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_in_reg0_action_s"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="action_generator_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i65.i1.i16.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i65P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="payload_cksum_valid_s_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="payload_cksum_valid_s/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="payload_cksum_data_V_1_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="payload_cksum_data_V_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="meta_in_action_V_rea_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="0"/>
<pin id="120" dir="0" index="1" bw="2" slack="0"/>
<pin id="121" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="meta_in_action_V_rea/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="meta_in_checksum_V_r_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="meta_in_checksum_V_r/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="meta_in_protocol_hea_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="meta_in_protocol_hea/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="meta_in_src_ip_V_rea_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="meta_in_src_ip_V_rea/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln56_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="65" slack="0"/>
<pin id="145" dir="0" index="2" bw="65" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln56/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="write_ln57_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="action_out_reg1_src_2_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="action_out_reg1_src_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="action_out_reg1_src_3_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="action_out_reg1_src_3/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="action_out_reg1_dst_1_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="action_out_reg1_dst_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="ignore_flag1_V_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ignore_flag1_V_load/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="combined_cksum_final_1_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="combined_cksum_final_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln879_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="or_ln544_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln544/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="action_out10_part_se_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="65" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="16" slack="0"/>
<pin id="192" dir="0" index="3" bw="16" slack="0"/>
<pin id="193" dir="0" index="4" bw="32" slack="0"/>
<pin id="194" dir="1" index="5" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="action_out10_part_se/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="action_out_valid_reg_2_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="action_out_valid_reg_2/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_Val2_s_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_Result_s_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="6" slack="0"/>
<pin id="214" dir="0" index="3" bw="6" slack="0"/>
<pin id="215" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln357_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln357/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln209_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln60_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="action_out_reg_src_i_1_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="action_out_reg_src_i_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln86_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="action_out_reg_src_p_1_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="action_out_reg_src_p_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln86_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="action_out_reg_dst_p_1_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="action_out_reg_dst_p_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln86_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="action_out_valid_reg_3_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="action_out_valid_reg_3/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln62_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="ignore_flag_V_load_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ignore_flag_V_load/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln63_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="meta_in_reg_checksum_1_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_in_reg_checksum_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln209_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln65_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln66_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="meta_in_reg_src_ip_V_1_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_in_reg_src_ip_V_1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln67_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_Val2_1_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Result_2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="0"/>
<pin id="325" dir="0" index="2" bw="7" slack="0"/>
<pin id="326" dir="0" index="3" bw="7" slack="0"/>
<pin id="327" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln68_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_Result_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="0"/>
<pin id="341" dir="0" index="2" bw="7" slack="0"/>
<pin id="342" dir="0" index="3" bw="7" slack="0"/>
<pin id="343" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln69_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="meta_in_reg_action_V_1_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="0"/>
<pin id="356" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_in_reg_action_V_1/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln879_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="0"/>
<pin id="360" dir="0" index="1" bw="2" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln71_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="meta_in_reg0_src_ip_1_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_in_reg0_src_ip_1/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln79_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="meta_in_reg0_protoco_1_load_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_in_reg0_protoco_1/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln79_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="meta_in_reg0_checksu_1_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_in_reg0_checksu_1/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln79_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="meta_in_reg0_action_1_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="0"/>
<pin id="402" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_in_reg0_action_1/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln79_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="0"/>
<pin id="406" dir="0" index="1" bw="2" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln79_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln79_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="64" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln79_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln79_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="0" index="1" bw="2" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="62" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="64" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="66" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="64" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="68" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="64" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="84" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="86" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="80" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="168" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="176" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="195"><net_src comp="82" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="182" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="164" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="198"><net_src comp="160" pin="1"/><net_sink comp="188" pin=3"/></net>

<net id="199"><net_src comp="156" pin="1"/><net_sink comp="188" pin=4"/></net>

<net id="200"><net_src comp="188" pin="5"/><net_sink comp="142" pin=2"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="88" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="90" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="92" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="223"><net_src comp="206" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="210" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="20" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="36" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="26" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="38" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="40" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="112" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="286" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="28" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="106" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="42" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="30" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="44" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="94" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="96" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="98" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="336"><net_src comp="322" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="32" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="94" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="318" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="100" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="102" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="352"><net_src comp="338" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="34" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="46" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="104" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="38" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="48" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="42" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="50" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="44" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="52" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="40" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="54" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="46" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="136" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="48" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="130" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="50" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="124" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="52" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="118" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="54" pin="0"/><net_sink comp="428" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: action_out | {1 }
	Port: action_out_valid_V | {1 }
	Port: action_out_reg1_src_1 | {1 }
	Port: action_out_reg1_src_s | {1 }
	Port: action_out_reg1_dst_s | {1 }
	Port: ignore_flag1_V | {1 }
	Port: combined_cksum_final | {1 }
	Port: action_out_valid_reg | {1 }
	Port: combined_cksum_V | {1 }
	Port: action_out_reg_src_i | {1 }
	Port: action_out_reg_src_p | {1 }
	Port: action_out_reg_dst_p | {1 }
	Port: action_out_valid_reg_1 | {1 }
	Port: ignore_flag_V | {1 }
	Port: meta_in_reg_checksum | {1 }
	Port: meta_in_reg_src_ip_V | {1 }
	Port: meta_in_reg_protocol | {1 }
	Port: meta_in_reg_action_V | {1 }
	Port: meta_in_reg0_src_ip_s | {1 }
	Port: meta_in_reg0_protoco | {1 }
	Port: meta_in_reg0_checksu | {1 }
	Port: meta_in_reg0_action_s | {1 }
 - Input state : 
	Port: action_generator : meta_in_src_ip_V | {1 }
	Port: action_generator : meta_in_protocol_header_V | {1 }
	Port: action_generator : meta_in_checksum_V | {1 }
	Port: action_generator : meta_in_action_V | {1 }
	Port: action_generator : payload_cksum_data_V | {1 }
	Port: action_generator : payload_cksum_valid_V | {1 }
	Port: action_generator : action_out_reg1_src_1 | {1 }
	Port: action_generator : action_out_reg1_src_s | {1 }
	Port: action_generator : action_out_reg1_dst_s | {1 }
	Port: action_generator : ignore_flag1_V | {1 }
	Port: action_generator : combined_cksum_final | {1 }
	Port: action_generator : action_out_valid_reg | {1 }
	Port: action_generator : combined_cksum_V | {1 }
	Port: action_generator : action_out_reg_src_i | {1 }
	Port: action_generator : action_out_reg_src_p | {1 }
	Port: action_generator : action_out_reg_dst_p | {1 }
	Port: action_generator : action_out_valid_reg_1 | {1 }
	Port: action_generator : ignore_flag_V | {1 }
	Port: action_generator : meta_in_reg_checksum | {1 }
	Port: action_generator : meta_in_reg_src_ip_V | {1 }
	Port: action_generator : meta_in_reg_protocol | {1 }
	Port: action_generator : meta_in_reg_action_V | {1 }
	Port: action_generator : meta_in_reg0_src_ip_s | {1 }
	Port: action_generator : meta_in_reg0_protoco | {1 }
	Port: action_generator : meta_in_reg0_checksu | {1 }
	Port: action_generator : meta_in_reg0_action_s | {1 }
  - Chain level:
	State 1
		icmp_ln879 : 1
		or_ln544 : 2
		action_out10_part_se : 2
		write_ln56 : 3
		write_ln57 : 1
		p_Result_s : 1
		trunc_ln357 : 1
		add_ln209 : 2
		store_ln60 : 3
		store_ln86 : 1
		store_ln86 : 1
		store_ln86 : 1
		store_ln62 : 1
		store_ln63 : 1
		add_ln209_1 : 1
		store_ln65 : 2
		store_ln67 : 1
		p_Result_2 : 1
		store_ln68 : 2
		p_Result_3 : 1
		store_ln69 : 2
		icmp_ln879_1 : 1
		store_ln71 : 2
		store_ln79 : 1
		store_ln79 : 1
		store_ln79 : 1
		store_ln79 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|    add   |          add_ln209_fu_224          |    0    |    16   |
|          |         add_ln209_1_fu_290         |    0    |    32   |
|----------|------------------------------------|---------|---------|
|   icmp   |          icmp_ln879_fu_176         |    0    |    13   |
|          |         icmp_ln879_1_fu_358        |    0    |    8    |
|----------|------------------------------------|---------|---------|
|    or    |           or_ln544_fu_182          |    0    |    2    |
|----------|------------------------------------|---------|---------|
|          |  payload_cksum_valid_s_read_fu_106 |    0    |    0    |
|          | payload_cksum_data_V_1_read_fu_112 |    0    |    0    |
|   read   |  meta_in_action_V_rea_read_fu_118  |    0    |    0    |
|          |  meta_in_checksum_V_r_read_fu_124  |    0    |    0    |
|          |  meta_in_protocol_hea_read_fu_130  |    0    |    0    |
|          |  meta_in_src_ip_V_rea_read_fu_136  |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |       write_ln56_write_fu_142      |    0    |    0    |
|          |       write_ln57_write_fu_149      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|bitconcatenate|     action_out10_part_se_fu_188    |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |          p_Result_s_fu_210         |    0    |    0    |
|partselect|          p_Result_2_fu_322         |    0    |    0    |
|          |          p_Result_3_fu_338         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |         trunc_ln357_fu_220         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |    71   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   71   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   71   |
+-----------+--------+--------+
