Warning (10268): Verilog HDL information at accessCode.v(75): always construct contains both blocking and non-blocking assignments File: C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v Line: 75
