====================
References
====================

Bibliography
============

RISC-V Specifications
----------------------

[1] A. Waterman and K. Asanović, Eds., "The RISC-V Instruction Set Manual, Volume I: Unprivileged ISA," RISC-V Foundation, Version 20191213, December 2019. [Online]. Available: https://riscv.org/specifications/

[2] A. Waterman and K. Asanović, Eds., "The RISC-V Instruction Set Manual, Volume II: Privileged Architecture," RISC-V Foundation, Version 20211203, December 2021. [Online]. Available: https://riscv.org/specifications/

[3] T. Newsome, "RISC-V External Debug Support," RISC-V Foundation, Version 0.13.2, 2019. [Online]. Available: https://riscv.org/specifications/debug-specification/

[4] "RISC-V Compliance Test Suite," RISC-V Foundation. [Online]. Available: https://github.com/riscv/riscv-compliance

Bus Protocol Specifications
----------------------------

[5] OpenCores Organization, "WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores," Revision B.4, September 2010. [Online]. Available: https://opencores.org/howto/wishbone

[6] R. Herveille, "WISHBONE SoC Architecture Specification," OpenCores, Rev. B.3, 2002.

Textbooks and Educational Resources
------------------------------------

[7] S. Harris and D. Harris, "Digital Design and Computer Architecture, RISC-V Edition," Morgan Kaufmann, 2021.

Hardware Description and Verification
--------------------------------------

[8] IEEE, "IEEE Standard for VHDL Language Reference Manual," IEEE Std 1076-2019, 2019.

[9] IEEE, "IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language," IEEE Std 1800-2017, 2018.

[10] Accellera Systems Initiative, "Universal Verification Methodology (UVM) 1.2 User's Guide," 2014.

Computer Architecture
---------------------

[11] D. A. Patterson and J. L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, RISC-V Edition. Morgan Kaufmann Publishers, 2018.

[12] J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, 6th ed. Morgan Kaufmann Publishers, 2019.

[13] S. L. Harris and D. Harris, Digital Design and Computer Architecture: RISC-V Edition, 1st ed. Morgan Kaufmann Publishers, 2022.

Embedded Systems and SoC Design
--------------------------------

[13] P. Marwedel, Embedded System Design: Embedded Systems, Foundations of Cyber-Physical Systems, and the Internet of Things, 3rd ed. Berlin: Springer, 2018.

[14] M. J. S. Smith, Application-Specific Integrated Circuits. Boston: Addison-Wesley, 1997.

[15] W. Wolf, Modern VLSI Design: System-on-Chip Design, 3rd ed. Upper Saddle River, NJ: Prentice Hall, 2002.

SystemC and High-Level Modeling
--------------------------------

[16] D. C. Black, J. Donovan, B. Bunton, and A. Keist, SystemC: From the Ground Up, 2nd ed. Springer, 2010.

[17] IEEE, "IEEE Standard for Standard SystemC Language Reference Manual," IEEE Std 1666-2011, 2012.

Processor Design
----------------

[18] M. Menge, Moderne Prozessorarchitekturen: Prinzipien und ihre Realisierungen. Berlin: Springer, 2005.

[19] K. Wüst, Mikroprozessortechnik - Grundlagen, Architekturen, Schaltungstechnik und Betrieb von Mikroprozessoren und Mikrocontrollern, 3rd ed. Wiesbaden: Vieweg+Teubner, 2009.

[20] B. Parhami, Computer Architecture: From Microprocessors to Supercomputers. New York: Oxford University Press, 2005.

Security and Verification
--------------------------

[21] S. Bhunia and S. Ray, Fundamentals of IP and SoC Security: Design, Verification, and Debug. Cham, Switzerland: Springer, 2017, ISBN 978-3-319-50055-3.

[22] M. Tehranipoor and C. Wang, Introduction to Hardware Security and Trust. New York: Springer, 2012.

Standards and Specifications
-----------------------------

[23] JEDEC, "DDR4 SDRAM Standard," JESD79-4, JEDEC Solid State Technology Association, 2012.

[24] IEEE, "IEEE Standard for Test Access Port and Boundary-Scan Architecture," IEEE Std 1149.1-2013, 2013.

Online Resources
-----------------

[25] RISC-V International. (2021). "RISC-V Technical Specifications." [Online]. Available: https://riscv.org/technical/specifications/

[26] "RISC-V GNU Compiler Toolchain." [Online]. Available: https://github.com/riscv/riscv-gnu-toolchain

[27] "RISC-V ISA Simulator (Spike)." [Online]. Available: https://github.com/riscv/riscv-isa-sim

[28] "RISC-V Proxy Kernel and Boot Loader." [Online]. Available: https://github.com/riscv/riscv-pk

Tools and Development
----------------------

[29] "OpenOCD - Open On-Chip Debugger." [Online]. Available: http://openocd.org/

[30] "GDB: The GNU Project Debugger." [Online]. Available: https://www.gnu.org/software/gdb/

[31] Xilinx, "Vivado Design Suite User Guide," UG893, 2021.

[32] Intel, "Quartus Prime Software Suite User Guide," 2021.

Academic References
-------------------

[33] K. Asanović et al., "The Rocket Chip Generator," EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2016-17, 2016.

[34] C. Celio, D. A. Patterson, and K. Asanović, "The Berkeley Out-of-Order Machine (BOOM): An Industry-Competitive, Synthesizable, Parameterized RISC-V Processor," EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2015-167, 2015.

[35] Y. Lee et al., "An Agile Approach to Building RISC-V Microprocessors," IEEE Micro, vol. 36, no. 2, pp. 8-20, March-April 2016.

Additional Reading
------------------

[36] A. Jantsch, Modeling Embedded Systems and SoC's: Concurrency and Time in Models of Computation. San Francisco: Morgan Kaufmann, 2004.

[37] E. A. Lee, "Computing Foundations and Practice for Cyber-Physical Systems: A Preliminary Report," Tech. Rep. UCB/EECS-2007-72, EECS Department, University of California, Berkeley, 2007.

[38] D. Giusto, A. Iera, G. Morabito, and L. Atzori, Eds., The Internet of Things, 20th Tyrrhenian Workshop on Digital Communications. Berlin: Springer, 2010.

Methodology and Documentation
------------------------------

[39] IEEE, "IEEE Recommended Practice for Software Requirements Specifications," IEEE Std 830-1998, 1998.

[40] IEEE, "IEEE Standard for System, Software, and Hardware Verification and Validation," IEEE Std 1012-2016, 2017.

Related Standards
-----------------

[41] "OpenCores Organization." [Online]. Available: https://opencores.org/

[42] "lowRISC - Open Source System on Chip." [Online]. Available: https://www.lowrisc.org/

[43] "PULPino: An Open-Source Microcontroller System Based on RISC-V." [Online]. Available: https://github.com/pulp-platform/pulpino

University Course Materials
---------------------------

[44] C. Siemers, "Embedded Systems Engineering 1," Course Material, TU Clausthal, 2014.

[45] Prof. Dr.-Ing. A. Siggelkow, "Spezifikation: How To," Hochschule Ravensburg-Weingarten, 2021.

Document Revision
=================

This reference list follows the IEEE citation style as recommended for engineering documentation. All references have been verified as of November 2025.

**Online Resources:** All URLs were verified accessible as of the document publication date. Due to the dynamic nature of web content, some URLs may change over time.

**Standards:** Reference to standards indicates the version available at the time of specification writing. Users should verify if newer versions exist for their implementation.

Acknowledgments
===============

This specification incorporates knowledge from:

- RISC-V International community and documentation
- Open-source RISC-V processor implementations
- Academic research in computer architecture
- Industry best practices in SoC design

The RISC-V instruction set architecture is developed and maintained by RISC-V International, a non-profit organization.
