==============================================================
File generated on Wed Aug 14 15:39:22 EDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to ' xc7z020clg400-1 '
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-10] Analyzing design file '/home/steve/Graduate_Research/MLP/src/mlp.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:9:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:19:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:29:2
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file /home/steve/Graduate_Research/MLP/src/mlp.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 435.074 ; gain = 0.117 ; free physical = 5173 ; free virtual = 10709
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 435.074 ; gain = 0.117 ; free physical = 5173 ; free virtual = 10710
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 435.102 ; gain = 0.145 ; free physical = 5152 ; free virtual = 10690
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fullyConnected.1' into 'MLP' (/home/steve/Graduate_Research/MLP/src/mlp.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fullyConnected' into 'MLP' (/home/steve/Graduate_Research/MLP/src/mlp.cpp:46) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 563.102 ; gain = 128.145 ; free physical = 5159 ; free virtual = 10690
INFO: [XFORM 203-602] Inlining function 'fullyConnected.1' into 'MLP' (/home/steve/Graduate_Research/MLP/src/mlp.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fullyConnected' into 'MLP' (/home/steve/Graduate_Research/MLP/src/mlp.cpp:46) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:9) to a process function for dataflow in function 'read_image_from_ddr'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:19) to a process function for dataflow in function 'read_from_ddr.3'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:19) to a process function for dataflow in function 'read_from_ddr.2'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:19) to a process function for dataflow in function 'read_from_ddr.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:19) to a process function for dataflow in function 'read_from_ddr'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:29) to a process function for dataflow in function 'output_results'.
INFO: [XFORM 203-712] Applying dataflow to function 'read_image_from_ddr', detected/extracted 1 process function(s): 
	 'read_image_from_ddr_Loop_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'read_from_ddr.3', detected/extracted 1 process function(s): 
	 'read_from_ddr.3_Loop_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'read_from_ddr.2', detected/extracted 1 process function(s): 
	 'read_from_ddr.2_Loop_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'read_from_ddr.1', detected/extracted 1 process function(s): 
	 'read_from_ddr.1_Loop_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'read_from_ddr', detected/extracted 1 process function(s): 
	 'read_from_ddr_Loop_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'output_results', detected/extracted 1 process function(s): 
	 'output_results_Loop_1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 563.102 ; gain = 128.145 ; free physical = 5109 ; free virtual = 10646
WARNING: [XFORM 203-631] Renaming function 'read_image_from_ddr_Loop_1_proc' to 'read_image_from_ddr_' (/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:9:28)
WARNING: [XFORM 203-631] Renaming function 'read_from_ddr_Loop_1_proc' to 'read_from_ddr_Loop_1' (/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:19:28)
WARNING: [XFORM 203-631] Renaming function 'read_from_ddr.3_Loop_1_proc' to 'read_from_ddr.3_Loop' (/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:19:28)
WARNING: [XFORM 203-631] Renaming function 'read_from_ddr.2_Loop_1_proc' to 'read_from_ddr.2_Loop' (/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:19:28)
WARNING: [XFORM 203-631] Renaming function 'read_from_ddr.1_Loop_1_proc' to 'read_from_ddr.1_Loop' (/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:19:28)
WARNING: [XFORM 203-631] Renaming function 'output_results_Loop_1_proc' to 'output_results_Loop_' (/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:29:26)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 626.957 ; gain = 192.000 ; free physical = 5008 ; free virtual = 10545
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MLP' ...
WARNING: [SYN 201-103] Legalizing function name 'read_image_from_ddr_' to 'read_image_from_ddr_s'.
WARNING: [SYN 201-103] Legalizing function name 'read_from_ddr.3_Loop' to 'read_from_ddr_3_Loop'.
WARNING: [SYN 201-103] Legalizing function name 'read_from_ddr.3' to 'read_from_ddr_3'.
WARNING: [SYN 201-103] Legalizing function name 'read_from_ddr.2_Loop' to 'read_from_ddr_2_Loop'.
WARNING: [SYN 201-103] Legalizing function name 'read_from_ddr.2' to 'read_from_ddr_2'.
WARNING: [SYN 201-103] Legalizing function name 'read_from_ddr.1_Loop' to 'read_from_ddr_1_Loop'.
WARNING: [SYN 201-103] Legalizing function name 'read_from_ddr.1' to 'read_from_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'output_results_Loop_' to 'output_results_Loop_s'.
WARNING: [SYN 201-107] Renaming port name 'MLP/image' to 'MLP/image_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'MLP/out' to 'MLP/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_image_from_ddr_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.76 seconds; current allocated memory: 200.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_image_from_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_from_ddr_3_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_from_ddr_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 200.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_from_ddr_2_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 200.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_from_ddr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_from_ddr_1_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_from_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_from_ddr_Loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.944 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_from_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 201.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_results_Loop_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 201.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_results' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 201.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-71] Latency directive discarded for region MLP since it contains subloops.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 201.727 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 202.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_image_from_ddr_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_image_from_ddr_s'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 202.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_image_from_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_image_from_ddr'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 202.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_from_ddr_3_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_from_ddr_3_Loop'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 203.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_from_ddr_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_from_ddr_3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 203.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_from_ddr_2_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_from_ddr_2_Loop'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 203.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_from_ddr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_from_ddr_2'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 204.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_from_ddr_1_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_from_ddr_1_Loop'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 204.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_from_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_from_ddr_1'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 205.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_from_ddr_Loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_from_ddr_Loop_1'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 205.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_from_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_from_ddr'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 205.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_results_Loop_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_results_Loop_s'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 206.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_results' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_results'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 206.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MLP/image_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MLP/l1_w' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MLP/l1_b' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MLP/l2_w' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MLP/l2_b' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MLP/out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MLP' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'MLP_mac_muladd_8s_5ns_20ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MLP_mac_muladd_8s_8ns_26ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 207.724 MB.
INFO: [RTMG 210-278] Implementing memory 'a0_MLP_image_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'a0_MLP_l1_w_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'a0_MLP_l1_b_buf_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'a0_MLP_l1_output_buf_ram (RAM)' using distributed RAMs.
