Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot InstructionDecodeTB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.InstructionDecodeTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "InstructionDecodeTB_time_synth.sdf", for root module "InstructionDecodeTB/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "InstructionDecodeTB_time_synth.sdf", for root module "InstructionDecodeTB/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.register_module
Compiling module xil_defaultlib.register_module_0
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.register_module_1
Compiling module xil_defaultlib.register_module_2
Compiling module xil_defaultlib.register_module_3
Compiling module xil_defaultlib.register_module_4
Compiling module xil_defaultlib.register_module_5
Compiling module xil_defaultlib.register_module_6
Compiling module xil_defaultlib.register_module_7
Compiling module xil_defaultlib.register_module_8
Compiling module xil_defaultlib.register_module_9
Compiling module xil_defaultlib.register_module_10
Compiling module xil_defaultlib.register_module_11
Compiling module xil_defaultlib.register_module_12
Compiling module xil_defaultlib.register_module_13
Compiling module xil_defaultlib.register_module_14
Compiling module xil_defaultlib.register_module_15
Compiling module xil_defaultlib.register_module_16
Compiling module xil_defaultlib.register_module_17
Compiling module xil_defaultlib.register_module_18
Compiling module xil_defaultlib.register_module_19
Compiling module xil_defaultlib.register_module_20
Compiling module xil_defaultlib.register_module_21
Compiling module xil_defaultlib.register_module_22
Compiling module xil_defaultlib.register_module_23
Compiling module xil_defaultlib.register_module_24
Compiling module xil_defaultlib.register_module_25
Compiling module xil_defaultlib.register_module_26
Compiling module xil_defaultlib.register_module_27
Compiling module xil_defaultlib.register_module_28
Compiling module xil_defaultlib.register_module_29
Compiling module xil_defaultlib.register_module_30
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.instruction_decoder
Compiling architecture testbench of entity xil_defaultlib.instructiondecodetb
Built simulation snapshot InstructionDecodeTB_time_synth
