    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; SS_1
SS_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
SS_1__0__MASK EQU 0x10
SS_1__0__PC EQU CYREG_PRT2_PC4
SS_1__0__PORT EQU 2
SS_1__0__SHIFT EQU 4
SS_1__AG EQU CYREG_PRT2_AG
SS_1__AMUX EQU CYREG_PRT2_AMUX
SS_1__BIE EQU CYREG_PRT2_BIE
SS_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SS_1__BYP EQU CYREG_PRT2_BYP
SS_1__CTL EQU CYREG_PRT2_CTL
SS_1__DM0 EQU CYREG_PRT2_DM0
SS_1__DM1 EQU CYREG_PRT2_DM1
SS_1__DM2 EQU CYREG_PRT2_DM2
SS_1__DR EQU CYREG_PRT2_DR
SS_1__INP_DIS EQU CYREG_PRT2_INP_DIS
SS_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SS_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SS_1__LCD_EN EQU CYREG_PRT2_LCD_EN
SS_1__MASK EQU 0x10
SS_1__PORT EQU 2
SS_1__PRT EQU CYREG_PRT2_PRT
SS_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SS_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SS_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SS_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SS_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SS_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SS_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SS_1__PS EQU CYREG_PRT2_PS
SS_1__SHIFT EQU 4
SS_1__SLW EQU CYREG_PRT2_SLW

; PWM_1_PWMUDB
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

; PWM_2_PWMUDB
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
PWM_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
PWM_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_2_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PWM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
PWM_2_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
PWM_2_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PWM_2_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
PWM_2_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
PWM_2_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
PWM_2_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
PWM_2_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

; PWM_3_PWMUDB
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
PWM_3_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_3_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PWM_3_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_3_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_3_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_3_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_3_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_3_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_3_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_3_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_3_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_3_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PWM_3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PWM_3_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
PWM_3_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
PWM_3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PWM_3_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
PWM_3_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
PWM_3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PWM_3_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
PWM_3_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB03_F1

; PWM_4_PWMUDB
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_4_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_4_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
PWM_4_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_4_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
PWM_4_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_4_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_4_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_4_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_4_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_4_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
PWM_4_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWM_4_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWM_4_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_4_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
PWM_4_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
PWM_4_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
PWM_4_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
PWM_4_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
PWM_4_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
PWM_4_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
PWM_4_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
PWM_4_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
PWM_4_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
PWM_4_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
PWM_4_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
PWM_4_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
PWM_4_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
PWM_4_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
PWM_4_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
PWM_4_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
PWM_4_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
PWM_4_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
PWM_4_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL

; Pin_X
Pin_X__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Pin_X__0__MASK EQU 0x01
Pin_X__0__PC EQU CYREG_PRT3_PC0
Pin_X__0__PORT EQU 3
Pin_X__0__SHIFT EQU 0
Pin_X__AG EQU CYREG_PRT3_AG
Pin_X__AMUX EQU CYREG_PRT3_AMUX
Pin_X__BIE EQU CYREG_PRT3_BIE
Pin_X__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_X__BYP EQU CYREG_PRT3_BYP
Pin_X__CTL EQU CYREG_PRT3_CTL
Pin_X__DM0 EQU CYREG_PRT3_DM0
Pin_X__DM1 EQU CYREG_PRT3_DM1
Pin_X__DM2 EQU CYREG_PRT3_DM2
Pin_X__DR EQU CYREG_PRT3_DR
Pin_X__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_X__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_X__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_X__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_X__MASK EQU 0x01
Pin_X__PORT EQU 3
Pin_X__PRT EQU CYREG_PRT3_PRT
Pin_X__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_X__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_X__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_X__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_X__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_X__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_X__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_X__PS EQU CYREG_PRT3_PS
Pin_X__SHIFT EQU 0
Pin_X__SLW EQU CYREG_PRT3_SLW

; Pin_Y
Pin_Y__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Pin_Y__0__MASK EQU 0x02
Pin_Y__0__PC EQU CYREG_PRT3_PC1
Pin_Y__0__PORT EQU 3
Pin_Y__0__SHIFT EQU 1
Pin_Y__AG EQU CYREG_PRT3_AG
Pin_Y__AMUX EQU CYREG_PRT3_AMUX
Pin_Y__BIE EQU CYREG_PRT3_BIE
Pin_Y__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Y__BYP EQU CYREG_PRT3_BYP
Pin_Y__CTL EQU CYREG_PRT3_CTL
Pin_Y__DM0 EQU CYREG_PRT3_DM0
Pin_Y__DM1 EQU CYREG_PRT3_DM1
Pin_Y__DM2 EQU CYREG_PRT3_DM2
Pin_Y__DR EQU CYREG_PRT3_DR
Pin_Y__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Y__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Y__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Y__MASK EQU 0x02
Pin_Y__PORT EQU 3
Pin_Y__PRT EQU CYREG_PRT3_PRT
Pin_Y__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Y__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Y__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Y__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Y__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Y__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Y__PS EQU CYREG_PRT3_PS
Pin_Y__SHIFT EQU 1
Pin_Y__SLW EQU CYREG_PRT3_SLW

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x02
isr_1__INTC_NUMBER EQU 1
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; MISO_1
MISO_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
MISO_1__0__MASK EQU 0x80
MISO_1__0__PC EQU CYREG_PRT2_PC7
MISO_1__0__PORT EQU 2
MISO_1__0__SHIFT EQU 7
MISO_1__AG EQU CYREG_PRT2_AG
MISO_1__AMUX EQU CYREG_PRT2_AMUX
MISO_1__BIE EQU CYREG_PRT2_BIE
MISO_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MISO_1__BYP EQU CYREG_PRT2_BYP
MISO_1__CTL EQU CYREG_PRT2_CTL
MISO_1__DM0 EQU CYREG_PRT2_DM0
MISO_1__DM1 EQU CYREG_PRT2_DM1
MISO_1__DM2 EQU CYREG_PRT2_DM2
MISO_1__DR EQU CYREG_PRT2_DR
MISO_1__INP_DIS EQU CYREG_PRT2_INP_DIS
MISO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MISO_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MISO_1__LCD_EN EQU CYREG_PRT2_LCD_EN
MISO_1__MASK EQU 0x80
MISO_1__PORT EQU 2
MISO_1__PRT EQU CYREG_PRT2_PRT
MISO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MISO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MISO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MISO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MISO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MISO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MISO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MISO_1__PS EQU CYREG_PRT2_PS
MISO_1__SHIFT EQU 7
MISO_1__SLW EQU CYREG_PRT2_SLW

; MOSI_1
MOSI_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
MOSI_1__0__MASK EQU 0x40
MOSI_1__0__PC EQU CYREG_PRT2_PC6
MOSI_1__0__PORT EQU 2
MOSI_1__0__SHIFT EQU 6
MOSI_1__AG EQU CYREG_PRT2_AG
MOSI_1__AMUX EQU CYREG_PRT2_AMUX
MOSI_1__BIE EQU CYREG_PRT2_BIE
MOSI_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MOSI_1__BYP EQU CYREG_PRT2_BYP
MOSI_1__CTL EQU CYREG_PRT2_CTL
MOSI_1__DM0 EQU CYREG_PRT2_DM0
MOSI_1__DM1 EQU CYREG_PRT2_DM1
MOSI_1__DM2 EQU CYREG_PRT2_DM2
MOSI_1__DR EQU CYREG_PRT2_DR
MOSI_1__INP_DIS EQU CYREG_PRT2_INP_DIS
MOSI_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MOSI_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MOSI_1__LCD_EN EQU CYREG_PRT2_LCD_EN
MOSI_1__MASK EQU 0x40
MOSI_1__PORT EQU 2
MOSI_1__PRT EQU CYREG_PRT2_PRT
MOSI_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MOSI_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MOSI_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MOSI_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MOSI_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MOSI_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MOSI_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MOSI_1__PS EQU CYREG_PRT2_PS
MOSI_1__SHIFT EQU 6
MOSI_1__SLW EQU CYREG_PRT2_SLW

; SCLK_1
SCLK_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
SCLK_1__0__MASK EQU 0x20
SCLK_1__0__PC EQU CYREG_PRT2_PC5
SCLK_1__0__PORT EQU 2
SCLK_1__0__SHIFT EQU 5
SCLK_1__AG EQU CYREG_PRT2_AG
SCLK_1__AMUX EQU CYREG_PRT2_AMUX
SCLK_1__BIE EQU CYREG_PRT2_BIE
SCLK_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SCLK_1__BYP EQU CYREG_PRT2_BYP
SCLK_1__CTL EQU CYREG_PRT2_CTL
SCLK_1__DM0 EQU CYREG_PRT2_DM0
SCLK_1__DM1 EQU CYREG_PRT2_DM1
SCLK_1__DM2 EQU CYREG_PRT2_DM2
SCLK_1__DR EQU CYREG_PRT2_DR
SCLK_1__INP_DIS EQU CYREG_PRT2_INP_DIS
SCLK_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SCLK_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SCLK_1__LCD_EN EQU CYREG_PRT2_LCD_EN
SCLK_1__MASK EQU 0x20
SCLK_1__PORT EQU 2
SCLK_1__PRT EQU CYREG_PRT2_PRT
SCLK_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SCLK_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SCLK_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SCLK_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SCLK_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SCLK_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SCLK_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SCLK_1__PS EQU CYREG_PRT2_PS
SCLK_1__SHIFT EQU 5
SCLK_1__SLW EQU CYREG_PRT2_SLW

; SPIS_1_BSPIS
SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
SPIS_1_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
SPIS_1_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
SPIS_1_BSPIS_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
SPIS_1_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
SPIS_1_BSPIS_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPIS_1_BSPIS_BitCounter__CONTROL_REG EQU CYREG_B0_UDB10_CTL
SPIS_1_BSPIS_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
SPIS_1_BSPIS_BitCounter__COUNT_REG EQU CYREG_B0_UDB10_CTL
SPIS_1_BSPIS_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
SPIS_1_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPIS_1_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPIS_1_BSPIS_BitCounter__PERIOD_REG EQU CYREG_B0_UDB10_MSK
SPIS_1_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPIS_1_BSPIS_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
SPIS_1_BSPIS_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB10_MSK
SPIS_1_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPIS_1_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPIS_1_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPIS_1_BSPIS_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
SPIS_1_BSPIS_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
SPIS_1_BSPIS_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB10_ST
SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
SPIS_1_BSPIS_RxStsReg__3__MASK EQU 0x08
SPIS_1_BSPIS_RxStsReg__3__POS EQU 3
SPIS_1_BSPIS_RxStsReg__4__MASK EQU 0x10
SPIS_1_BSPIS_RxStsReg__4__POS EQU 4
SPIS_1_BSPIS_RxStsReg__5__MASK EQU 0x20
SPIS_1_BSPIS_RxStsReg__5__POS EQU 5
SPIS_1_BSPIS_RxStsReg__6__MASK EQU 0x40
SPIS_1_BSPIS_RxStsReg__6__POS EQU 6
SPIS_1_BSPIS_RxStsReg__MASK EQU 0x78
SPIS_1_BSPIS_RxStsReg__MASK_REG EQU CYREG_B1_UDB10_MSK
SPIS_1_BSPIS_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPIS_1_BSPIS_RxStsReg__STATUS_REG EQU CYREG_B1_UDB10_ST
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
SPIS_1_BSPIS_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
SPIS_1_BSPIS_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB09_A0
SPIS_1_BSPIS_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB09_A1
SPIS_1_BSPIS_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
SPIS_1_BSPIS_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB09_D0
SPIS_1_BSPIS_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB09_D1
SPIS_1_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPIS_1_BSPIS_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
SPIS_1_BSPIS_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB09_F0
SPIS_1_BSPIS_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB09_F1
SPIS_1_BSPIS_TxStsReg__0__MASK EQU 0x01
SPIS_1_BSPIS_TxStsReg__0__POS EQU 0
SPIS_1_BSPIS_TxStsReg__1__MASK EQU 0x02
SPIS_1_BSPIS_TxStsReg__1__POS EQU 1
SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
SPIS_1_BSPIS_TxStsReg__2__MASK EQU 0x04
SPIS_1_BSPIS_TxStsReg__2__POS EQU 2
SPIS_1_BSPIS_TxStsReg__6__MASK EQU 0x40
SPIS_1_BSPIS_TxStsReg__6__POS EQU 6
SPIS_1_BSPIS_TxStsReg__MASK EQU 0x47
SPIS_1_BSPIS_TxStsReg__MASK_REG EQU CYREG_B0_UDB08_MSK
SPIS_1_BSPIS_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPIS_1_BSPIS_TxStsReg__STATUS_REG EQU CYREG_B0_UDB08_ST

; SPIS_1_IntClock
SPIS_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPIS_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPIS_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPIS_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIS_1_IntClock__INDEX EQU 0x00
SPIS_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIS_1_IntClock__PM_ACT_MSK EQU 0x01
SPIS_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIS_1_IntClock__PM_STBY_MSK EQU 0x01

; Step_1
Step_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Step_1__0__MASK EQU 0x10
Step_1__0__PC EQU CYREG_PRT1_PC4
Step_1__0__PORT EQU 1
Step_1__0__SHIFT EQU 4
Step_1__AG EQU CYREG_PRT1_AG
Step_1__AMUX EQU CYREG_PRT1_AMUX
Step_1__BIE EQU CYREG_PRT1_BIE
Step_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Step_1__BYP EQU CYREG_PRT1_BYP
Step_1__CTL EQU CYREG_PRT1_CTL
Step_1__DM0 EQU CYREG_PRT1_DM0
Step_1__DM1 EQU CYREG_PRT1_DM1
Step_1__DM2 EQU CYREG_PRT1_DM2
Step_1__DR EQU CYREG_PRT1_DR
Step_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Step_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Step_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Step_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Step_1__MASK EQU 0x10
Step_1__PORT EQU 1
Step_1__PRT EQU CYREG_PRT1_PRT
Step_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Step_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Step_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Step_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Step_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Step_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Step_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Step_1__PS EQU CYREG_PRT1_PS
Step_1__SHIFT EQU 4
Step_1__SLW EQU CYREG_PRT1_SLW

; Step_2
Step_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Step_2__0__MASK EQU 0x01
Step_2__0__PC EQU CYREG_PRT2_PC0
Step_2__0__PORT EQU 2
Step_2__0__SHIFT EQU 0
Step_2__AG EQU CYREG_PRT2_AG
Step_2__AMUX EQU CYREG_PRT2_AMUX
Step_2__BIE EQU CYREG_PRT2_BIE
Step_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Step_2__BYP EQU CYREG_PRT2_BYP
Step_2__CTL EQU CYREG_PRT2_CTL
Step_2__DM0 EQU CYREG_PRT2_DM0
Step_2__DM1 EQU CYREG_PRT2_DM1
Step_2__DM2 EQU CYREG_PRT2_DM2
Step_2__DR EQU CYREG_PRT2_DR
Step_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Step_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Step_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Step_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Step_2__MASK EQU 0x01
Step_2__PORT EQU 2
Step_2__PRT EQU CYREG_PRT2_PRT
Step_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Step_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Step_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Step_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Step_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Step_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Step_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Step_2__PS EQU CYREG_PRT2_PS
Step_2__SHIFT EQU 0
Step_2__SLW EQU CYREG_PRT2_SLW

; Step_3
Step_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Step_3__0__MASK EQU 0x08
Step_3__0__PC EQU CYREG_PRT0_PC3
Step_3__0__PORT EQU 0
Step_3__0__SHIFT EQU 3
Step_3__AG EQU CYREG_PRT0_AG
Step_3__AMUX EQU CYREG_PRT0_AMUX
Step_3__BIE EQU CYREG_PRT0_BIE
Step_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Step_3__BYP EQU CYREG_PRT0_BYP
Step_3__CTL EQU CYREG_PRT0_CTL
Step_3__DM0 EQU CYREG_PRT0_DM0
Step_3__DM1 EQU CYREG_PRT0_DM1
Step_3__DM2 EQU CYREG_PRT0_DM2
Step_3__DR EQU CYREG_PRT0_DR
Step_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Step_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Step_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Step_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Step_3__MASK EQU 0x08
Step_3__PORT EQU 0
Step_3__PRT EQU CYREG_PRT0_PRT
Step_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Step_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Step_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Step_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Step_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Step_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Step_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Step_3__PS EQU CYREG_PRT0_PS
Step_3__SHIFT EQU 3
Step_3__SLW EQU CYREG_PRT0_SLW

; Step_4
Step_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Step_4__0__MASK EQU 0x01
Step_4__0__PC EQU CYREG_PRT0_PC0
Step_4__0__PORT EQU 0
Step_4__0__SHIFT EQU 0
Step_4__AG EQU CYREG_PRT0_AG
Step_4__AMUX EQU CYREG_PRT0_AMUX
Step_4__BIE EQU CYREG_PRT0_BIE
Step_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Step_4__BYP EQU CYREG_PRT0_BYP
Step_4__CTL EQU CYREG_PRT0_CTL
Step_4__DM0 EQU CYREG_PRT0_DM0
Step_4__DM1 EQU CYREG_PRT0_DM1
Step_4__DM2 EQU CYREG_PRT0_DM2
Step_4__DR EQU CYREG_PRT0_DR
Step_4__INP_DIS EQU CYREG_PRT0_INP_DIS
Step_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Step_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Step_4__LCD_EN EQU CYREG_PRT0_LCD_EN
Step_4__MASK EQU 0x01
Step_4__PORT EQU 0
Step_4__PRT EQU CYREG_PRT0_PRT
Step_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Step_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Step_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Step_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Step_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Step_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Step_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Step_4__PS EQU CYREG_PRT0_PS
Step_4__SHIFT EQU 0
Step_4__SLW EQU CYREG_PRT0_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x02
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x04
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x04

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x04
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x10
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x10

; Clock_4
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x05
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x20
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x20

; Enable_S
Enable_S__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Enable_S__0__MASK EQU 0x02
Enable_S__0__PC EQU CYREG_PRT0_PC1
Enable_S__0__PORT EQU 0
Enable_S__0__SHIFT EQU 1
Enable_S__AG EQU CYREG_PRT0_AG
Enable_S__AMUX EQU CYREG_PRT0_AMUX
Enable_S__BIE EQU CYREG_PRT0_BIE
Enable_S__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Enable_S__BYP EQU CYREG_PRT0_BYP
Enable_S__CTL EQU CYREG_PRT0_CTL
Enable_S__DM0 EQU CYREG_PRT0_DM0
Enable_S__DM1 EQU CYREG_PRT0_DM1
Enable_S__DM2 EQU CYREG_PRT0_DM2
Enable_S__DR EQU CYREG_PRT0_DR
Enable_S__INP_DIS EQU CYREG_PRT0_INP_DIS
Enable_S__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Enable_S__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Enable_S__LCD_EN EQU CYREG_PRT0_LCD_EN
Enable_S__MASK EQU 0x02
Enable_S__PORT EQU 0
Enable_S__PRT EQU CYREG_PRT0_PRT
Enable_S__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Enable_S__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Enable_S__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Enable_S__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Enable_S__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Enable_S__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Enable_S__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Enable_S__PS EQU CYREG_PRT0_PS
Enable_S__SHIFT EQU 1
Enable_S__SLW EQU CYREG_PRT0_SLW

; Enable_X
Enable_X__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Enable_X__0__MASK EQU 0x20
Enable_X__0__PC EQU CYREG_PRT1_PC5
Enable_X__0__PORT EQU 1
Enable_X__0__SHIFT EQU 5
Enable_X__AG EQU CYREG_PRT1_AG
Enable_X__AMUX EQU CYREG_PRT1_AMUX
Enable_X__BIE EQU CYREG_PRT1_BIE
Enable_X__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Enable_X__BYP EQU CYREG_PRT1_BYP
Enable_X__CTL EQU CYREG_PRT1_CTL
Enable_X__DM0 EQU CYREG_PRT1_DM0
Enable_X__DM1 EQU CYREG_PRT1_DM1
Enable_X__DM2 EQU CYREG_PRT1_DM2
Enable_X__DR EQU CYREG_PRT1_DR
Enable_X__INP_DIS EQU CYREG_PRT1_INP_DIS
Enable_X__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Enable_X__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Enable_X__LCD_EN EQU CYREG_PRT1_LCD_EN
Enable_X__MASK EQU 0x20
Enable_X__PORT EQU 1
Enable_X__PRT EQU CYREG_PRT1_PRT
Enable_X__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Enable_X__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Enable_X__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Enable_X__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Enable_X__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Enable_X__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Enable_X__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Enable_X__PS EQU CYREG_PRT1_PS
Enable_X__SHIFT EQU 5
Enable_X__SLW EQU CYREG_PRT1_SLW

; Enable_Y
Enable_Y__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Enable_Y__0__MASK EQU 0x40
Enable_Y__0__PC EQU CYREG_PRT0_PC6
Enable_Y__0__PORT EQU 0
Enable_Y__0__SHIFT EQU 6
Enable_Y__AG EQU CYREG_PRT0_AG
Enable_Y__AMUX EQU CYREG_PRT0_AMUX
Enable_Y__BIE EQU CYREG_PRT0_BIE
Enable_Y__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Enable_Y__BYP EQU CYREG_PRT0_BYP
Enable_Y__CTL EQU CYREG_PRT0_CTL
Enable_Y__DM0 EQU CYREG_PRT0_DM0
Enable_Y__DM1 EQU CYREG_PRT0_DM1
Enable_Y__DM2 EQU CYREG_PRT0_DM2
Enable_Y__DR EQU CYREG_PRT0_DR
Enable_Y__INP_DIS EQU CYREG_PRT0_INP_DIS
Enable_Y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Enable_Y__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Enable_Y__LCD_EN EQU CYREG_PRT0_LCD_EN
Enable_Y__MASK EQU 0x40
Enable_Y__PORT EQU 0
Enable_Y__PRT EQU CYREG_PRT0_PRT
Enable_Y__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Enable_Y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Enable_Y__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Enable_Y__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Enable_Y__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Enable_Y__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Enable_Y__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Enable_Y__PS EQU CYREG_PRT0_PS
Enable_Y__SHIFT EQU 6
Enable_Y__SLW EQU CYREG_PRT0_SLW

; Enable_Z
Enable_Z__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Enable_Z__0__MASK EQU 0x10
Enable_Z__0__PC EQU CYREG_PRT0_PC4
Enable_Z__0__PORT EQU 0
Enable_Z__0__SHIFT EQU 4
Enable_Z__AG EQU CYREG_PRT0_AG
Enable_Z__AMUX EQU CYREG_PRT0_AMUX
Enable_Z__BIE EQU CYREG_PRT0_BIE
Enable_Z__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Enable_Z__BYP EQU CYREG_PRT0_BYP
Enable_Z__CTL EQU CYREG_PRT0_CTL
Enable_Z__DM0 EQU CYREG_PRT0_DM0
Enable_Z__DM1 EQU CYREG_PRT0_DM1
Enable_Z__DM2 EQU CYREG_PRT0_DM2
Enable_Z__DR EQU CYREG_PRT0_DR
Enable_Z__INP_DIS EQU CYREG_PRT0_INP_DIS
Enable_Z__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Enable_Z__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Enable_Z__LCD_EN EQU CYREG_PRT0_LCD_EN
Enable_Z__MASK EQU 0x10
Enable_Z__PORT EQU 0
Enable_Z__PRT EQU CYREG_PRT0_PRT
Enable_Z__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Enable_Z__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Enable_Z__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Enable_Z__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Enable_Z__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Enable_Z__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Enable_Z__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Enable_Z__PS EQU CYREG_PRT0_PS
Enable_Z__SHIFT EQU 4
Enable_Z__SLW EQU CYREG_PRT0_SLW

; isr_cork
isr_cork__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_cork__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_cork__INTC_MASK EQU 0x800
isr_cork__INTC_NUMBER EQU 11
isr_cork__INTC_PRIOR_NUM EQU 7
isr_cork__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
isr_cork__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_cork__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_z_end
isr_z_end__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_z_end__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_z_end__INTC_MASK EQU 0x1000
isr_z_end__INTC_NUMBER EQU 12
isr_z_end__INTC_PRIOR_NUM EQU 7
isr_z_end__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
isr_z_end__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_z_end__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_x_home
isr_x_home__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_x_home__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_x_home__INTC_MASK EQU 0x80
isr_x_home__INTC_NUMBER EQU 7
isr_x_home__INTC_PRIOR_NUM EQU 7
isr_x_home__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_x_home__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_x_home__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_xy_end
isr_xy_end__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_xy_end__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_xy_end__INTC_MASK EQU 0x40
isr_xy_end__INTC_NUMBER EQU 6
isr_xy_end__INTC_PRIOR_NUM EQU 7
isr_xy_end__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_xy_end__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_xy_end__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_y_home
isr_y_home__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_y_home__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_y_home__INTC_MASK EQU 0x10
isr_y_home__INTC_NUMBER EQU 4
isr_y_home__INTC_PRIOR_NUM EQU 7
isr_y_home__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_y_home__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_y_home__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_z_home
isr_z_home__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_z_home__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_z_home__INTC_MASK EQU 0x20
isr_z_home__INTC_NUMBER EQU 5
isr_z_home__INTC_PRIOR_NUM EQU 7
isr_z_home__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_z_home__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_z_home__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_Seq_bSAR_SEQ
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B1_UDB04_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
ADC_SAR_Seq_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SAR_Seq_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SAR_Seq_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
ADC_SAR_Seq_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
ADC_SAR_Seq_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SAR_Seq_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B1_UDB08_MSK
ADC_SAR_Seq_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
ADC_SAR_Seq_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B1_UDB08_ST

; ADC_SAR_Seq_FinalBuf
ADC_SAR_Seq_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_FinalBuf__DRQ_NUMBER EQU 0
ADC_SAR_Seq_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_FinalBuf__PRIORITY EQU 2
ADC_SAR_Seq_FinalBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_FinalBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_FinalBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_FinalBuf__TERMOUT0_SEL EQU 0
ADC_SAR_Seq_FinalBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_FinalBuf__TERMOUT1_SEL EQU 0

; ADC_SAR_Seq_IntClock
ADC_SAR_Seq_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_SAR_Seq_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_SAR_Seq_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_SAR_Seq_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_Seq_IntClock__INDEX EQU 0x01
ADC_SAR_Seq_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_Seq_IntClock__PM_ACT_MSK EQU 0x02
ADC_SAR_Seq_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_Seq_IntClock__PM_STBY_MSK EQU 0x02

; ADC_SAR_Seq_IRQ
ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_Seq_IRQ__INTC_MASK EQU 0x01
ADC_SAR_Seq_IRQ__INTC_NUMBER EQU 0
ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_Seq_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_Seq_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_Seq_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_Seq_SAR_ADC_SAR
ADC_SAR_Seq_SAR_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_Seq_SAR_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_Seq_SAR_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_Seq_SAR_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_Seq_SAR_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_Seq_SAR_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_Seq_SAR_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_Seq_SAR_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_Seq_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_Seq_SAR_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_Seq_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_Seq_SAR_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_Seq_SAR_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_Seq_SAR_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_Seq_SAR_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_Seq_SAR_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_Seq_SAR_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_Seq_SAR_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_Seq_SAR_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_Seq_SAR_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; ADC_SAR_Seq_TempBuf
ADC_SAR_Seq_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_TempBuf__DRQ_NUMBER EQU 1
ADC_SAR_Seq_TempBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_TempBuf__PRIORITY EQU 2
ADC_SAR_Seq_TempBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_TempBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_TempBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_TempBuf__TERMOUT0_SEL EQU 1
ADC_SAR_Seq_TempBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_TempBuf__TERMOUT1_SEL EQU 0

; Direction_S
Direction_S__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Direction_S__0__MASK EQU 0x04
Direction_S__0__PC EQU CYREG_PRT0_PC2
Direction_S__0__PORT EQU 0
Direction_S__0__SHIFT EQU 2
Direction_S__AG EQU CYREG_PRT0_AG
Direction_S__AMUX EQU CYREG_PRT0_AMUX
Direction_S__BIE EQU CYREG_PRT0_BIE
Direction_S__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Direction_S__BYP EQU CYREG_PRT0_BYP
Direction_S__CTL EQU CYREG_PRT0_CTL
Direction_S__DM0 EQU CYREG_PRT0_DM0
Direction_S__DM1 EQU CYREG_PRT0_DM1
Direction_S__DM2 EQU CYREG_PRT0_DM2
Direction_S__DR EQU CYREG_PRT0_DR
Direction_S__INP_DIS EQU CYREG_PRT0_INP_DIS
Direction_S__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Direction_S__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Direction_S__LCD_EN EQU CYREG_PRT0_LCD_EN
Direction_S__MASK EQU 0x04
Direction_S__PORT EQU 0
Direction_S__PRT EQU CYREG_PRT0_PRT
Direction_S__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Direction_S__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Direction_S__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Direction_S__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Direction_S__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Direction_S__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Direction_S__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Direction_S__PS EQU CYREG_PRT0_PS
Direction_S__SHIFT EQU 2
Direction_S__SLW EQU CYREG_PRT0_SLW

; Direction_X
Direction_X__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Direction_X__0__MASK EQU 0x40
Direction_X__0__PC EQU CYREG_PRT1_PC6
Direction_X__0__PORT EQU 1
Direction_X__0__SHIFT EQU 6
Direction_X__AG EQU CYREG_PRT1_AG
Direction_X__AMUX EQU CYREG_PRT1_AMUX
Direction_X__BIE EQU CYREG_PRT1_BIE
Direction_X__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Direction_X__BYP EQU CYREG_PRT1_BYP
Direction_X__CTL EQU CYREG_PRT1_CTL
Direction_X__DM0 EQU CYREG_PRT1_DM0
Direction_X__DM1 EQU CYREG_PRT1_DM1
Direction_X__DM2 EQU CYREG_PRT1_DM2
Direction_X__DR EQU CYREG_PRT1_DR
Direction_X__INP_DIS EQU CYREG_PRT1_INP_DIS
Direction_X__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Direction_X__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Direction_X__LCD_EN EQU CYREG_PRT1_LCD_EN
Direction_X__MASK EQU 0x40
Direction_X__PORT EQU 1
Direction_X__PRT EQU CYREG_PRT1_PRT
Direction_X__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Direction_X__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Direction_X__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Direction_X__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Direction_X__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Direction_X__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Direction_X__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Direction_X__PS EQU CYREG_PRT1_PS
Direction_X__SHIFT EQU 6
Direction_X__SLW EQU CYREG_PRT1_SLW

; Direction_Y
Direction_Y__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Direction_Y__0__MASK EQU 0x04
Direction_Y__0__PC EQU CYREG_PRT2_PC2
Direction_Y__0__PORT EQU 2
Direction_Y__0__SHIFT EQU 2
Direction_Y__AG EQU CYREG_PRT2_AG
Direction_Y__AMUX EQU CYREG_PRT2_AMUX
Direction_Y__BIE EQU CYREG_PRT2_BIE
Direction_Y__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Direction_Y__BYP EQU CYREG_PRT2_BYP
Direction_Y__CTL EQU CYREG_PRT2_CTL
Direction_Y__DM0 EQU CYREG_PRT2_DM0
Direction_Y__DM1 EQU CYREG_PRT2_DM1
Direction_Y__DM2 EQU CYREG_PRT2_DM2
Direction_Y__DR EQU CYREG_PRT2_DR
Direction_Y__INP_DIS EQU CYREG_PRT2_INP_DIS
Direction_Y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Direction_Y__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Direction_Y__LCD_EN EQU CYREG_PRT2_LCD_EN
Direction_Y__MASK EQU 0x04
Direction_Y__PORT EQU 2
Direction_Y__PRT EQU CYREG_PRT2_PRT
Direction_Y__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Direction_Y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Direction_Y__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Direction_Y__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Direction_Y__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Direction_Y__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Direction_Y__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Direction_Y__PS EQU CYREG_PRT2_PS
Direction_Y__SHIFT EQU 2
Direction_Y__SLW EQU CYREG_PRT2_SLW

; Direction_Z
Direction_Z__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Direction_Z__0__MASK EQU 0x20
Direction_Z__0__PC EQU CYREG_PRT0_PC5
Direction_Z__0__PORT EQU 0
Direction_Z__0__SHIFT EQU 5
Direction_Z__AG EQU CYREG_PRT0_AG
Direction_Z__AMUX EQU CYREG_PRT0_AMUX
Direction_Z__BIE EQU CYREG_PRT0_BIE
Direction_Z__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Direction_Z__BYP EQU CYREG_PRT0_BYP
Direction_Z__CTL EQU CYREG_PRT0_CTL
Direction_Z__DM0 EQU CYREG_PRT0_DM0
Direction_Z__DM1 EQU CYREG_PRT0_DM1
Direction_Z__DM2 EQU CYREG_PRT0_DM2
Direction_Z__DR EQU CYREG_PRT0_DR
Direction_Z__INP_DIS EQU CYREG_PRT0_INP_DIS
Direction_Z__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Direction_Z__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Direction_Z__LCD_EN EQU CYREG_PRT0_LCD_EN
Direction_Z__MASK EQU 0x20
Direction_Z__PORT EQU 0
Direction_Z__PRT EQU CYREG_PRT0_PRT
Direction_Z__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Direction_Z__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Direction_Z__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Direction_Z__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Direction_Z__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Direction_Z__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Direction_Z__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Direction_Z__PS EQU CYREG_PRT0_PS
Direction_Z__SHIFT EQU 5
Direction_Z__SLW EQU CYREG_PRT0_SLW

; Pin_int_cork
Pin_int_cork__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Pin_int_cork__0__MASK EQU 0x01
Pin_int_cork__0__PC EQU CYREG_PRT12_PC0
Pin_int_cork__0__PORT EQU 12
Pin_int_cork__0__SHIFT EQU 0
Pin_int_cork__AG EQU CYREG_PRT12_AG
Pin_int_cork__BIE EQU CYREG_PRT12_BIE
Pin_int_cork__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_int_cork__BYP EQU CYREG_PRT12_BYP
Pin_int_cork__DM0 EQU CYREG_PRT12_DM0
Pin_int_cork__DM1 EQU CYREG_PRT12_DM1
Pin_int_cork__DM2 EQU CYREG_PRT12_DM2
Pin_int_cork__DR EQU CYREG_PRT12_DR
Pin_int_cork__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_int_cork__INTSTAT EQU CYREG_PICU12_INTSTAT
Pin_int_cork__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_int_cork__MASK EQU 0x01
Pin_int_cork__PORT EQU 12
Pin_int_cork__PRT EQU CYREG_PRT12_PRT
Pin_int_cork__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_int_cork__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_int_cork__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_int_cork__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_int_cork__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_int_cork__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_int_cork__PS EQU CYREG_PRT12_PS
Pin_int_cork__SHIFT EQU 0
Pin_int_cork__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_int_cork__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_int_cork__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_int_cork__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_int_cork__SLW EQU CYREG_PRT12_SLW
Pin_int_cork__SNAP EQU CYREG_PICU12_SNAP

; Pin_int_z_end
Pin_int_z_end__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Pin_int_z_end__0__MASK EQU 0x01
Pin_int_z_end__0__PC EQU CYREG_IO_PC_PRT15_PC0
Pin_int_z_end__0__PORT EQU 15
Pin_int_z_end__0__SHIFT EQU 0
Pin_int_z_end__AG EQU CYREG_PRT15_AG
Pin_int_z_end__AMUX EQU CYREG_PRT15_AMUX
Pin_int_z_end__BIE EQU CYREG_PRT15_BIE
Pin_int_z_end__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_int_z_end__BYP EQU CYREG_PRT15_BYP
Pin_int_z_end__CTL EQU CYREG_PRT15_CTL
Pin_int_z_end__DM0 EQU CYREG_PRT15_DM0
Pin_int_z_end__DM1 EQU CYREG_PRT15_DM1
Pin_int_z_end__DM2 EQU CYREG_PRT15_DM2
Pin_int_z_end__DR EQU CYREG_PRT15_DR
Pin_int_z_end__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_int_z_end__INTSTAT EQU CYREG_PICU15_INTSTAT
Pin_int_z_end__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_int_z_end__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_int_z_end__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_int_z_end__MASK EQU 0x01
Pin_int_z_end__PORT EQU 15
Pin_int_z_end__PRT EQU CYREG_PRT15_PRT
Pin_int_z_end__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_int_z_end__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_int_z_end__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_int_z_end__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_int_z_end__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_int_z_end__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_int_z_end__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_int_z_end__PS EQU CYREG_PRT15_PS
Pin_int_z_end__SHIFT EQU 0
Pin_int_z_end__SLW EQU CYREG_PRT15_SLW
Pin_int_z_end__SNAP EQU CYREG_PICU_15_SNAP_15

; Pin_int_x_home
Pin_int_x_home__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Pin_int_x_home__0__MASK EQU 0x04
Pin_int_x_home__0__PC EQU CYREG_PRT3_PC2
Pin_int_x_home__0__PORT EQU 3
Pin_int_x_home__0__SHIFT EQU 2
Pin_int_x_home__AG EQU CYREG_PRT3_AG
Pin_int_x_home__AMUX EQU CYREG_PRT3_AMUX
Pin_int_x_home__BIE EQU CYREG_PRT3_BIE
Pin_int_x_home__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_int_x_home__BYP EQU CYREG_PRT3_BYP
Pin_int_x_home__CTL EQU CYREG_PRT3_CTL
Pin_int_x_home__DM0 EQU CYREG_PRT3_DM0
Pin_int_x_home__DM1 EQU CYREG_PRT3_DM1
Pin_int_x_home__DM2 EQU CYREG_PRT3_DM2
Pin_int_x_home__DR EQU CYREG_PRT3_DR
Pin_int_x_home__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_int_x_home__INTSTAT EQU CYREG_PICU3_INTSTAT
Pin_int_x_home__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_int_x_home__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_int_x_home__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_int_x_home__MASK EQU 0x04
Pin_int_x_home__PORT EQU 3
Pin_int_x_home__PRT EQU CYREG_PRT3_PRT
Pin_int_x_home__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_int_x_home__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_int_x_home__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_int_x_home__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_int_x_home__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_int_x_home__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_int_x_home__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_int_x_home__PS EQU CYREG_PRT3_PS
Pin_int_x_home__SHIFT EQU 2
Pin_int_x_home__SLW EQU CYREG_PRT3_SLW
Pin_int_x_home__SNAP EQU CYREG_PICU3_SNAP

; Pin_int_xy_end
Pin_int_xy_end__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Pin_int_xy_end__0__MASK EQU 0x08
Pin_int_xy_end__0__PC EQU CYREG_PRT2_PC3
Pin_int_xy_end__0__PORT EQU 2
Pin_int_xy_end__0__SHIFT EQU 3
Pin_int_xy_end__AG EQU CYREG_PRT2_AG
Pin_int_xy_end__AMUX EQU CYREG_PRT2_AMUX
Pin_int_xy_end__BIE EQU CYREG_PRT2_BIE
Pin_int_xy_end__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_int_xy_end__BYP EQU CYREG_PRT2_BYP
Pin_int_xy_end__CTL EQU CYREG_PRT2_CTL
Pin_int_xy_end__DM0 EQU CYREG_PRT2_DM0
Pin_int_xy_end__DM1 EQU CYREG_PRT2_DM1
Pin_int_xy_end__DM2 EQU CYREG_PRT2_DM2
Pin_int_xy_end__DR EQU CYREG_PRT2_DR
Pin_int_xy_end__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_int_xy_end__INTSTAT EQU CYREG_PICU2_INTSTAT
Pin_int_xy_end__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_int_xy_end__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_int_xy_end__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_int_xy_end__MASK EQU 0x08
Pin_int_xy_end__PORT EQU 2
Pin_int_xy_end__PRT EQU CYREG_PRT2_PRT
Pin_int_xy_end__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_int_xy_end__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_int_xy_end__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_int_xy_end__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_int_xy_end__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_int_xy_end__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_int_xy_end__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_int_xy_end__PS EQU CYREG_PRT2_PS
Pin_int_xy_end__SHIFT EQU 3
Pin_int_xy_end__SLW EQU CYREG_PRT2_SLW
Pin_int_xy_end__SNAP EQU CYREG_PICU2_SNAP

; Pin_int_y_home
Pin_int_y_home__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_int_y_home__0__MASK EQU 0x80
Pin_int_y_home__0__PC EQU CYREG_PRT0_PC7
Pin_int_y_home__0__PORT EQU 0
Pin_int_y_home__0__SHIFT EQU 7
Pin_int_y_home__AG EQU CYREG_PRT0_AG
Pin_int_y_home__AMUX EQU CYREG_PRT0_AMUX
Pin_int_y_home__BIE EQU CYREG_PRT0_BIE
Pin_int_y_home__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_int_y_home__BYP EQU CYREG_PRT0_BYP
Pin_int_y_home__CTL EQU CYREG_PRT0_CTL
Pin_int_y_home__DM0 EQU CYREG_PRT0_DM0
Pin_int_y_home__DM1 EQU CYREG_PRT0_DM1
Pin_int_y_home__DM2 EQU CYREG_PRT0_DM2
Pin_int_y_home__DR EQU CYREG_PRT0_DR
Pin_int_y_home__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_int_y_home__INTSTAT EQU CYREG_PICU0_INTSTAT
Pin_int_y_home__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_int_y_home__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_int_y_home__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_int_y_home__MASK EQU 0x80
Pin_int_y_home__PORT EQU 0
Pin_int_y_home__PRT EQU CYREG_PRT0_PRT
Pin_int_y_home__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_int_y_home__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_int_y_home__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_int_y_home__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_int_y_home__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_int_y_home__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_int_y_home__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_int_y_home__PS EQU CYREG_PRT0_PS
Pin_int_y_home__SHIFT EQU 7
Pin_int_y_home__SLW EQU CYREG_PRT0_SLW
Pin_int_y_home__SNAP EQU CYREG_PICU0_SNAP

; Pin_int_z_home
Pin_int_z_home__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Pin_int_z_home__0__MASK EQU 0x80
Pin_int_z_home__0__PC EQU CYREG_PRT1_PC7
Pin_int_z_home__0__PORT EQU 1
Pin_int_z_home__0__SHIFT EQU 7
Pin_int_z_home__AG EQU CYREG_PRT1_AG
Pin_int_z_home__AMUX EQU CYREG_PRT1_AMUX
Pin_int_z_home__BIE EQU CYREG_PRT1_BIE
Pin_int_z_home__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_int_z_home__BYP EQU CYREG_PRT1_BYP
Pin_int_z_home__CTL EQU CYREG_PRT1_CTL
Pin_int_z_home__DM0 EQU CYREG_PRT1_DM0
Pin_int_z_home__DM1 EQU CYREG_PRT1_DM1
Pin_int_z_home__DM2 EQU CYREG_PRT1_DM2
Pin_int_z_home__DR EQU CYREG_PRT1_DR
Pin_int_z_home__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_int_z_home__INTSTAT EQU CYREG_PICU1_INTSTAT
Pin_int_z_home__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_int_z_home__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_int_z_home__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_int_z_home__MASK EQU 0x80
Pin_int_z_home__PORT EQU 1
Pin_int_z_home__PRT EQU CYREG_PRT1_PRT
Pin_int_z_home__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_int_z_home__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_int_z_home__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_int_z_home__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_int_z_home__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_int_z_home__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_int_z_home__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_int_z_home__PS EQU CYREG_PRT1_PS
Pin_int_z_home__SHIFT EQU 7
Pin_int_z_home__SLW EQU CYREG_PRT1_SLW
Pin_int_z_home__SNAP EQU CYREG_PICU1_SNAP

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
