INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dickenscheidt/Desktop/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/BCD11.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dickenscheidt/Desktop/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dickenscheidt/Desktop/DL2010_Lopez/Lab07/Lab07.srcs/sim_1/new/BCD11_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dickenscheidt/Desktop/DL2010_Lopez/Lab07/Lab07.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
