=====
SETUP
2.587
9.724
12.311
crystalClk_ibuf
0.000
0.982
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpol_s0
2.343
2.801
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21
4.262
5.294
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18
5.299
6.331
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
7.141
8.202
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n537_s12
8.625
9.724
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
9.724
=====
SETUP
2.925
9.386
12.311
crystalClk_ibuf
0.000
0.982
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpol_s0
2.343
2.801
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21
4.262
5.294
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18
5.299
6.331
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s14
7.311
8.343
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s12
8.354
9.386
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
9.386
=====
SETUP
2.925
9.386
12.311
crystalClk_ibuf
0.000
0.982
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpol_s0
2.343
2.801
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21
4.262
5.294
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18
5.299
6.331
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s14
7.311
8.343
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n538_s13
8.354
9.386
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3
9.386
=====
SETUP
5.082
7.586
12.668
crystalClk_ibuf
0.000
0.982
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_0_s0
2.343
2.801
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
3.630
4.691
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
5.110
5.932
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4
6.441
7.243
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
7.586
=====
SETUP
5.082
7.586
12.668
crystalClk_ibuf
0.000
0.982
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_0_s0
2.343
2.801
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
3.630
4.691
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
5.110
5.932
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4
6.441
7.243
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3
7.586
=====
SETUP
5.082
7.586
12.668
crystalClk_ibuf
0.000
0.982
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_0_s0
2.343
2.801
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
3.630
4.691
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
5.110
5.932
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4
6.441
7.243
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
7.586
=====
SETUP
5.201
7.110
12.311
crystalClk_ibuf
0.000
0.982
cortexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.225
4.324
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.340
5.162
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n156_s0
6.011
7.110
cortexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3
7.110
=====
SETUP
5.201
7.110
12.311
crystalClk_ibuf
0.000
0.982
cortexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.225
4.324
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.340
5.162
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n155_s0
6.011
7.110
cortexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s3
7.110
=====
SETUP
5.201
7.110
12.311
crystalClk_ibuf
0.000
0.982
cortexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.225
4.324
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.340
5.162
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n154_s0
6.011
7.110
cortexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3
7.110
=====
SETUP
5.201
7.110
12.311
crystalClk_ibuf
0.000
0.982
cortexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.225
4.324
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.340
5.162
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n153_s0
6.011
7.110
cortexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s3
7.110
=====
SETUP
5.201
7.110
12.311
crystalClk_ibuf
0.000
0.982
cortexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.225
4.324
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.340
5.162
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n152_s0
6.011
7.110
cortexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s3
7.110
=====
SETUP
5.201
7.110
12.311
crystalClk_ibuf
0.000
0.982
cortexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.225
4.324
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.340
5.162
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n151_s0
6.011
7.110
cortexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3
7.110
=====
SETUP
5.213
16.730
21.943
crystalClk_ibuf
10.000
10.984
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
12.711
13.170
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n742_s0
14.656
15.682
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1
16.730
=====
SETUP
5.233
17.066
22.300
crystalClk_ibuf
10.000
10.984
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
12.711
13.170
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n742_s0
14.656
15.682
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s4
16.105
16.730
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1
17.066
=====
SETUP
5.417
16.526
21.943
crystalClk_ibuf
10.000
10.984
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
12.711
13.170
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2
13.513
14.612
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s1
15.427
16.526
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_0_s0
16.526
=====
SETUP
5.448
16.495
21.943
crystalClk_ibuf
10.000
10.984
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
12.711
13.170
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2
13.513
14.612
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n477_s1
15.463
16.495
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0
16.495
=====
SETUP
5.658
16.285
21.943
crystalClk_ibuf
10.000
10.984
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
12.711
13.170
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2
13.513
14.612
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s1
15.463
16.285
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0
16.285
=====
SETUP
5.658
16.285
21.943
crystalClk_ibuf
10.000
10.984
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
12.711
13.170
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2
13.513
14.612
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n475_s1
15.463
16.285
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_4_s0
16.285
=====
SETUP
11.370
10.930
22.300
crystalClk_ibuf
0.000
0.982
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpol_s0
2.343
2.801
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21
4.262
5.294
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18
5.299
6.331
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
7.141
8.240
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s3
8.741
9.767
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1
10.930
=====
SETUP
11.370
10.930
22.300
crystalClk_ibuf
0.000
0.982
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpol_s0
2.343
2.801
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21
4.262
5.294
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18
5.299
6.331
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
7.141
8.240
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s3
8.741
9.767
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
10.930
=====
SETUP
11.370
10.930
22.300
crystalClk_ibuf
0.000
0.982
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpol_s0
2.343
2.801
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21
4.262
5.294
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18
5.299
6.331
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
7.141
8.240
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s3
8.741
9.767
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1
10.930
=====
SETUP
5.711
6.601
12.311
crystalClk_ibuf
0.000
0.982
cortexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.225
4.324
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.340
5.142
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n150_s0
5.569
6.601
cortexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s3
6.601
=====
SETUP
11.681
10.262
21.943
crystalClk_ibuf
0.000
0.982
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpol_s0
2.343
2.801
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21
4.262
5.294
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18
5.299
6.331
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
7.141
8.240
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_s1
9.230
10.262
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1
10.262
=====
SETUP
11.742
10.557
22.300
crystalClk_ibuf
0.000
0.982
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpol_s0
2.343
2.801
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21
4.262
5.294
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18
5.299
6.331
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
7.141
8.240
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s3
8.741
9.767
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s1
10.557
=====
SETUP
5.905
6.407
12.311
crystalClk_ibuf
0.000
0.982
cortexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.225
4.324
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.340
5.142
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n149_s0
5.585
6.407
cortexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s3
6.407
=====
HOLD
0.586
2.411
1.826
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_0_s0
2.411
=====
HOLD
0.588
2.414
1.826
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_2_s0
2.414
=====
HOLD
0.588
2.414
1.826
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_6_s0
2.414
=====
HOLD
0.708
2.518
1.811
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s5
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s7
2.146
2.518
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s5
2.518
=====
HOLD
0.708
2.518
1.811
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s1
2.146
2.518
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0
2.518
=====
HOLD
0.708
2.518
1.811
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_flash_wrap/n214_s1
2.146
2.518
cortexM3/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
2.518
=====
HOLD
0.709
2.520
1.811
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n614_s1
2.148
2.520
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1
2.520
=====
HOLD
0.709
2.520
1.811
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n611_s1
2.148
2.520
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1
2.520
=====
HOLD
0.709
2.520
1.811
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n478_s1
2.148
2.520
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
2.520
=====
HOLD
0.710
2.521
1.811
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s1
2.149
2.521
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1
2.521
=====
HOLD
0.710
2.521
1.811
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n612_s1
2.149
2.521
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
2.521
=====
HOLD
0.892
2.702
1.811
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_0_s0
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s1
2.146
2.702
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_0_s0
2.702
=====
HOLD
0.893
2.719
1.826
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0
2.719
=====
HOLD
0.895
2.721
1.826
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_3_s0
2.721
=====
HOLD
0.895
2.721
1.826
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_4_s0
2.721
=====
HOLD
0.895
2.721
1.826
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_7_s0
2.721
=====
HOLD
0.895
2.721
1.826
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_1_s0
2.721
=====
HOLD
0.895
2.721
1.826
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_5_s0
2.721
=====
HOLD
0.937
2.747
1.811
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_6_s0
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n314_s0
2.375
2.747
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_6_s0
2.747
=====
HOLD
0.937
2.747
1.811
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_12_s0
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_sso_s0
2.747
=====
HOLD
0.937
2.747
1.811
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_10_s0
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_ie_s0
2.747
=====
HOLD
0.940
2.751
1.811
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s5
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s5
2.379
2.751
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4
2.751
=====
HOLD
0.940
2.751
1.811
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/pending_data_s1
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n778_s1
2.379
2.751
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_tmt_s0
2.751
=====
HOLD
0.940
2.751
1.811
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_1_s0
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0
2.751
=====
HOLD
0.942
2.752
1.811
crystalClk_ibuf
0.000
0.844
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_5_s0
1.811
2.144
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n315_s0
2.380
2.752
cortexM3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_5_s0
2.752
