<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LTEmC: C:/Users/GregTerrell/Documents/CodeDev/Arduino/libraries/LooUQ-LTEmC/src/ltemc-nxp-sc16is.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="LooUQ-Logo(240x100-t).png"/></td>
  <td id="projectalign">
   <div id="projectname">LTEmC<span id="projectnumber">&#160;v3.0.1</span>
   </div>
   <div id="projectbrief">C device driver for LooUQ LTEm cellular modems</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">ltemc-nxp-sc16is.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;stddef.h&gt;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &quot;<a class="el" href="ltemc-types_8h_source.html">ltemc-types.h</a>&quot;</code><br />
<code>#include &quot;platform/lqPlatform-spi.h&quot;</code><br />
</div>
<p><a href="ltemc-nxp-sc16is_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_____s_c16_i_s7xx__reg__addr__byte____.html">__SC16IS7xx_reg_addr_byte__</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SC16IS741A First SPI byte for register addressing.  <a href="union_____s_c16_i_s7xx__reg__addr__byte____.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_____s_c16_i_s7xx__reg__payload____.html">__SC16IS7xx_reg_payload__</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SC16IS741A SPI bytes containing address and register value.  <a href="union_____s_c16_i_s7xx__reg__payload____.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a5ba47461c499f1c25350ec26b2fd70cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ltemc-nxp-sc16is_8h.html#a5ba47461c499f1c25350ec26b2fd70cd">DEF_SC16IS7xx_REG</a>(REG_NAME,  REG_BITS)</td></tr>
<tr class="separator:a5ba47461c499f1c25350ec26b2fd70cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a2d85ebc0a8cb851cbfd125d4d7613833"><td class="memItemLeft" align="right" valign="top"><a id="a2d85ebc0a8cb851cbfd125d4d7613833" name="a2d85ebc0a8cb851cbfd125d4d7613833"></a>
typedef const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>ro8</b></td></tr>
<tr class="separator:a2d85ebc0a8cb851cbfd125d4d7613833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a3190f88e82e5b73c014a753594afc9"><td class="memItemLeft" align="right" valign="top"><a id="a3a3190f88e82e5b73c014a753594afc9" name="a3a3190f88e82e5b73c014a753594afc9"></a>
typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>rw8</b></td></tr>
<tr class="separator:a3a3190f88e82e5b73c014a753594afc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e7934b9d696b499d7a5ee972aaae7bd"><td class="memItemLeft" align="right" valign="top"><a id="a3e7934b9d696b499d7a5ee972aaae7bd" name="a3e7934b9d696b499d7a5ee972aaae7bd"></a>
typedef enum <a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6">SC16IS7xx_regAddr_tag</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SC16IS7xx_regAddr_t</b></td></tr>
<tr class="memdesc:a3e7934b9d696b499d7a5ee972aaae7bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">NXP SC16IS740/750/760/741 register addresses, for details about registers see the NXP SC16IS740/750/760 data sheet.NXP SC16IS740/750/760/741 register addresses, for details about registers see the NXP SC16IS740/750/760 data sheet. <br /></td></tr>
<tr class="separator:a3e7934b9d696b499d7a5ee972aaae7bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80dca3b6c9389349664cb818df639eb3"><td class="memItemLeft" align="right" valign="top"><a id="a80dca3b6c9389349664cb818df639eb3" name="a80dca3b6c9389349664cb818df639eb3"></a>
typedef enum <a class="el" href="ltemc-nxp-sc16is_8h.html#a76b0b9d740bca0aceb6b54b882fe9faf">sc16IS7xx_FifoResetAction_tag</a>&#160;</td><td class="memItemRight" valign="bottom"><b>sc16IS7xx_FifoResetAction_t</b></td></tr>
<tr class="memdesc:a80dca3b6c9389349664cb818df639eb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SC16IS7xx FIFO buffer reset actions. <br /></td></tr>
<tr class="separator:a80dca3b6c9389349664cb818df639eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:abcc87a40ee577dd8ee36374ccbfbfb49"><td class="memItemLeft" align="right" valign="top"><a id="abcc87a40ee577dd8ee36374ccbfbfb49" name="abcc87a40ee577dd8ee36374ccbfbfb49"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>SC16IS7xx__constants</b> { <br />
&#160;&#160;<b>SC16IS7xx__DLL_baudClockDivisorLOW</b> = 0x04U
, <b>SC16IS7xx__DLH_baudClockDivisorHIGH</b> = 0x00U
, <b>SC16IS7xx__LCR_UARTframing</b> = 0x03U
, <b>SC16IS7xx__LCR_break</b> = 0x40U
, <br />
&#160;&#160;<b>SC16IS7xx__FCR_BASIC_MODE</b> = 0xB7U
, <b>SC16IS7xx__FCR_IOP_FIFO_ENABLE</b> = 0xB1U
, <b>SC16IS7xx__FCR_IOP_RX_FLUSH</b> = 0x02U
, <b>SC16IS7xx__FCR_IOP_TX_FLUSH</b> = 0x04U
, <br />
&#160;&#160;<b>SC16IS7xx__FIFO_bufferSz</b> = 0x40
, <b>SC16IS7xx__FIFO_readRnW</b> = 0x01
, <b>SC16IS7xx__FIFO_writeRnW</b> = 0x00
, <b>SC16IS7xx__LCR_REGSET_general</b> = 0x00
, <br />
&#160;&#160;<b>SC16IS7xx__LCR_REGSET_special</b> = 0x80
, <b>SC16IS7xx__LCR_REGSET_enhanced</b> = 0xBF
, <b>SC16IS7xx__HW_resetDelay</b> = 1U
, <b>SC16IS7xx__SW_resetMask</b> = 0x08
, <br />
&#160;&#160;<b>SC16IS7xx__LSR_RHR_dataReady</b> = 0x01U
, <b>SC16IS7xx__LSR_THR_empty</b> = 0x02U
, <b>SC16IS7xx__LSR_FIFO_dataError</b> = 0x80U
, <b>SC16IS7xx__LSR_FIFO_overrun</b> = 0x02U
<br />
 }</td></tr>
<tr class="separator:abcc87a40ee577dd8ee36374ccbfbfb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8db8bc181d7125d84d6682759a1faa6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6">SC16IS7xx_regAddr_tag</a> { <br />
&#160;&#160;<a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a70d9e3415cb550db7855ef2cfdfc6204">SC16IS7xx_FIFO_regAddr</a> = 0x00U
, <a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a0218b2ad84ea2264935dda52b6f79366">SC16IS7xx_IER_regAddr</a> = 0x01U
, <a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6aeb33ac136b890c2ffc82e0ce47d21e1a">SC16IS7xx_FCR_regAddr</a> = 0x02U
, <a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a9be7486269581ac1c5709da899d9a40b">SC16IS7xx_IIR_regAddr</a> = 0x02U
, <br />
&#160;&#160;<a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6ac32fa33ce97cc520efc5c36d1a0d09fe">SC16IS7xx_LCR_regAddr</a> = 0x03U
, <a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a8d15777e98c57e6e95da37925f476b49">SC16IS7xx_MCR_regAddr</a> = 0x04U
, <a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a3617ea90e3b954e2428a40d444887a15">SC16IS7xx_LSR_regAddr</a> = 0x05U
, <a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6ace3deb1a5f739c0586e78cff14ae5c4a">SC16IS7xx_MSR_regAddr</a> = 0x06U
, <br />
&#160;&#160;<a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a861d21d400aaff48b440f7ec21c53fe6">SC16IS7xx_SPR_regAddr</a> = 0x07U
, <a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a22d4575c549270eeb38f255781f794c1">SC16IS7xx_TCR_regAddr</a> = 0x06U
, <a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a011791a6d53faf63c78aa740e2bcc884">SC16IS7xx_TLR_regAddr</a> = 0x07U
, <a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a63158f535876909aea419ebbc1820240">SC16IS7xx_TXLVL_regAddr</a> = 0x08U
, <br />
&#160;&#160;<a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6ae7cca8b43770662a043ba73119a0d1de">SC16IS7xx_RXLVL_regAddr</a> = 0x09U
, <a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6adfc97d546c9dc0f861924056bc500846">SC16IS7xx_UARTRST_regAddr</a> = 0x0EU
, <a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6ad57395bcb83b7fa439768bb1bcf0821b">SC16IS7xx_EFCR_regAddr</a> = 0x0FU
, <a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a30270b11e76567693d072a6e7b1d317c">SC16IS7xx_DLL_regAddr</a> = 0x00U
, <br />
&#160;&#160;<a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6aed9070af7bae0f017849294241091516">SC16IS7xx_DLH_regAddr</a> = 0x01U
, <a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a8d8d53699c0e79892c3919d80c0c4be4">SC16IS7xx_EFR_regAddr</a> = 0x02U
, <a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a06555da463c49b0e2c93934d79f25064">SC16IS7xx_XON1_regAddr</a> = 0x04U
, <a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a197d047f895f2760d51cd2411fae06b4">SC16IS7xx_XON2_regAddr</a> = 0x05U
, <br />
&#160;&#160;<a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a25cd55245ddce6d741f1487dbdd7e300">SC16IS7xx_XOFF1_regAddr</a> = 0x06U
, <a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a445f911ab5350b7fdd4a5f1df33eafe8">SC16IS7xx_XOFF2_regAddr</a> = 0x07U
<br />
 }</td></tr>
<tr class="memdesc:af8db8bc181d7125d84d6682759a1faa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">NXP SC16IS740/750/760/741 register addresses, for details about registers see the NXP SC16IS740/750/760 data sheet.NXP SC16IS740/750/760/741 register addresses, for details about registers see the NXP SC16IS740/750/760 data sheet.  <a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6">More...</a><br /></td></tr>
<tr class="separator:af8db8bc181d7125d84d6682759a1faa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76b0b9d740bca0aceb6b54b882fe9faf"><td class="memItemLeft" align="right" valign="top"><a id="a76b0b9d740bca0aceb6b54b882fe9faf" name="a76b0b9d740bca0aceb6b54b882fe9faf"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ltemc-nxp-sc16is_8h.html#a76b0b9d740bca0aceb6b54b882fe9faf">sc16IS7xx_FifoResetAction_tag</a> { <b>SC16IS7xx_FIFO_resetActionRx</b> = 0x02U
, <b>SC16IS7xx_FIFO_resetActionTx</b> = 0x04U
, <b>SC16IS7xx_FIFO_resetActionRxTx</b> = 0x06U
 }</td></tr>
<tr class="memdesc:a76b0b9d740bca0aceb6b54b882fe9faf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SC16IS7xx FIFO buffer reset actions. <br /></td></tr>
<tr class="separator:a76b0b9d740bca0aceb6b54b882fe9faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af467577a721003552073f7b7b1a0d8a2"><td class="memItemLeft" align="right" valign="top"><a id="af467577a721003552073f7b7b1a0d8a2" name="af467577a721003552073f7b7b1a0d8a2"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>SC16IS7xx_fcr_tx_trigger_val</b> { <b>TX_LVL_8SPACES</b> = 0b00U
, <b>TX_LVL_16SPACES</b> = 0b01U
, <b>TX_LVL_32SPACES</b> = 0b10U
, <b>TX_LVL_56SPACES</b> = 0b11U
 }</td></tr>
<tr class="separator:af467577a721003552073f7b7b1a0d8a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a381d0ca0743266e58af7efc5ae36d546"><td class="memItemLeft" align="right" valign="top"><a id="a381d0ca0743266e58af7efc5ae36d546" name="a381d0ca0743266e58af7efc5ae36d546"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>SC16IS7xx_fcr_rx_trigger_val</b> { <b>RX_LVL_8CHARS</b> = 0b00U
, <b>RX_LVL_16CHARS</b> = 0b01U
, <b>RX_LVL_56CHARS</b> = 0b10U
, <b>RX_LVL_60CHARS</b> = 0b11U
 }</td></tr>
<tr class="separator:a381d0ca0743266e58af7efc5ae36d546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06d1f94f3a146c7556a0fdfe985d001b"><td class="memItemLeft" align="right" valign="top"><a id="a06d1f94f3a146c7556a0fdfe985d001b" name="a06d1f94f3a146c7556a0fdfe985d001b"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ltemc-nxp-sc16is_8h.html#a06d1f94f3a146c7556a0fdfe985d001b">SC16IS7xx_irq_priority_val</a> { <br />
&#160;&#160;<b>IRQ_1_RCVR_STATUS_ERROR</b> = 0x03U
, <b>IRQ_2_RCVR_TIMEOUT</b> = 0x06U
, <b>IRQ_2_RCVR_RHR</b> = 0x02U
, <b>IRQ_3_XMIT_THR</b> = 0x01U
, <br />
&#160;&#160;<b>IRQ_4_MODEM</b> = 0x00U
, <b>IRQ_6_XOFF</b> = 0x08U
, <b>IRQ_7_CTSRTS</b> = 0x10U
<br />
 }</td></tr>
<tr class="memdesc:a06d1f94f3a146c7556a0fdfe985d001b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decode for Interrupt indicator register priority bits. <br /></td></tr>
<tr class="separator:a06d1f94f3a146c7556a0fdfe985d001b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a3b724419b5ca02670e2c38d54be48c06"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ltemc-nxp-sc16is_8h.html#a3b724419b5ca02670e2c38d54be48c06">DEF_SC16IS7xx_REG</a> (IER, rw8 RHR_DATA_AVAIL_INT_EN :1;rw8 THR_EMPTY_INT_EN :1;rw8 RECEIVE_LINE_STAT_INT_EN :1;rw8 MDM_STAT_INT_EN :1;rw8 SLP_MODE_EN :1;rw8 nXOFF_INT_EN :1;rw8 nRTS_INT_EN :1;rw8 nCTS_INT_EN :1;) DEF_SC16IS7xx_REG(FCR</td></tr>
<tr class="memdesc:a3b724419b5ca02670e2c38d54be48c06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register.  <br /></td></tr>
<tr class="separator:a3b724419b5ca02670e2c38d54be48c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81d36aee4801884aa5fe7b05c21b15e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ltemc-nxp-sc16is_8h.html#ae81d36aee4801884aa5fe7b05c21b15e">DEF_SC16IS7xx_REG</a> (IIR, ro8 IRQ_nPENDING :1;ro8 IRQ_SOURCE :5;ro8 FIFO_EN :2;) DEF_SC16IS7xx_REG(LCR</td></tr>
<tr class="memdesc:ae81d36aee4801884aa5fe7b05c21b15e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt indicator register.  <br /></td></tr>
<tr class="separator:ae81d36aee4801884aa5fe7b05c21b15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a935c2e417a3011416be3bcee805a3b08"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ltemc-nxp-sc16is_8h.html#a935c2e417a3011416be3bcee805a3b08">DEF_SC16IS7xx_REG</a> (MCR, ro8 :1;rw8 nRTS :1;rw8 TCR_TLR_EN :1;ro8 :1;rw8 LOOPBACK_EN :1;rw8 XON_ANY :1;rw8 IRDA_MODE_EN :1;rw8 CLOCK_DIVISOR :1;) DEF_SC16IS7xx_REG(LSR</td></tr>
<tr class="memdesc:a935c2e417a3011416be3bcee805a3b08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem control register.  <br /></td></tr>
<tr class="separator:a935c2e417a3011416be3bcee805a3b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68112d08e1d0bc516ce514a90c4385a9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ltemc-nxp-sc16is_8h.html#a68112d08e1d0bc516ce514a90c4385a9">DEF_SC16IS7xx_REG</a> (MSR, ro8 DELTA_CTS :1;ro8 :3;ro8 CTS :1;ro8 :3;) DEF_SC16IS7xx_REG(SPR</td></tr>
<tr class="memdesc:a68112d08e1d0bc516ce514a90c4385a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem status register.  <br /></td></tr>
<tr class="separator:a68112d08e1d0bc516ce514a90c4385a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e17126cc910103910945892399ed5b1"><td class="memItemLeft" align="right" valign="top"><a id="a4e17126cc910103910945892399ed5b1" name="a4e17126cc910103910945892399ed5b1"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>DEF_SC16IS7xx_REG</b> (UARTRST, ro8 :3;rw8 UART_SWRST :1;) DEF_SC16IS7xx_REG(EFCR</td></tr>
<tr class="memdesc:a4e17126cc910103910945892399ed5b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART software reset. <br /></td></tr>
<tr class="separator:a4e17126cc910103910945892399ed5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a758dcace21d1e658dc6f8cfbf1576214"><td class="memItemLeft" align="right" valign="top"><a id="a758dcace21d1e658dc6f8cfbf1576214" name="a758dcace21d1e658dc6f8cfbf1576214"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>DEF_SC16IS7xx_REG</b> (TLR, rw8 TX_TRIGGER_LVL :4;rw8 RX_TRIGGER_LVL :4;) DEF_SC16IS7xx_REG(EFR</td></tr>
<tr class="memdesc:a758dcace21d1e658dc6f8cfbf1576214"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem status register. <br /></td></tr>
<tr class="separator:a758dcace21d1e658dc6f8cfbf1576214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a828934bda4ffacd5a3f8300f7bab356f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ltemc-nxp-sc16is_8h.html#a828934bda4ffacd5a3f8300f7bab356f">SC16IS7xx_start</a> ()</td></tr>
<tr class="memdesc:a828934bda4ffacd5a3f8300f7bab356f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure base NXP bridge settings: reset (opt), FIFO, trigger levels (no trig IRQ yet), baud and framing.  <br /></td></tr>
<tr class="separator:a828934bda4ffacd5a3f8300f7bab356f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adada1b94043722438018bc74f784c81f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ltemc-nxp-sc16is_8h.html#adada1b94043722438018bc74f784c81f">SC16IS7xx_enableIrqMode</a> ()</td></tr>
<tr class="memdesc:adada1b94043722438018bc74f784c81f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable IRQ servicing for communications between SC16IS741 and BG96.  <br /></td></tr>
<tr class="separator:adada1b94043722438018bc74f784c81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ccfb7663d4ca7cee5335eb97f06e9ab"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ltemc-nxp-sc16is_8h.html#a8ccfb7663d4ca7cee5335eb97f06e9ab">SC16IS7xx_isAvailable</a> ()</td></tr>
<tr class="memdesc:a8ccfb7663d4ca7cee5335eb97f06e9ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform simple write/read using SC16IS741A scratchpad register. Used to test SPI communications.  <br /></td></tr>
<tr class="separator:a8ccfb7663d4ca7cee5335eb97f06e9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209d8785c37ccbc531eb37a73feb60a8"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ltemc-nxp-sc16is_8h.html#a209d8785c37ccbc531eb37a73feb60a8">SC16IS7xx_readReg</a> (uint8_t reg_addr)</td></tr>
<tr class="memdesc:a209d8785c37ccbc531eb37a73feb60a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read from a SC16IS741A bridge register.  <br /></td></tr>
<tr class="separator:a209d8785c37ccbc531eb37a73feb60a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69ada6721796577cc4910900f5273118"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ltemc-nxp-sc16is_8h.html#a69ada6721796577cc4910900f5273118">SC16IS7xx_writeReg</a> (uint8_t reg_addr, uint8_t reg_data)</td></tr>
<tr class="memdesc:a69ada6721796577cc4910900f5273118"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to a SC16IS741A bridge register.  <br /></td></tr>
<tr class="separator:a69ada6721796577cc4910900f5273118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13241994787ce057d96658b47366d76f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ltemc-nxp-sc16is_8h.html#a13241994787ce057d96658b47366d76f">SC16IS7xx_read</a> (void *dest, uint8_t dest_len)</td></tr>
<tr class="memdesc:a13241994787ce057d96658b47366d76f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads through the SC16IS741A bridge (its RX FIFO)  <br /></td></tr>
<tr class="separator:a13241994787ce057d96658b47366d76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6292427dfbc749bc8e12fadb16b7f25d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ltemc-nxp-sc16is_8h.html#a6292427dfbc749bc8e12fadb16b7f25d">SC16IS7xx_write</a> (const void *src, uint8_t src_len)</td></tr>
<tr class="memdesc:a6292427dfbc749bc8e12fadb16b7f25d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write through the SC16IS741A bridge.  <br /></td></tr>
<tr class="separator:a6292427dfbc749bc8e12fadb16b7f25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a146c0f112933b81e851f398746a06e6c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ltemc-nxp-sc16is_8h.html#a146c0f112933b81e851f398746a06e6c">SC16IS7xx_resetFifo</a> (<a class="el" href="ltemc-nxp-sc16is_8h.html#a80dca3b6c9389349664cb818df639eb3">sc16IS7xx_FifoResetAction_t</a> resetAction)</td></tr>
<tr class="memdesc:a146c0f112933b81e851f398746a06e6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform reset on bridge FIFO.  <br /></td></tr>
<tr class="separator:a146c0f112933b81e851f398746a06e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af179c6e75e2190c69a232d478de1ce98"><td class="memItemLeft" align="right" valign="top"><a id="af179c6e75e2190c69a232d478de1ce98" name="af179c6e75e2190c69a232d478de1ce98"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>SC16IS7xx_sendBreak</b> ()</td></tr>
<tr class="memdesc:af179c6e75e2190c69a232d478de1ce98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform reset on bridge FIFO. <br /></td></tr>
<tr class="separator:af179c6e75e2190c69a232d478de1ce98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40dfcf2e05c938cba3c9744491b330c"><td class="memItemLeft" align="right" valign="top"><a id="af40dfcf2e05c938cba3c9744491b330c" name="af40dfcf2e05c938cba3c9744491b330c"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>SC16IS7xx_flushRxFifo</b> ()</td></tr>
<tr class="memdesc:af40dfcf2e05c938cba3c9744491b330c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush contents of RX FIFO. <br /></td></tr>
<tr class="separator:af40dfcf2e05c938cba3c9744491b330c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6333f649741936c484fa1a7fa3c96859"><td class="memItemLeft" align="right" valign="top"><a id="a6333f649741936c484fa1a7fa3c96859" name="a6333f649741936c484fa1a7fa3c96859"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>SC16IS7xx__displayFifoStatus</b> (const char *dispMsg)</td></tr>
<tr class="memdesc:a6333f649741936c484fa1a7fa3c96859"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEBUG: Show FIFO buffers fill level. <br /></td></tr>
<tr class="separator:a6333f649741936c484fa1a7fa3c96859"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a4c97a26393ae88ade1599bb906d2c7f3"><td class="memItemLeft" align="right" valign="top"><a id="a4c97a26393ae88ade1599bb906d2c7f3" name="a4c97a26393ae88ade1599bb906d2c7f3"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>FIFO_EN</b></td></tr>
<tr class="separator:a4c97a26393ae88ade1599bb906d2c7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9ed8898e7d20f5934d1a4a0ea3d9655"><td class="memItemLeft" align="right" valign="top"><a id="ad9ed8898e7d20f5934d1a4a0ea3d9655" name="ad9ed8898e7d20f5934d1a4a0ea3d9655"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FIFO_RST</b></td></tr>
<tr class="separator:ad9ed8898e7d20f5934d1a4a0ea3d9655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39c1fed3e8f74ce0a7f9f36d61b4b4b8"><td class="memItemLeft" align="right" valign="top"><a id="a39c1fed3e8f74ce0a7f9f36d61b4b4b8" name="a39c1fed3e8f74ce0a7f9f36d61b4b4b8"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FIFO_RST</b></td></tr>
<tr class="separator:a39c1fed3e8f74ce0a7f9f36d61b4b4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c9c8133ee16e0f206bdf4920f0950af"><td class="memItemLeft" align="right" valign="top"><a id="a2c9c8133ee16e0f206bdf4920f0950af" name="a2c9c8133ee16e0f206bdf4920f0950af"></a>
ro8&#160;</td><td class="memItemRight" valign="bottom"><b>__pad0__</b></td></tr>
<tr class="separator:a2c9c8133ee16e0f206bdf4920f0950af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa1751f5ef0832f47f1cf68add30f843"><td class="memItemLeft" align="right" valign="top"><a id="aaa1751f5ef0832f47f1cf68add30f843" name="aaa1751f5ef0832f47f1cf68add30f843"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>TX_TRIGGER_LVL</b></td></tr>
<tr class="separator:aaa1751f5ef0832f47f1cf68add30f843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3d049dd67e3454650020072880b16d2"><td class="memItemLeft" align="right" valign="top"><a id="aa3d049dd67e3454650020072880b16d2" name="aa3d049dd67e3454650020072880b16d2"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>RX_TRIGGER_LVL</b></td></tr>
<tr class="separator:aa3d049dd67e3454650020072880b16d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcb9d86a70811f9ea595a8ce176c2a07"><td class="memItemLeft" align="right" valign="top"><a id="abcb9d86a70811f9ea595a8ce176c2a07" name="abcb9d86a70811f9ea595a8ce176c2a07"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>WORD_LEN</b></td></tr>
<tr class="separator:abcb9d86a70811f9ea595a8ce176c2a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf8205c9a5a0e895c25312d99e5c9a5"><td class="memItemLeft" align="right" valign="top"><a id="abcf8205c9a5a0e895c25312d99e5c9a5" name="abcf8205c9a5a0e895c25312d99e5c9a5"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>STOP</b></td></tr>
<tr class="separator:abcf8205c9a5a0e895c25312d99e5c9a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab07ddd22ac93d5204eb1eb40d419fdd9"><td class="memItemLeft" align="right" valign="top"><a id="ab07ddd22ac93d5204eb1eb40d419fdd9" name="ab07ddd22ac93d5204eb1eb40d419fdd9"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>PARITY_EN</b></td></tr>
<tr class="separator:ab07ddd22ac93d5204eb1eb40d419fdd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98d889f385d8345b06426cc32a505b8a"><td class="memItemLeft" align="right" valign="top"><a id="a98d889f385d8345b06426cc32a505b8a" name="a98d889f385d8345b06426cc32a505b8a"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>EVEN_PARITY</b></td></tr>
<tr class="separator:a98d889f385d8345b06426cc32a505b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3f45d8a6aad7a70af07cd07b967cc9a"><td class="memItemLeft" align="right" valign="top"><a id="aa3f45d8a6aad7a70af07cd07b967cc9a" name="aa3f45d8a6aad7a70af07cd07b967cc9a"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>SET_PARITY</b></td></tr>
<tr class="separator:aa3f45d8a6aad7a70af07cd07b967cc9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3357c425911be2f9872eb2e9f21b6f4"><td class="memItemLeft" align="right" valign="top"><a id="ac3357c425911be2f9872eb2e9f21b6f4" name="ac3357c425911be2f9872eb2e9f21b6f4"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>SET_BREAK</b></td></tr>
<tr class="separator:ac3357c425911be2f9872eb2e9f21b6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd42dc3bb2dfefa64c3581cbd3ed68ac"><td class="memItemLeft" align="right" valign="top"><a id="acd42dc3bb2dfefa64c3581cbd3ed68ac" name="acd42dc3bb2dfefa64c3581cbd3ed68ac"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>DIVISOR_LATCH_EN</b></td></tr>
<tr class="separator:acd42dc3bb2dfefa64c3581cbd3ed68ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba07d3d6fcfeca2a544fa5bf9ed7c00e"><td class="memItemLeft" align="right" valign="top"><a id="aba07d3d6fcfeca2a544fa5bf9ed7c00e" name="aba07d3d6fcfeca2a544fa5bf9ed7c00e"></a>
ro8&#160;</td><td class="memItemRight" valign="bottom"><b>DATA_IN_RECVR</b></td></tr>
<tr class="separator:aba07d3d6fcfeca2a544fa5bf9ed7c00e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a34904e6e213bd6af34f75f73995b6f"><td class="memItemLeft" align="right" valign="top"><a id="a7a34904e6e213bd6af34f75f73995b6f" name="a7a34904e6e213bd6af34f75f73995b6f"></a>
ro8&#160;</td><td class="memItemRight" valign="bottom"><b>OVERRUN_ERROR</b></td></tr>
<tr class="separator:a7a34904e6e213bd6af34f75f73995b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfe561e11c6a2d57da09b2af1cb70218"><td class="memItemLeft" align="right" valign="top"><a id="acfe561e11c6a2d57da09b2af1cb70218" name="acfe561e11c6a2d57da09b2af1cb70218"></a>
ro8&#160;</td><td class="memItemRight" valign="bottom"><b>PARITY_ERROR</b></td></tr>
<tr class="separator:acfe561e11c6a2d57da09b2af1cb70218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3cc4573fc5489b2c17a3dbe9dde83c1"><td class="memItemLeft" align="right" valign="top"><a id="aa3cc4573fc5489b2c17a3dbe9dde83c1" name="aa3cc4573fc5489b2c17a3dbe9dde83c1"></a>
ro8&#160;</td><td class="memItemRight" valign="bottom"><b>FRAMING_ERROR</b></td></tr>
<tr class="separator:aa3cc4573fc5489b2c17a3dbe9dde83c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa21d28fcdc28b8ca77b95a0b19a9da82"><td class="memItemLeft" align="right" valign="top"><a id="aa21d28fcdc28b8ca77b95a0b19a9da82" name="aa21d28fcdc28b8ca77b95a0b19a9da82"></a>
ro8&#160;</td><td class="memItemRight" valign="bottom"><b>BREAK_INT</b></td></tr>
<tr class="separator:aa21d28fcdc28b8ca77b95a0b19a9da82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefed6f0a47aa65dfd5e70b1c19b23b3c"><td class="memItemLeft" align="right" valign="top"><a id="aefed6f0a47aa65dfd5e70b1c19b23b3c" name="aefed6f0a47aa65dfd5e70b1c19b23b3c"></a>
ro8&#160;</td><td class="memItemRight" valign="bottom"><b>THR_EMPTY</b></td></tr>
<tr class="separator:aefed6f0a47aa65dfd5e70b1c19b23b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af46b41b90234c1cce61c053334be51ad"><td class="memItemLeft" align="right" valign="top"><a id="af46b41b90234c1cce61c053334be51ad" name="af46b41b90234c1cce61c053334be51ad"></a>
ro8&#160;</td><td class="memItemRight" valign="bottom"><b>THR_TSR_EMPTY</b></td></tr>
<tr class="separator:af46b41b90234c1cce61c053334be51ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a5f464a718187d832f13b9b7fecdec8"><td class="memItemLeft" align="right" valign="top"><a id="a5a5f464a718187d832f13b9b7fecdec8" name="a5a5f464a718187d832f13b9b7fecdec8"></a>
ro8&#160;</td><td class="memItemRight" valign="bottom"><b>FIFO_DATA_ERROR</b></td></tr>
<tr class="separator:a5a5f464a718187d832f13b9b7fecdec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6ea38dfcb975b2e6cc6cb8e6c794d6f"><td class="memItemLeft" align="right" valign="top"><a id="ab6ea38dfcb975b2e6cc6cb8e6c794d6f" name="ab6ea38dfcb975b2e6cc6cb8e6c794d6f"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>DATA</b></td></tr>
<tr class="separator:ab6ea38dfcb975b2e6cc6cb8e6c794d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3b9420b844ce54427f2996016b0cf80"><td class="memItemLeft" align="right" valign="top"><a id="aa3b9420b844ce54427f2996016b0cf80" name="aa3b9420b844ce54427f2996016b0cf80"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>MODE_9BIT_EN</b></td></tr>
<tr class="separator:aa3b9420b844ce54427f2996016b0cf80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a622cb8926103ce9c65ee37731846a195"><td class="memItemLeft" align="right" valign="top"><a id="a622cb8926103ce9c65ee37731846a195" name="a622cb8926103ce9c65ee37731846a195"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>RECVR_DISABLE</b></td></tr>
<tr class="separator:a622cb8926103ce9c65ee37731846a195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5fe41645a8cbacafa4532199016c595"><td class="memItemLeft" align="right" valign="top"><a id="ae5fe41645a8cbacafa4532199016c595" name="ae5fe41645a8cbacafa4532199016c595"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>TRANSMITTER_DISABLE</b></td></tr>
<tr class="separator:ae5fe41645a8cbacafa4532199016c595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcead66ebfd1da9652d08ab70bc3ceef"><td class="memItemLeft" align="right" valign="top"><a id="adcead66ebfd1da9652d08ab70bc3ceef" name="adcead66ebfd1da9652d08ab70bc3ceef"></a>
ro8&#160;</td><td class="memItemRight" valign="bottom"><b>__pad1__</b></td></tr>
<tr class="separator:adcead66ebfd1da9652d08ab70bc3ceef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad991a140d501b49103ee31f756575c88"><td class="memItemLeft" align="right" valign="top"><a id="ad991a140d501b49103ee31f756575c88" name="ad991a140d501b49103ee31f756575c88"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>AUTO_RS_485_RTS_DIR_CTRL</b></td></tr>
<tr class="separator:ad991a140d501b49103ee31f756575c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7151b137cfac6f2546678aab42977522"><td class="memItemLeft" align="right" valign="top"><a id="a7151b137cfac6f2546678aab42977522" name="a7151b137cfac6f2546678aab42977522"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>AUTO_RS_485_RTS_OUTPUT_INV</b></td></tr>
<tr class="separator:a7151b137cfac6f2546678aab42977522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a737576320767176b6bf5fdf6e48b090d"><td class="memItemLeft" align="right" valign="top"><a id="a737576320767176b6bf5fdf6e48b090d" name="a737576320767176b6bf5fdf6e48b090d"></a>
ro8&#160;</td><td class="memItemRight" valign="bottom"><b>__pad2__</b></td></tr>
<tr class="separator:a737576320767176b6bf5fdf6e48b090d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6a77d9c064ce9fb069ad3f473f963aa"><td class="memItemLeft" align="right" valign="top"><a id="ac6a77d9c064ce9fb069ad3f473f963aa" name="ac6a77d9c064ce9fb069ad3f473f963aa"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>IRDA_MODE</b></td></tr>
<tr class="separator:ac6a77d9c064ce9fb069ad3f473f963aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb79d1fca83b69a707efc8c3878e3897"><td class="memItemLeft" align="right" valign="top"><a id="aeb79d1fca83b69a707efc8c3878e3897" name="aeb79d1fca83b69a707efc8c3878e3897"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>SWFLOW_CTRL</b></td></tr>
<tr class="separator:aeb79d1fca83b69a707efc8c3878e3897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa33c1d8532a9e06bf5b24007f1bc5e56"><td class="memItemLeft" align="right" valign="top"><a id="aa33c1d8532a9e06bf5b24007f1bc5e56" name="aa33c1d8532a9e06bf5b24007f1bc5e56"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>ENHANCED_FNS_EN</b></td></tr>
<tr class="separator:aa33c1d8532a9e06bf5b24007f1bc5e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebaa51f996b1dc77d37ee5fb66b5d731"><td class="memItemLeft" align="right" valign="top"><a id="aebaa51f996b1dc77d37ee5fb66b5d731" name="aebaa51f996b1dc77d37ee5fb66b5d731"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>SPECIAL_CHAR_DETECT</b></td></tr>
<tr class="separator:aebaa51f996b1dc77d37ee5fb66b5d731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62a9c2483c1803bca6812eb185104c7c"><td class="memItemLeft" align="right" valign="top"><a id="a62a9c2483c1803bca6812eb185104c7c" name="a62a9c2483c1803bca6812eb185104c7c"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>AUTO_nRTS</b></td></tr>
<tr class="separator:a62a9c2483c1803bca6812eb185104c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0991f208682c610540dbc7b443f2306"><td class="memItemLeft" align="right" valign="top"><a id="ad0991f208682c610540dbc7b443f2306" name="ad0991f208682c610540dbc7b443f2306"></a>
rw8&#160;</td><td class="memItemRight" valign="bottom"><b>AUTO_nCTS</b></td></tr>
<tr class="separator:ad0991f208682c610540dbc7b443f2306"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><hr  />
<dl class="section author"><dt>Author</dt><dd>Greg Terrell, Jensen Miller LooUQ Incorporated</dd></dl>
<p><b>LooUQ Incorporated</b><br  />
<a href="#" onclick="location.href='mai'+'lto:'+'ans'+'we'+'rs@'+'lo'+'ouq'+'.c'+'om'; return false;">answe<span class="obfuscator">.nosp@m.</span>rs@l<span class="obfuscator">.nosp@m.</span>oouq.<span class="obfuscator">.nosp@m.</span>com</a><br  />
807 Airport Access Road, Suite 201, Traverse City, MI 49686 USA<br  />
<br  />
Copyright (c) 2020-2023 LooUQ Incorporated.<br  />
This project is released under the GPL-3.0 License.</p>
<hr  />
 <pre class="fragment">This project is released under the GPL-3.0 License.

This program is free software: you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation, either version 3 of the License, or
(at your option) any later version.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program.  If not, see &lt;https://www.gnu.org/licenses/&gt;.
</pre> </div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a5ba47461c499f1c25350ec26b2fd70cd" name="a5ba47461c499f1c25350ec26b2fd70cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ba47461c499f1c25350ec26b2fd70cd">&#9670;&#160;</a></span>DEF_SC16IS7xx_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEF_SC16IS7xx_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">REG_NAME, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">REG_BITS&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keyword">typedef</span> <span class="keyword">union    </span>\</div>
<div class="line">{                \</div>
<div class="line">    <span class="keyword">struct </span>{     \</div>
<div class="line">    REG_BITS     \</div>
<div class="line">    };           \</div>
<div class="line">    uint8_t reg; \</div>
<div class="line">} SC16IS7xx_##REG_NAME;</div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="af8db8bc181d7125d84d6682759a1faa6" name="af8db8bc181d7125d84d6682759a1faa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8db8bc181d7125d84d6682759a1faa6">&#9670;&#160;</a></span>SC16IS7xx_regAddr_tag</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6">SC16IS7xx_regAddr_tag</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NXP SC16IS740/750/760/741 register addresses, for details about registers see the NXP SC16IS740/750/760 data sheet.NXP SC16IS740/750/760/741 register addresses, for details about registers see the NXP SC16IS740/750/760 data sheet. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="af8db8bc181d7125d84d6682759a1faa6a70d9e3415cb550db7855ef2cfdfc6204" name="af8db8bc181d7125d84d6682759a1faa6a70d9e3415cb550db7855ef2cfdfc6204"></a>SC16IS7xx_FIFO_regAddr&#160;</td><td class="fielddoc"><p>FIFO data register, accesses the TX/RX buffers. </p>
</td></tr>
<tr><td class="fieldname"><a id="af8db8bc181d7125d84d6682759a1faa6a0218b2ad84ea2264935dda52b6f79366" name="af8db8bc181d7125d84d6682759a1faa6a0218b2ad84ea2264935dda52b6f79366"></a>SC16IS7xx_IER_regAddr&#160;</td><td class="fielddoc"><p>Interrupt enable register. </p>
</td></tr>
<tr><td class="fieldname"><a id="af8db8bc181d7125d84d6682759a1faa6aeb33ac136b890c2ffc82e0ce47d21e1a" name="af8db8bc181d7125d84d6682759a1faa6aeb33ac136b890c2ffc82e0ce47d21e1a"></a>SC16IS7xx_FCR_regAddr&#160;</td><td class="fielddoc"><p>Frame control register. </p>
</td></tr>
<tr><td class="fieldname"><a id="af8db8bc181d7125d84d6682759a1faa6a9be7486269581ac1c5709da899d9a40b" name="af8db8bc181d7125d84d6682759a1faa6a9be7486269581ac1c5709da899d9a40b"></a>SC16IS7xx_IIR_regAddr&#160;</td><td class="fielddoc"><p>Interrupt identification register. </p>
</td></tr>
<tr><td class="fieldname"><a id="af8db8bc181d7125d84d6682759a1faa6ac32fa33ce97cc520efc5c36d1a0d09fe" name="af8db8bc181d7125d84d6682759a1faa6ac32fa33ce97cc520efc5c36d1a0d09fe"></a>SC16IS7xx_LCR_regAddr&#160;</td><td class="fielddoc"><p>Line control register. </p>
</td></tr>
<tr><td class="fieldname"><a id="af8db8bc181d7125d84d6682759a1faa6a8d15777e98c57e6e95da37925f476b49" name="af8db8bc181d7125d84d6682759a1faa6a8d15777e98c57e6e95da37925f476b49"></a>SC16IS7xx_MCR_regAddr&#160;</td><td class="fielddoc"><p>Modem control register. </p>
</td></tr>
<tr><td class="fieldname"><a id="af8db8bc181d7125d84d6682759a1faa6a3617ea90e3b954e2428a40d444887a15" name="af8db8bc181d7125d84d6682759a1faa6a3617ea90e3b954e2428a40d444887a15"></a>SC16IS7xx_LSR_regAddr&#160;</td><td class="fielddoc"><p>Line state register. </p>
</td></tr>
<tr><td class="fieldname"><a id="af8db8bc181d7125d84d6682759a1faa6ace3deb1a5f739c0586e78cff14ae5c4a" name="af8db8bc181d7125d84d6682759a1faa6ace3deb1a5f739c0586e78cff14ae5c4a"></a>SC16IS7xx_MSR_regAddr&#160;</td><td class="fielddoc"><p>Modem status register. </p>
</td></tr>
<tr><td class="fieldname"><a id="af8db8bc181d7125d84d6682759a1faa6a861d21d400aaff48b440f7ec21c53fe6" name="af8db8bc181d7125d84d6682759a1faa6a861d21d400aaff48b440f7ec21c53fe6"></a>SC16IS7xx_SPR_regAddr&#160;</td><td class="fielddoc"><p>Scratchpad register (test loopback) </p>
</td></tr>
<tr><td class="fieldname"><a id="af8db8bc181d7125d84d6682759a1faa6a22d4575c549270eeb38f255781f794c1" name="af8db8bc181d7125d84d6682759a1faa6a22d4575c549270eeb38f255781f794c1"></a>SC16IS7xx_TCR_regAddr&#160;</td><td class="fielddoc"><p>Transmission control register. </p>
</td></tr>
<tr><td class="fieldname"><a id="af8db8bc181d7125d84d6682759a1faa6a011791a6d53faf63c78aa740e2bcc884" name="af8db8bc181d7125d84d6682759a1faa6a011791a6d53faf63c78aa740e2bcc884"></a>SC16IS7xx_TLR_regAddr&#160;</td><td class="fielddoc"><p>Trigger level register. </p>
</td></tr>
<tr><td class="fieldname"><a id="af8db8bc181d7125d84d6682759a1faa6a63158f535876909aea419ebbc1820240" name="af8db8bc181d7125d84d6682759a1faa6a63158f535876909aea419ebbc1820240"></a>SC16IS7xx_TXLVL_regAddr&#160;</td><td class="fielddoc"><p>TX level register. </p>
</td></tr>
<tr><td class="fieldname"><a id="af8db8bc181d7125d84d6682759a1faa6ae7cca8b43770662a043ba73119a0d1de" name="af8db8bc181d7125d84d6682759a1faa6ae7cca8b43770662a043ba73119a0d1de"></a>SC16IS7xx_RXLVL_regAddr&#160;</td><td class="fielddoc"><p>RX level register. </p>
</td></tr>
<tr><td class="fieldname"><a id="af8db8bc181d7125d84d6682759a1faa6adfc97d546c9dc0f861924056bc500846" name="af8db8bc181d7125d84d6682759a1faa6adfc97d546c9dc0f861924056bc500846"></a>SC16IS7xx_UARTRST_regAddr&#160;</td><td class="fielddoc"><p>UART reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="af8db8bc181d7125d84d6682759a1faa6ad57395bcb83b7fa439768bb1bcf0821b" name="af8db8bc181d7125d84d6682759a1faa6ad57395bcb83b7fa439768bb1bcf0821b"></a>SC16IS7xx_EFCR_regAddr&#160;</td><td class="fielddoc"><p>Extra features register. </p>
</td></tr>
<tr><td class="fieldname"><a id="af8db8bc181d7125d84d6682759a1faa6a30270b11e76567693d072a6e7b1d317c" name="af8db8bc181d7125d84d6682759a1faa6a30270b11e76567693d072a6e7b1d317c"></a>SC16IS7xx_DLL_regAddr&#160;</td><td class="fielddoc"><p>Divisor latch register (LSB) </p>
</td></tr>
<tr><td class="fieldname"><a id="af8db8bc181d7125d84d6682759a1faa6aed9070af7bae0f017849294241091516" name="af8db8bc181d7125d84d6682759a1faa6aed9070af7bae0f017849294241091516"></a>SC16IS7xx_DLH_regAddr&#160;</td><td class="fielddoc"><p>Divisor latch register (MSB) </p>
</td></tr>
<tr><td class="fieldname"><a id="af8db8bc181d7125d84d6682759a1faa6a8d8d53699c0e79892c3919d80c0c4be4" name="af8db8bc181d7125d84d6682759a1faa6a8d8d53699c0e79892c3919d80c0c4be4"></a>SC16IS7xx_EFR_regAddr&#160;</td><td class="fielddoc"><p>Enhanced features register. </p>
</td></tr>
<tr><td class="fieldname"><a id="af8db8bc181d7125d84d6682759a1faa6a06555da463c49b0e2c93934d79f25064" name="af8db8bc181d7125d84d6682759a1faa6a06555da463c49b0e2c93934d79f25064"></a>SC16IS7xx_XON1_regAddr&#160;</td><td class="fielddoc"><p>XON-1 word. </p>
</td></tr>
<tr><td class="fieldname"><a id="af8db8bc181d7125d84d6682759a1faa6a197d047f895f2760d51cd2411fae06b4" name="af8db8bc181d7125d84d6682759a1faa6a197d047f895f2760d51cd2411fae06b4"></a>SC16IS7xx_XON2_regAddr&#160;</td><td class="fielddoc"><p>XON-2 word. </p>
</td></tr>
<tr><td class="fieldname"><a id="af8db8bc181d7125d84d6682759a1faa6a25cd55245ddce6d741f1487dbdd7e300" name="af8db8bc181d7125d84d6682759a1faa6a25cd55245ddce6d741f1487dbdd7e300"></a>SC16IS7xx_XOFF1_regAddr&#160;</td><td class="fielddoc"><p>XOFF-1 word. </p>
</td></tr>
<tr><td class="fieldname"><a id="af8db8bc181d7125d84d6682759a1faa6a445f911ab5350b7fdd4a5f1df33eafe8" name="af8db8bc181d7125d84d6682759a1faa6a445f911ab5350b7fdd4a5f1df33eafe8"></a>SC16IS7xx_XOFF2_regAddr&#160;</td><td class="fielddoc"><p>XOFF-2 word. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a3b724419b5ca02670e2c38d54be48c06" name="a3b724419b5ca02670e2c38d54be48c06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b724419b5ca02670e2c38d54be48c06">&#9670;&#160;</a></span>DEF_SC16IS7xx_REG() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DEF_SC16IS7xx_REG </td>
          <td>(</td>
          <td class="paramtype">IER&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">rw8 RHR_DATA_AVAIL_INT_EN :1;rw8 THR_EMPTY_INT_EN :1;rw8 RECEIVE_LINE_STAT_INT_EN :1;rw8 MDM_STAT_INT_EN :1;rw8 SLP_MODE_EN :1;rw8 nXOFF_INT_EN :1;rw8 nRTS_INT_EN :1;rw8 nCTS_INT_EN :1;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt enable register. </p>
<p>FIFO control register. </p>

</div>
</div>
<a id="ae81d36aee4801884aa5fe7b05c21b15e" name="ae81d36aee4801884aa5fe7b05c21b15e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae81d36aee4801884aa5fe7b05c21b15e">&#9670;&#160;</a></span>DEF_SC16IS7xx_REG() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DEF_SC16IS7xx_REG </td>
          <td>(</td>
          <td class="paramtype">IIR&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ro8 IRQ_nPENDING :1;ro8 IRQ_SOURCE :5;ro8 FIFO_EN :2;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt indicator register. </p>
<p>Line control register. </p>

</div>
</div>
<a id="a935c2e417a3011416be3bcee805a3b08" name="a935c2e417a3011416be3bcee805a3b08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a935c2e417a3011416be3bcee805a3b08">&#9670;&#160;</a></span>DEF_SC16IS7xx_REG() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DEF_SC16IS7xx_REG </td>
          <td>(</td>
          <td class="paramtype">MCR&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ro8 :1;rw8 nRTS :1;rw8 TCR_TLR_EN :1;ro8 :1;rw8 LOOPBACK_EN :1;rw8 XON_ANY :1;rw8 IRDA_MODE_EN :1;rw8 CLOCK_DIVISOR :1;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Modem control register. </p>
<p>Line status register. </p>

</div>
</div>
<a id="a68112d08e1d0bc516ce514a90c4385a9" name="a68112d08e1d0bc516ce514a90c4385a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68112d08e1d0bc516ce514a90c4385a9">&#9670;&#160;</a></span>DEF_SC16IS7xx_REG() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DEF_SC16IS7xx_REG </td>
          <td>(</td>
          <td class="paramtype">MSR&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ro8 DELTA_CTS :1;ro8 :3;ro8 CTS :1;ro8 :3;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Modem status register. </p>
<p>Scratch pad register. </p>

</div>
</div>
<a id="adada1b94043722438018bc74f784c81f" name="adada1b94043722438018bc74f784c81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adada1b94043722438018bc74f784c81f">&#9670;&#160;</a></span>SC16IS7xx_enableIrqMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SC16IS7xx_enableIrqMode </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable IRQ servicing for communications between SC16IS741 and BG96. </p>
<p>Enable IRQ servicing for communications between SC16IS741 and BG96. </p>

</div>
</div>
<a id="a8ccfb7663d4ca7cee5335eb97f06e9ab" name="a8ccfb7663d4ca7cee5335eb97f06e9ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ccfb7663d4ca7cee5335eb97f06e9ab">&#9670;&#160;</a></span>SC16IS7xx_isAvailable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SC16IS7xx_isAvailable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Perform simple write/read using SC16IS741A scratchpad register. Used to test SPI communications. </p>
<p>Perform simple write/read using SC16IS741A scratchpad register. Used to test SPI communications. </p>

</div>
</div>
<a id="a13241994787ce057d96658b47366d76f" name="a13241994787ce057d96658b47366d76f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13241994787ce057d96658b47366d76f">&#9670;&#160;</a></span>SC16IS7xx_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SC16IS7xx_read </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>dest_len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads through the SC16IS741A bridge (its RX FIFO) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dest</td><td>[out] - The destination buffer </td></tr>
    <tr><td class="paramname">dest_len</td><td>[in] - The length of the destination buffer </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a209d8785c37ccbc531eb37a73feb60a8" name="a209d8785c37ccbc531eb37a73feb60a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a209d8785c37ccbc531eb37a73feb60a8">&#9670;&#160;</a></span>SC16IS7xx_readReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t SC16IS7xx_readReg </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>reg_addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read from a SC16IS741A bridge register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_addr</td><td>[in] - The register address </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>reg_data - Byte of data read from register </dd></dl>

</div>
</div>
<a id="a146c0f112933b81e851f398746a06e6c" name="a146c0f112933b81e851f398746a06e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a146c0f112933b81e851f398746a06e6c">&#9670;&#160;</a></span>SC16IS7xx_resetFifo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SC16IS7xx_resetFifo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ltemc-nxp-sc16is_8h.html#a80dca3b6c9389349664cb818df639eb3">sc16IS7xx_FifoResetAction_t</a>&#160;</td>
          <td class="paramname"><em>resetAction</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Perform reset on bridge FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">resetAction</td><td>[in] - What to reset TX, RX or both </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a828934bda4ffacd5a3f8300f7bab356f" name="a828934bda4ffacd5a3f8300f7bab356f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a828934bda4ffacd5a3f8300f7bab356f">&#9670;&#160;</a></span>SC16IS7xx_start()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SC16IS7xx_start </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure base NXP bridge settings: reset (opt), FIFO, trigger levels (no trig IRQ yet), baud and framing. </p>
<p>Configure base NXP bridge settings: reset (opt), FIFO, trigger levels (no trig IRQ yet), baud and framing. </p>

</div>
</div>
<a id="a6292427dfbc749bc8e12fadb16b7f25d" name="a6292427dfbc749bc8e12fadb16b7f25d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6292427dfbc749bc8e12fadb16b7f25d">&#9670;&#160;</a></span>SC16IS7xx_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SC16IS7xx_write </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>src_len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write through the SC16IS741A bridge. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">src</td><td>[in] - The source data to write </td></tr>
    <tr><td class="paramname">src_len</td><td>[in] - The length of the source </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a69ada6721796577cc4910900f5273118" name="a69ada6721796577cc4910900f5273118"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69ada6721796577cc4910900f5273118">&#9670;&#160;</a></span>SC16IS7xx_writeReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SC16IS7xx_writeReg </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>reg_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>reg_data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write to a SC16IS741A bridge register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_addr</td><td>[in] - The register address </td></tr>
    <tr><td class="paramname">reg_data</td><td>[in] - Pointer to the data to write to the register </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
