

================================================================
== Vivado HLS Report for 'eth'
================================================================
* Date:           Sat Dec 25 12:03:26 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Output_port_lookup
* Solution:       solution2
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     108|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     111|
|Register         |        -|      -|     107|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     107|     219|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |brmerge_demorgan_fu_199_p2        |    and   |      0|  0|   2|           1|           1|
    |ssdm_int_V_write_ass_4_fu_229_p2  |    and   |      0|  0|   2|           1|           1|
    |ssdm_int_V_write_ass_2_fu_213_p3  |  select  |      0|  0|  48|           1|          48|
    |ssdm_int_V_write_ass_3_fu_221_p3  |  select  |      0|  0|   8|           1|           8|
    |ssdm_int_V_write_ass_fu_205_p3    |  select  |      0|  0|  48|           1|          48|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 108|           5|         106|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_dst_mac_V_1_phi_fu_110_p8   |  15|          3|   48|        144|
    |ap_phi_mux_eth_done_V_1_phi_fu_142_p8  |  15|          3|    1|          3|
    |ap_phi_mux_src_mac_V_1_phi_fu_94_p8    |  15|          3|   48|        144|
    |ap_phi_mux_src_port_V_1_phi_fu_126_p8  |  15|          3|    8|         24|
    |ap_phi_mux_write_flag3_1_phi_fu_77_p8  |  15|          3|    1|          3|
    |ap_return_0                            |   9|          2|   48|         96|
    |ap_return_1                            |   9|          2|   48|         96|
    |ap_return_2                            |   9|          2|    8|         16|
    |ap_return_3                            |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 111|         23|  211|        528|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_return_0_preg  |  48|   0|   48|          0|
    |ap_return_1_preg  |  48|   0|   48|          0|
    |ap_return_2_preg  |   8|   0|    8|          0|
    |ap_return_3_preg  |   1|   0|    1|          0|
    |state             |   1|   0|    1|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 107|   0|  107|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |      eth     | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |      eth     | return value |
|ap_start     |  in |    1| ap_ctrl_hs |      eth     | return value |
|ap_done      | out |    1| ap_ctrl_hs |      eth     | return value |
|ap_idle      | out |    1| ap_ctrl_hs |      eth     | return value |
|ap_ready     | out |    1| ap_ctrl_hs |      eth     | return value |
|ap_return_0  | out |   48| ap_ctrl_hs |      eth     | return value |
|ap_return_1  | out |   48| ap_ctrl_hs |      eth     | return value |
|ap_return_2  | out |    8| ap_ctrl_hs |      eth     | return value |
|ap_return_3  | out |    1| ap_ctrl_hs |      eth     | return value |
|tdata_V      |  in |  256|   ap_none  |    tdata_V   |    scalar    |
|tuser_V      |  in |  128|   ap_none  |    tuser_V   |    scalar    |
|valid_V      |  in |    1|   ap_none  |    valid_V   |    scalar    |
|tlast_V      |  in |    1|   ap_none  |    tlast_V   |    scalar    |
|reset_V      |  in |    1|   ap_none  |    reset_V   |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.51>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%reset_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %reset_V)"   --->   Operation 2 'read' 'reset_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tlast_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %tlast_V)"   --->   Operation 3 'read' 'tlast_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%valid_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %valid_V)"   --->   Operation 4 'read' 'valid_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tuser_V_read = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %tuser_V)"   --->   Operation 5 'read' 'tuser_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tdata_V_read = call i256 @_ssdm_op_Read.ap_auto.i256(i256 %tdata_V)"   --->   Operation 6 'read' 'tdata_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "br i1 %reset_V_read, label %1, label %2" [Output_port_lookup/Eth.cpp:32]   --->   Operation 7 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%state_load = load i1* @state, align 1"   --->   Operation 8 'load' 'state_load' <Predicate = (!reset_V_read)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %state_load, label %5, label %3" [Output_port_lookup/Eth.cpp:43]   --->   Operation 9 'br' <Predicate = (!reset_V_read)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.97ns)   --->   "br i1 %valid_V_read, label %4, label %._crit_edge" [Output_port_lookup/Eth.cpp:48]   --->   Operation 10 'br' <Predicate = (!reset_V_read & !state_load)> <Delay = 0.97>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tuser_V_read, i32 16, i32 23)" [Output_port_lookup/Eth.cpp:50]   --->   Operation 11 'partselect' 'p_Result_s' <Predicate = (!reset_V_read & !state_load & valid_V_read & write_flag3_1)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = trunc i256 %tdata_V_read to i48" [Output_port_lookup/Eth.cpp:51]   --->   Operation 12 'trunc' 'tmp' <Predicate = (!reset_V_read & !state_load & valid_V_read & write_flag3_1)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_2 = call i48 @_ssdm_op_PartSelect.i48.i256.i32.i32(i256 %tdata_V_read, i32 48, i32 95)" [Output_port_lookup/Eth.cpp:52]   --->   Operation 13 'partselect' 'p_Result_2' <Predicate = (!reset_V_read & !state_load & valid_V_read & write_flag3_1)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.97ns)   --->   "store i1 true, i1* @state, align 1" [Output_port_lookup/Eth.cpp:54]   --->   Operation 14 'store' <Predicate = (!reset_V_read & !state_load & valid_V_read)> <Delay = 0.97>
ST_1 : Operation 15 [1/1] (0.97ns)   --->   "br label %._crit_edge" [Output_port_lookup/Eth.cpp:56]   --->   Operation 15 'br' <Predicate = (!reset_V_read & !state_load & valid_V_read)> <Delay = 0.97>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%brmerge_demorgan = and i1 %valid_V_read, %tlast_V_read" [Output_port_lookup/Eth.cpp:68]   --->   Operation 16 'and' 'brmerge_demorgan' <Predicate = (!reset_V_read & state_load)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %brmerge_demorgan, label %6, label %._crit_edge145" [Output_port_lookup/Eth.cpp:68]   --->   Operation 17 'br' <Predicate = (!reset_V_read & state_load)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.97ns)   --->   "store i1 false, i1* @state, align 1" [Output_port_lookup/Eth.cpp:68]   --->   Operation 18 'store' <Predicate = (!reset_V_read & state_load & brmerge_demorgan)> <Delay = 0.97>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "br label %._crit_edge145" [Output_port_lookup/Eth.cpp:68]   --->   Operation 19 'br' <Predicate = (!reset_V_read & state_load & brmerge_demorgan)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.97ns)   --->   "br label %._crit_edge" [Output_port_lookup/Eth.cpp:70]   --->   Operation 20 'br' <Predicate = (!reset_V_read & state_load)> <Delay = 0.97>
ST_1 : Operation 21 [1/1] (0.97ns)   --->   "store i1 false, i1* @state, align 1" [Output_port_lookup/Eth.cpp:34]   --->   Operation 21 'store' <Predicate = (reset_V_read)> <Delay = 0.97>
ST_1 : Operation 22 [1/1] (0.97ns)   --->   "br label %._crit_edge" [Output_port_lookup/Eth.cpp:39]   --->   Operation 22 'br' <Predicate = (reset_V_read)> <Delay = 0.97>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%write_flag3_1 = phi i1 [ true, %1 ], [ true, %._crit_edge145 ], [ true, %4 ], [ false, %3 ]"   --->   Operation 23 'phi' 'write_flag3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node ssdm_int_V_write_ass_2)   --->   "%src_mac_V_1 = phi i48 [ 0, %1 ], [ 0, %._crit_edge145 ], [ %p_Result_2, %4 ], [ undef, %3 ]" [Output_port_lookup/Eth.cpp:52]   --->   Operation 24 'phi' 'src_mac_V_1' <Predicate = (write_flag3_1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node ssdm_int_V_write_ass)   --->   "%dst_mac_V_1 = phi i48 [ 0, %1 ], [ 0, %._crit_edge145 ], [ %tmp, %4 ], [ undef, %3 ]" [Output_port_lookup/Eth.cpp:51]   --->   Operation 25 'phi' 'dst_mac_V_1' <Predicate = (write_flag3_1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node ssdm_int_V_write_ass_3)   --->   "%src_port_V_1 = phi i8 [ 0, %1 ], [ 0, %._crit_edge145 ], [ %p_Result_s, %4 ], [ undef, %3 ]" [Output_port_lookup/Eth.cpp:50]   --->   Operation 26 'phi' 'src_port_V_1' <Predicate = (write_flag3_1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node ssdm_int_V_write_ass_4)   --->   "%eth_done_V_1 = phi i1 [ false, %1 ], [ false, %._crit_edge145 ], [ true, %4 ], [ true, %3 ]"   --->   Operation 27 'phi' 'eth_done_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.53ns) (out node of the LUT)   --->   "%ssdm_int_V_write_ass = select i1 %write_flag3_1, i48 %dst_mac_V_1, i48 0" [Output_port_lookup/Eth.cpp:78]   --->   Operation 28 'select' 'ssdm_int_V_write_ass' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.53ns) (out node of the LUT)   --->   "%ssdm_int_V_write_ass_2 = select i1 %write_flag3_1, i48 %src_mac_V_1, i48 0" [Output_port_lookup/Eth.cpp:78]   --->   Operation 29 'select' 'ssdm_int_V_write_ass_2' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.35ns) (out node of the LUT)   --->   "%ssdm_int_V_write_ass_3 = select i1 %write_flag3_1, i8 %src_port_V_1, i8 0" [Output_port_lookup/Eth.cpp:78]   --->   Operation 30 'select' 'ssdm_int_V_write_ass_3' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.46ns) (out node of the LUT)   --->   "%ssdm_int_V_write_ass_4 = and i1 %write_flag3_1, %eth_done_V_1" [Output_port_lookup/Eth.cpp:78]   --->   Operation 31 'and' 'ssdm_int_V_write_ass_4' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i48, i48, i8, i1 } undef, i48 %ssdm_int_V_write_ass, 0" [Output_port_lookup/Eth.cpp:78]   --->   Operation 32 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i48, i48, i8, i1 } %mrv, i48 %ssdm_int_V_write_ass_2, 1" [Output_port_lookup/Eth.cpp:78]   --->   Operation 33 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i48, i48, i8, i1 } %mrv_1, i8 %ssdm_int_V_write_ass_3, 2" [Output_port_lookup/Eth.cpp:78]   --->   Operation 34 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i48, i48, i8, i1 } %mrv_2, i1 %ssdm_int_V_write_ass_4, 3" [Output_port_lookup/Eth.cpp:78]   --->   Operation 35 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "ret { i48, i48, i8, i1 } %mrv_3" [Output_port_lookup/Eth.cpp:78]   --->   Operation 36 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tdata_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tuser_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tlast_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reset_V_read           (read       ) [ 01]
tlast_V_read           (read       ) [ 00]
valid_V_read           (read       ) [ 01]
tuser_V_read           (read       ) [ 00]
tdata_V_read           (read       ) [ 00]
StgValue_7             (br         ) [ 00]
state_load             (load       ) [ 01]
StgValue_9             (br         ) [ 00]
StgValue_10            (br         ) [ 00]
p_Result_s             (partselect ) [ 00]
tmp                    (trunc      ) [ 00]
p_Result_2             (partselect ) [ 00]
StgValue_14            (store      ) [ 00]
StgValue_15            (br         ) [ 00]
brmerge_demorgan       (and        ) [ 01]
StgValue_17            (br         ) [ 00]
StgValue_18            (store      ) [ 00]
StgValue_19            (br         ) [ 00]
StgValue_20            (br         ) [ 00]
StgValue_21            (store      ) [ 00]
StgValue_22            (br         ) [ 00]
write_flag3_1          (phi        ) [ 01]
src_mac_V_1            (phi        ) [ 00]
dst_mac_V_1            (phi        ) [ 00]
src_port_V_1           (phi        ) [ 00]
eth_done_V_1           (phi        ) [ 00]
ssdm_int_V_write_ass   (select     ) [ 00]
ssdm_int_V_write_ass_2 (select     ) [ 00]
ssdm_int_V_write_ass_3 (select     ) [ 00]
ssdm_int_V_write_ass_4 (and        ) [ 00]
mrv                    (insertvalue) [ 00]
mrv_1                  (insertvalue) [ 00]
mrv_2                  (insertvalue) [ 00]
mrv_3                  (insertvalue) [ 00]
StgValue_36            (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tdata_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tdata_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tuser_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tuser_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="valid_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="valid_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tlast_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tlast_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reset_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="state">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i256"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="reset_V_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_V_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tlast_V_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tlast_V_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="valid_V_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="valid_V_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tuser_V_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="128" slack="0"/>
<pin id="64" dir="0" index="1" bw="128" slack="0"/>
<pin id="65" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tuser_V_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tdata_V_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="256" slack="0"/>
<pin id="70" dir="0" index="1" bw="256" slack="0"/>
<pin id="71" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tdata_V_read/1 "/>
</bind>
</comp>

<comp id="74" class="1005" name="write_flag3_1_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="76" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="write_flag3_1 (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="write_flag3_1_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="1" slack="0"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="4" bw="1" slack="0"/>
<pin id="83" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="6" bw="1" slack="0"/>
<pin id="85" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag3_1/1 "/>
</bind>
</comp>

<comp id="91" class="1005" name="src_mac_V_1_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="48" slack="2147483647"/>
<pin id="93" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opset="src_mac_V_1 (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="src_mac_V_1_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="4" bw="48" slack="0"/>
<pin id="100" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="6" bw="1" slack="0"/>
<pin id="102" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="8" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_mac_V_1/1 "/>
</bind>
</comp>

<comp id="107" class="1005" name="dst_mac_V_1_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="48" slack="2147483647"/>
<pin id="109" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opset="dst_mac_V_1 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="dst_mac_V_1_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="4" bw="48" slack="0"/>
<pin id="116" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="1" slack="0"/>
<pin id="118" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="8" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dst_mac_V_1/1 "/>
</bind>
</comp>

<comp id="123" class="1005" name="src_port_V_1_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="125" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="src_port_V_1 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="src_port_V_1_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="4" bw="8" slack="0"/>
<pin id="132" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="1" slack="0"/>
<pin id="134" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="8" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_port_V_1/1 "/>
</bind>
</comp>

<comp id="139" class="1005" name="eth_done_V_1_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="141" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eth_done_V_1 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="eth_done_V_1_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="4" bw="1" slack="0"/>
<pin id="148" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="6" bw="1" slack="0"/>
<pin id="150" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eth_done_V_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_18/1 StgValue_21/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="state_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_Result_s_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="128" slack="0"/>
<pin id="169" dir="0" index="2" bw="6" slack="0"/>
<pin id="170" dir="0" index="3" bw="6" slack="0"/>
<pin id="171" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="256" slack="0"/>
<pin id="179" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_Result_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="48" slack="0"/>
<pin id="184" dir="0" index="1" bw="256" slack="0"/>
<pin id="185" dir="0" index="2" bw="7" slack="0"/>
<pin id="186" dir="0" index="3" bw="8" slack="0"/>
<pin id="187" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="StgValue_14_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="brmerge_demorgan_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge_demorgan/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="ssdm_int_V_write_ass_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="48" slack="0"/>
<pin id="208" dir="0" index="2" bw="48" slack="0"/>
<pin id="209" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ssdm_int_V_write_ass/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="ssdm_int_V_write_ass_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="48" slack="0"/>
<pin id="216" dir="0" index="2" bw="48" slack="0"/>
<pin id="217" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ssdm_int_V_write_ass_2/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="ssdm_int_V_write_ass_3_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="0" index="2" bw="8" slack="0"/>
<pin id="225" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ssdm_int_V_write_ass_3/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="ssdm_int_V_write_ass_4_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ssdm_int_V_write_ass_4/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="mrv_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="105" slack="0"/>
<pin id="237" dir="0" index="1" bw="48" slack="0"/>
<pin id="238" dir="1" index="2" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="mrv_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="105" slack="0"/>
<pin id="243" dir="0" index="1" bw="48" slack="0"/>
<pin id="244" dir="1" index="2" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="mrv_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="105" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="0"/>
<pin id="250" dir="1" index="2" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="mrv_3_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="105" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="105" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="77" pin=4"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="77" pin=6"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="110" pin=6"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="126" pin=6"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="142" pin=6"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="62" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="176"><net_src comp="166" pin="4"/><net_sink comp="126" pin=4"/></net>

<net id="180"><net_src comp="68" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="110" pin=4"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="68" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="192"><net_src comp="182" pin="4"/><net_sink comp="94" pin=4"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="56" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="50" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="77" pin="8"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="110" pin="8"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="218"><net_src comp="77" pin="8"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="94" pin="8"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="226"><net_src comp="77" pin="8"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="126" pin="8"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="77" pin="8"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="142" pin="8"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="205" pin="3"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="213" pin="3"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="221" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="229" pin="2"/><net_sink comp="253" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {1 }
 - Input state : 
	Port: eth : tdata_V | {1 }
	Port: eth : tuser_V | {1 }
	Port: eth : valid_V | {1 }
	Port: eth : tlast_V | {1 }
	Port: eth : reset_V | {1 }
	Port: eth : state | {1 }
  - Chain level:
	State 1
		StgValue_9 : 1
		write_flag3_1 : 1
		src_mac_V_1 : 1
		dst_mac_V_1 : 1
		src_port_V_1 : 1
		eth_done_V_1 : 1
		ssdm_int_V_write_ass : 2
		ssdm_int_V_write_ass_2 : 2
		ssdm_int_V_write_ass_3 : 2
		ssdm_int_V_write_ass_4 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		StgValue_36 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |  ssdm_int_V_write_ass_fu_205  |    0    |    48   |
|  select  | ssdm_int_V_write_ass_2_fu_213 |    0    |    48   |
|          | ssdm_int_V_write_ass_3_fu_221 |    0    |    8    |
|----------|-------------------------------|---------|---------|
|    and   |    brmerge_demorgan_fu_199    |    0    |    2    |
|          | ssdm_int_V_write_ass_4_fu_229 |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |    reset_V_read_read_fu_44    |    0    |    0    |
|          |    tlast_V_read_read_fu_50    |    0    |    0    |
|   read   |    valid_V_read_read_fu_56    |    0    |    0    |
|          |    tuser_V_read_read_fu_62    |    0    |    0    |
|          |    tdata_V_read_read_fu_68    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|       p_Result_s_fu_166       |    0    |    0    |
|          |       p_Result_2_fu_182       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |           tmp_fu_177          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           mrv_fu_235          |    0    |    0    |
|insertvalue|          mrv_1_fu_241         |    0    |    0    |
|          |          mrv_2_fu_247         |    0    |    0    |
|          |          mrv_3_fu_253         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   108   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| dst_mac_V_1_reg_107|   48   |
|eth_done_V_1_reg_139|    1   |
| src_mac_V_1_reg_91 |   48   |
|src_port_V_1_reg_123|    8   |
|write_flag3_1_reg_74|    1   |
+--------------------+--------+
|        Total       |   106  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   108  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   106  |    -   |
+-----------+--------+--------+
|   Total   |   106  |   108  |
+-----------+--------+--------+
