# //  ModelSim SE 6.6d Nov  1 2010 
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -do \{do \{tb_alu_control.fdo\}\} 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-19) Failed to access library 'work.{tb_alu_control' at "work.{tb_alu_control".
# No such file or directory. (errno = ENOENT)
# ** Error: Library work.{tb_alu_control not found.
# Error loading design
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/adder.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity adder
# -- Compiling architecture behavioral of adder
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/alu.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package mips_constant_pkg
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/alu_1bit.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity alu_1bit
# -- Compiling architecture behavioral of alu_1bit
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/alu_control.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mips_constant_pkg
# -- Compiling entity alu_control
# -- Compiling architecture behavioral of alu_control
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/com.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity com
# -- Compiling architecture behavioral of com
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/control_unit.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mips_constant_pkg
# -- Compiling entity control_unit
# -- Compiling architecture behavioral of control_unit
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/full_adder.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/memory.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity memory
# -- Compiling architecture behavioral of memory
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/mips_constant_pkg.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package mips_constant_pkg
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/pc.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity pc
# -- Compiling architecture behavioral of pc
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/pc_handle.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity pc_handle
# -- Compiling architecture behavioral of pc_handle
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/processor.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mips_constant_pkg
# -- Compiling entity processor
# -- Compiling architecture behavioral of processor
# ** Error: Z:/github/tdt4255/oving1/processor.vhd(127): (vcom-1035) Formal port "x" has OPEN or no actual associated with it.
# ** Error: Z:/github/tdt4255/oving1/processor.vhd(127): (vcom-1035) Formal port "y" has OPEN or no actual associated with it.
# ** Error: Z:/github/tdt4255/oving1/processor.vhd(132): (vcom-1035) Formal port "funct" has OPEN or no actual associated with it.
# ** Error: Z:/github/tdt4255/oving1/processor.vhd(137): (vcom-1035) Formal port "clk" has OPEN or no actual associated with it.
# ** Error: Z:/github/tdt4255/oving1/processor.vhd(137): (vcom-1035) Formal port "w" has OPEN or no actual associated with it.
# ** Error: Z:/github/tdt4255/oving1/processor.vhd(137): (vcom-1035) Formal port "addr_put" has OPEN or no actual associated with it.
# ** Error: Z:/github/tdt4255/oving1/processor.vhd(142): (vcom-1035) Formal port "offset" has OPEN or no actual associated with it.
# ** Error: Z:/github/tdt4255/oving1/processor.vhd(142): (vcom-1035) Formal port "jump_inst" has OPEN or no actual associated with it.
# ** Error: Z:/github/tdt4255/oving1/processor.vhd(142): (vcom-1035) Formal port "jump" has OPEN or no actual associated with it.
# ** Error: Z:/github/tdt4255/oving1/processor.vhd(142): (vcom-1035) Formal port "zero" has OPEN or no actual associated with it.
# ** Error: Z:/github/tdt4255/oving1/processor.vhd(142): (vcom-1035) Formal port "branch" has OPEN or no actual associated with it.
# ** Error: Z:/github/tdt4255/oving1/processor.vhd(147): (vcom-1035) Formal port "in_addr" has OPEN or no actual associated with it.
# ** Error: Z:/github/tdt4255/oving1/processor.vhd(119): (vcom-1272) Length of formal "alu_op" is 2; length of actual is 32.
# ** Error: Z:/github/tdt4255/oving1/processor.vhd(131): (vcom-1272) Length of formal "alu_op" is 2; length of actual is 32.
# ** Error: Z:/github/tdt4255/oving1/processor.vhd(149): VHDL Compiler exiting
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/register_file.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package mips_constant_pkg
# -- Compiling entity register_file
# -- Compiling architecture behavioral of register_file
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/shift_two.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_two
# -- Compiling architecture behavioral of shift_two
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/sign_extend.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sign_extend
# -- Compiling architecture behavioral of sign_extend
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/tb_adder.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_adder
# -- Compiling architecture behavior of tb_adder
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/tb_alu_control.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mips_constant_pkg
# -- Compiling entity tb_alu_control
# -- Compiling architecture behavior of tb_alu_control
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/tb_control_unit.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_control_unit
# -- Compiling architecture behavior of tb_control_unit
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/tb_pc_handle.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_pc_handle
# -- Compiling architecture behavior of tb_pc_handle
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/tb_shift_two.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_shift_two
# -- Compiling architecture behavior of tb_shift_two
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/tb_sign_extend.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_sign_extend
# -- Compiling architecture behavior of tb_sign_extend
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/tb_toplevel.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_toplevel
# -- Compiling architecture behavior of tb_toplevel
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/toplevel.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package mips_constant_pkg
# -- Compiling entity toplevel
# -- Compiling architecture behavioral of toplevel
do tb_alu_control.fdo
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mips_constant_pkg
# -- Compiling entity tb_alu_control
# -- Compiling architecture behavior of tb_alu_control
# vsim -lib work -voptargs=\"+acc\" -t 1ps work.tb_alu_control 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.mips_constant_pkg
# Loading work.tb_alu_control(behavior)#1
# Loading work.alu_control(behavioral)#1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
