{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450512348722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450512348724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 19 00:05:47 2015 " "Processing started: Sat Dec 19 00:05:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450512348724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450512348724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InstructionSetOperations -c InstructionSetOperations " "Command: quartus_map --read_settings_files=on --write_settings_files=off InstructionSetOperations -c InstructionSetOperations" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450512348725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1450512351092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsubtract.v 1 1 " "Found 1 design units, including 1 entities, in source file addsubtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSubtract " "Found entity 1: AddSubtract" {  } { { "AddSubtract.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/InstructionSetOperations/AddSubtract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450512351567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450512351567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_To_1 " "Found entity 1: MUX_4_To_1" {  } { { "MUX_4_To_1.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/InstructionSetOperations/MUX_4_To_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450512351590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450512351590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/InstructionSetOperations/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450512351604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450512351604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionsetoperations.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionsetoperations.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionSetOperations " "Found entity 1: InstructionSetOperations" {  } { { "InstructionSetOperations.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/InstructionSetOperations/InstructionSetOperations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450512351618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450512351618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionsetoperations_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionsetoperations_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionSetOperations_tb " "Found entity 1: InstructionSetOperations_tb" {  } { { "InstructionSetOperations_tb.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/InstructionSetOperations/InstructionSetOperations_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450512351632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450512351632 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "InstructionSetOperations " "Elaborating entity \"InstructionSetOperations\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450512351977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 InstructionSetOperations.v(23) " "Verilog HDL assignment warning at InstructionSetOperations.v(23): truncated value with size 32 to match size of target (1)" {  } { { "InstructionSetOperations.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/InstructionSetOperations/InstructionSetOperations.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450512351996 "|InstructionSetOperations"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 InstructionSetOperations.v(24) " "Verilog HDL assignment warning at InstructionSetOperations.v(24): truncated value with size 32 to match size of target (1)" {  } { { "InstructionSetOperations.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/InstructionSetOperations/InstructionSetOperations.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450512351998 "|InstructionSetOperations"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4_To_1 MUX_4_To_1:Mux1 " "Elaborating entity \"MUX_4_To_1\" for hierarchy \"MUX_4_To_1:Mux1\"" {  } { { "InstructionSetOperations.v" "Mux1" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/InstructionSetOperations/InstructionSetOperations.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450512352227 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "intA MUX_4_To_1.v(12) " "Verilog HDL Always Construct warning at MUX_4_To_1.v(12): variable \"intA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX_4_To_1.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/InstructionSetOperations/MUX_4_To_1.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450512352288 "|InstructionSetOperations|MUX_4_To_1:Mux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "intB MUX_4_To_1.v(13) " "Verilog HDL Always Construct warning at MUX_4_To_1.v(13): variable \"intB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX_4_To_1.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/InstructionSetOperations/MUX_4_To_1.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450512352288 "|InstructionSetOperations|MUX_4_To_1:Mux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "intC MUX_4_To_1.v(14) " "Verilog HDL Always Construct warning at MUX_4_To_1.v(14): variable \"intC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX_4_To_1.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/InstructionSetOperations/MUX_4_To_1.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450512352289 "|InstructionSetOperations|MUX_4_To_1:Mux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "intD MUX_4_To_1.v(15) " "Verilog HDL Always Construct warning at MUX_4_To_1.v(15): variable \"intD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX_4_To_1.v" "" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/InstructionSetOperations/MUX_4_To_1.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450512352289 "|InstructionSetOperations|MUX_4_To_1:Mux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:regA " "Elaborating entity \"Register\" for hierarchy \"Register:regA\"" {  } { { "InstructionSetOperations.v" "regA" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/InstructionSetOperations/InstructionSetOperations.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450512352299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSubtract AddSubtract:AddSub " "Elaborating entity \"AddSubtract\" for hierarchy \"AddSubtract:AddSub\"" {  } { { "InstructionSetOperations.v" "AddSub" { Text "C:/Users/twinkle/Desktop/Enhanced-Processor/InstructionSetOperations/InstructionSetOperations.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450512352361 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1450512354256 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450512355896 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450512355896 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450512357616 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450512357616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450512357616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450512357616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450512358829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 19 00:05:58 2015 " "Processing ended: Sat Dec 19 00:05:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450512358829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450512358829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450512358829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450512358829 ""}
