CxlResult:/home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/unisims_ver/.cxl.ver.unisim.unisim.rpt =
	ExecutionPlatform = lin64 ,
	SourceLibrary = unisim ,
	SourcePath = /cad/xilinx/Vivado/2023.2/data/verilog/src ,
	Simulator = questasim ,
	SimulatorVersion = 2022.4 ,
	CompiledLibrary = unisims_ver ,
	CompiledPath = /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/unisims_ver ,
	Timestamp = Fri Jan 19 18:56:52 2024 ,
	Time = 1705690612 ,
	Language = verilog ,
	XilinxVersion = 2023.2 ,
	LogFile = /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/unisims_ver/.cxl.ver.unisim.unisims_ver.log ,
	NumOfErrors = 0 ,
	NumOfWarnings = 0 ,
