# Formal-Verification Reference List

## 1. Introduction

1. Clarke, EdmundM., et al. **“Handbook of Model Checking.”** Springer International Publishing eBooks, 2018, https://doi.org/10.1007/978-3-319-10575-8;
2. [Formal verification in hardware design: a survey](https://dl.acm.org/doi/10.1145/307988.307989);
3. [Model Checking (standford lecture)](https://web.stanford.edu/class/cs357/lecture12.pdf);

### 1.1 Resources
1. **Formal Methods and Machine Learning**, related paper collections in git repo [jdnklau/fm-ml](https://github.com/jdnklau/fm-ml)
2. **Fuzzing Methods**, related paper collections in git repo [wcventure/FuzzingPaper](https://github.com/wcventure/FuzzingPaper#difuzzrtl-differential-fuzz-testing-to-find-cpu-bug-sp-2021)
3. **Hardware Formal Verification**, related paper collections in git repo [Gy-Hu/HW-Formal-Paper](https://github.com/Gy-Hu/HW-Formal-Paper#papers-classified-by-publication)

## 2. Model Checking Algorithms
### 2.1 Bounded Model Checking
1. **BMC and K-IND**, Armin Biere et al.， Bounded Model Checking， 2003；[paper](https://www.cs.cmu.edu/~emc/papers/Books%20and%20Edited%20Volumes/Bounded%20Model%20Checking.pdf)

### 2.2 Interpolation

### 2.3 IC3/PDR
1. Unbounded Model Checking, IC3 and PDR, [slides](https://ece.uwaterloo.ca/~agurfink/ece750t29f18/assets/pdf/05_IC3_PDR.pdf);

### 2.4 Fuzzing

### 2.5 Localization Abstraction

### 2.6 AI + Formal

### 2.7 CEGAR

## 3. Tools
### 3.1 Bit-level Hardware Model Checker

### 3.2 Bit-level Hardware Synthesis

### 3.3 Bit-level Hardware Data Structure

### 3.4 Word-level Hardware Model Checker
1. **Pono**, [paper](https://theory.stanford.edu/~barrett/pubs/MIL+21.pdf), [github](https://github.com/stanford-centaur/pono)
2. **Avr**, [paper](https://link.springer.com/content/pdf/10.1007/978-3-030-45190-5_23.pdf), [github](https://github.com/aman-goel/avr)

### 3.5 Word-level Hardware Data Structure

### 3.6 Software Model Checker

### 3.7 Fuzz and Bug Hunter

## 4 Other Topics
### 4.1 Neural Network Verification

## 5 Researchers to Follow-up

## 6 Related Conference

## 7 Related Competition
1. Software Verification Competition (**SV-COMP**), https://sv-comp.sosy-lab.org/
2. Software Testing Competition (**Test-COMP**), https://test-comp.sosy-lab.org/2024/
3. hardware Model Ceching Competition (**HWMCC**), https://fmv.jku.at/hwmcc20/ <br />
   3.1 HWMCC-2020 all world-level checkers and their configuarations, [link](https://figshare.com/articles/software/CAV_2021_Artifact_Pono_Model_Checker/14479542)
