// Seed: 2285951166
module module_0 (
    input tri id_0,
    output wor id_1,
    input supply0 id_2,
    output supply0 id_3,
    output uwire id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wand id_7,
    input supply0 id_8,
    output wor id_9,
    input wand id_10,
    input supply1 id_11,
    input tri1 id_12,
    output uwire id_13,
    input wand id_14,
    output tri1 id_15,
    input wor id_16,
    input tri1 id_17,
    output supply1 id_18,
    output tri1 id_19
);
  logic [7:0] id_21;
  assign id_18 = id_6;
  uwire id_22 = 1'b0;
  assign id_21[1] = 1;
  assign module_1.id_10 = 0;
  wire id_23;
  wire id_24;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input tri1 id_2,
    input tri id_3,
    input supply1 id_4,
    input wor id_5,
    input wor id_6,
    input tri1 id_7,
    output tri1 id_8,
    output uwire id_9,
    input wire id_10,
    output wire id_11,
    output wand id_12,
    output uwire id_13,
    input wire id_14,
    input tri1 id_15,
    input wor id_16
);
  assign id_11 = id_14;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_12,
      id_13,
      id_5,
      id_0,
      id_1,
      id_16,
      id_13,
      id_16,
      id_14,
      id_10,
      id_12,
      id_1,
      id_12,
      id_2,
      id_7,
      id_12,
      id_9
  );
  wire id_18;
endmodule
