Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Wed Oct 21 00:06:35 2020
| Host             : rootie running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.207        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.109        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |       10 |       --- |             --- |
| Slice Logic              |     0.002 |     3358 |       --- |             --- |
|   LUT as Logic           |     0.001 |      880 |     63400 |            1.39 |
|   LUT as Distributed RAM |    <0.001 |     1760 |     19000 |            9.26 |
|   F7/F8 Muxes            |    <0.001 |      272 |     63400 |            0.43 |
|   CARRY4                 |    <0.001 |       31 |     15850 |            0.20 |
|   Register               |    <0.001 |      313 |    126800 |            0.25 |
|   Others                 |     0.000 |       30 |       --- |             --- |
| Signals                  |     0.003 |     2179 |       --- |             --- |
| PLL                      |     0.100 |        1 |         6 |           16.67 |
| I/O                      |     0.002 |       22 |       210 |           10.48 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.207 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.030 |       0.015 |      0.015 |
| Vccaux    |       1.800 |     0.070 |       0.051 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------+------------------------------------------------------------------+-----------------+
| Clock                            | Domain                                                           | Constraint (ns) |
+----------------------------------+------------------------------------------------------------------+-----------------+
| CLK100MHZ                        | CLK100MHZ                                                        |            10.0 |
| CLK100Mhz_design_1_clk_wiz_0_0   | design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0 |            10.0 |
| CLK100Mhz_design_1_clk_wiz_0_0_1 | design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0 |            10.0 |
| CPU_CLK_design_1_clk_wiz_0_0     | design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0   |           100.0 |
| CPU_CLK_design_1_clk_wiz_0_0_1   | design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0   |           100.0 |
| clkfbout_design_1_clk_wiz_0_0    | design_1_i/clock_gen/clk_wiz/inst/clkfbout_design_1_clk_wiz_0_0  |            10.0 |
| clkfbout_design_1_clk_wiz_0_0_1  | design_1_i/clock_gen/clk_wiz/inst/clkfbout_design_1_clk_wiz_0_0  |            10.0 |
| sys_clk_pin                      | CLK100MHZ                                                        |            10.0 |
+----------------------------------+------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| design_1_wrapper |     0.109 |
|   design_1_i     |     0.107 |
|     CPU          |     0.002 |
|       reg_file   |     0.001 |
|     clock_gen    |     0.101 |
|       clk_wiz    |     0.101 |
|     memory       |     0.003 |
|       data_mem   |     0.002 |
|     programmer   |     0.001 |
+------------------+-----------+


