{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1495686866822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495686866828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 22:34:26 2017 " "Processing started: Wed May 24 22:34:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1495686866828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495686866828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 10M08 -c 10M08 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 10M08 -c 10M08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495686866828 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1495686867133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1495686867133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ora-gbehaviour " "Found design unit 1: ora-gbehaviour" {  } { { "ora.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495686874277 ""} { "Info" "ISGN_ENTITY_NAME" "1 ora " "Found entity 1: ora" {  } { { "ora.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495686874277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495686874277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov9712.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ov9712.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OV9712 " "Found design unit 1: OV9712" {  } { { "OV9712.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/OV9712.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495686874280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495686874280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucp.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ucp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ucp_lib " "Found design unit 1: ucp_lib" {  } { { "ucp.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ucp.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495686874283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495686874283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "uart.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/uart.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495686874286 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/uart.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495686874286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495686874286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hrddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hrddr-rtl " "Found design unit 1: hrddr-rtl" {  } { { "hrddr.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495686874288 ""} { "Info" "ISGN_ENTITY_NAME" "1 hrddr " "Found entity 1: hrddr" {  } { { "hrddr.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495686874288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495686874288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/i2c_master.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495686874291 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/i2c_master.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495686874291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495686874291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ora_math.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ora_math.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ora_math " "Found design unit 1: ora_math" {  } { { "ora_math.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora_math.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495686874294 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ora_math-body " "Found design unit 2: ora_math-body" {  } { { "ora_math.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora_math.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495686874294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495686874294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ora_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ora_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ora_types " "Found design unit 1: ora_types" {  } { { "ora_types.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495686874296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495686874296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "global_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file global_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 global_types " "Found design unit 1: global_types" {  } { { "global_types.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/global_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495686874299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495686874299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master-mbehaviour " "Found design unit 1: master-mbehaviour" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495686874301 ""} { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495686874301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495686874301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_bridge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master_bridge-gbehaviour " "Found design unit 1: master_bridge-gbehaviour" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495686874304 ""} { "Info" "ISGN_ENTITY_NAME" "1 master_bridge " "Found entity 1: master_bridge" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495686874304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495686874304 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master_bridge " "Elaborating entity \"master_bridge\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1495686874329 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_rst master_bridge.vhd(63) " "VHDL Signal Declaration warning at master_bridge.vhd(63): used implicit default value for signal \"ram_rst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1495686874330 "|master_bridge"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ram_clock master_bridge.vhd(92) " "VHDL Signal Declaration warning at master_bridge.vhd(92): used explicit default value for signal \"ram_clock\" because signal was never assigned a value" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 92 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1495686874331 "|master_bridge"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2c_ack_err master_bridge.vhd(151) " "Verilog HDL or VHDL warning at master_bridge.vhd(151): object \"i2c_ack_err\" assigned a value but never read" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495686874331 "|master_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master master:master_m " "Elaborating entity \"master\" for hierarchy \"master:master_m\"" {  } { { "master_bridge.vhd" "master_m" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495686874359 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LED1 master.vhd(31) " "VHDL Signal Declaration warning at master.vhd(31): used explicit default value for signal \"LED1\" because signal was never assigned a value" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1495686874363 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LED2 master.vhd(32) " "VHDL Signal Declaration warning at master.vhd(32): used explicit default value for signal \"LED2\" because signal was never assigned a value" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1495686874364 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LED5 master.vhd(35) " "VHDL Signal Declaration warning at master.vhd(35): used explicit default value for signal \"LED5\" because signal was never assigned a value" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1495686874364 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_rd_request master.vhd(69) " "VHDL Signal Declaration warning at master.vhd(69): used implicit default value for signal \"ram_rd_request\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1495686874364 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_rd_length master.vhd(70) " "VHDL Signal Declaration warning at master.vhd(70): used implicit default value for signal \"ram_rd_length\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1495686874364 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_wr_data master.vhd(72) " "VHDL Signal Declaration warning at master.vhd(72): used implicit default value for signal \"ram_wr_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1495686874364 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_wr_request master.vhd(73) " "VHDL Signal Declaration warning at master.vhd(73): used implicit default value for signal \"ram_wr_request\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1495686874364 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_wr_length master.vhd(74) " "VHDL Signal Declaration warning at master.vhd(74): used implicit default value for signal \"ram_wr_length\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1495686874364 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_burst master.vhd(80) " "VHDL Signal Declaration warning at master.vhd(80): used implicit default value for signal \"ram_burst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1495686874364 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_as master.vhd(81) " "VHDL Signal Declaration warning at master.vhd(81): used implicit default value for signal \"ram_as\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1495686874364 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_row master.vhd(82) " "VHDL Signal Declaration warning at master.vhd(82): used implicit default value for signal \"ram_row\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1495686874364 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_col master.vhd(83) " "VHDL Signal Declaration warning at master.vhd(83): used implicit default value for signal \"ram_col\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1495686874364 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hasAck master.vhd(113) " "Verilog HDL or VHDL warning at master.vhd(113): object \"hasAck\" assigned a value but never read" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495686874364 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hasNack master.vhd(114) " "Verilog HDL or VHDL warning at master.vhd(114): object \"hasNack\" assigned a value but never read" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495686874364 "|master_bridge|master:master_m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:i2c_master_0 " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:i2c_master_0\"" {  } { { "master_bridge.vhd" "i2c_master_0" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495686874365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:umd " "Elaborating entity \"uart\" for hierarchy \"uart:umd\"" {  } { { "master_bridge.vhd" "umd" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495686874367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ora ora:ora_0 " "Elaborating entity \"ora\" for hierarchy \"ora:ora_0\"" {  } { { "master_bridge.vhd" "ora_0" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495686874369 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ora_bytes_to_tx ora.vhd(46) " "VHDL Signal Declaration warning at ora.vhd(46): used implicit default value for signal \"ora_bytes_to_tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ora.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1495686874370 "|master_bridge|ora:ora_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_rd_request ora.vhd(50) " "VHDL Signal Declaration warning at ora.vhd(50): used implicit default value for signal \"r_rd_request\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ora.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1495686874370 "|master_bridge|ora:ora_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_rd_length ora.vhd(51) " "VHDL Signal Declaration warning at ora.vhd(51): used implicit default value for signal \"r_rd_length\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ora.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1495686874370 "|master_bridge|ora:ora_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_peaks ora.vhd(110) " "Verilog HDL or VHDL warning at ora.vhd(110): object \"x_peaks\" assigned a value but never read" {  } { { "ora.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495686874372 "|master_bridge|ora:ora_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_peaks ora.vhd(111) " "Verilog HDL or VHDL warning at ora.vhd(111): object \"y_peaks\" assigned a value but never read" {  } { { "ora.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495686874373 "|master_bridge|ora:ora_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hrddr hrddr:hrddr_0 " "Elaborating entity \"hrddr\" for hierarchy \"hrddr:hrddr_0\"" {  } { { "master_bridge.vhd" "hrddr_0" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495686874471 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_wr_data\[7\] hrddr:hrddr_0\|wr_data\[7\] " "Net \"ram_wr_data\[7\]\", which fans out to \"hrddr:hrddr_0\|wr_data\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_wr_data\[7\] " "Net is fed by \"master:master_m\|ram_wr_data\[7\]\"" {  } { { "master.vhd" "ram_wr_data\[7\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 72 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874579 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_wr_data\[7\] " "Net is fed by \"ora:ora_0\|r_wr_data\[7\]\"" {  } { { "ora.vhd" "r_wr_data\[7\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874579 ""}  } { { "master_bridge.vhd" "ram_wr_data\[7\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 96 -1 0 } } { "hrddr.vhd" "wr_data\[7\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874579 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_wr_data\[6\] hrddr:hrddr_0\|wr_data\[6\] " "Net \"ram_wr_data\[6\]\", which fans out to \"hrddr:hrddr_0\|wr_data\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_wr_data\[6\] " "Net is fed by \"master:master_m\|ram_wr_data\[6\]\"" {  } { { "master.vhd" "ram_wr_data\[6\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 72 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874579 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_wr_data\[6\] " "Net is fed by \"ora:ora_0\|r_wr_data\[6\]\"" {  } { { "ora.vhd" "r_wr_data\[6\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874579 ""}  } { { "master_bridge.vhd" "ram_wr_data\[6\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 96 -1 0 } } { "hrddr.vhd" "wr_data\[6\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874579 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_wr_data\[5\] hrddr:hrddr_0\|wr_data\[5\] " "Net \"ram_wr_data\[5\]\", which fans out to \"hrddr:hrddr_0\|wr_data\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_wr_data\[5\] " "Net is fed by \"master:master_m\|ram_wr_data\[5\]\"" {  } { { "master.vhd" "ram_wr_data\[5\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 72 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874579 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_wr_data\[5\] " "Net is fed by \"ora:ora_0\|r_wr_data\[5\]\"" {  } { { "ora.vhd" "r_wr_data\[5\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874579 ""}  } { { "master_bridge.vhd" "ram_wr_data\[5\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 96 -1 0 } } { "hrddr.vhd" "wr_data\[5\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874579 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_wr_data\[4\] hrddr:hrddr_0\|wr_data\[4\] " "Net \"ram_wr_data\[4\]\", which fans out to \"hrddr:hrddr_0\|wr_data\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_wr_data\[4\] " "Net is fed by \"master:master_m\|ram_wr_data\[4\]\"" {  } { { "master.vhd" "ram_wr_data\[4\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 72 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874579 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_wr_data\[4\] " "Net is fed by \"ora:ora_0\|r_wr_data\[4\]\"" {  } { { "ora.vhd" "r_wr_data\[4\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874579 ""}  } { { "master_bridge.vhd" "ram_wr_data\[4\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 96 -1 0 } } { "hrddr.vhd" "wr_data\[4\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874579 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_wr_data\[3\] hrddr:hrddr_0\|wr_data\[3\] " "Net \"ram_wr_data\[3\]\", which fans out to \"hrddr:hrddr_0\|wr_data\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_wr_data\[3\] " "Net is fed by \"master:master_m\|ram_wr_data\[3\]\"" {  } { { "master.vhd" "ram_wr_data\[3\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 72 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874579 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_wr_data\[3\] " "Net is fed by \"ora:ora_0\|r_wr_data\[3\]\"" {  } { { "ora.vhd" "r_wr_data\[3\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874579 ""}  } { { "master_bridge.vhd" "ram_wr_data\[3\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 96 -1 0 } } { "hrddr.vhd" "wr_data\[3\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874579 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_wr_data\[2\] hrddr:hrddr_0\|wr_data\[2\] " "Net \"ram_wr_data\[2\]\", which fans out to \"hrddr:hrddr_0\|wr_data\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_wr_data\[2\] " "Net is fed by \"master:master_m\|ram_wr_data\[2\]\"" {  } { { "master.vhd" "ram_wr_data\[2\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 72 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_wr_data\[2\] " "Net is fed by \"ora:ora_0\|r_wr_data\[2\]\"" {  } { { "ora.vhd" "r_wr_data\[2\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""}  } { { "master_bridge.vhd" "ram_wr_data\[2\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 96 -1 0 } } { "hrddr.vhd" "wr_data\[2\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874580 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_wr_data\[1\] hrddr:hrddr_0\|wr_data\[1\] " "Net \"ram_wr_data\[1\]\", which fans out to \"hrddr:hrddr_0\|wr_data\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_wr_data\[1\] " "Net is fed by \"master:master_m\|ram_wr_data\[1\]\"" {  } { { "master.vhd" "ram_wr_data\[1\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 72 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_wr_data\[1\] " "Net is fed by \"ora:ora_0\|r_wr_data\[1\]\"" {  } { { "ora.vhd" "r_wr_data\[1\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""}  } { { "master_bridge.vhd" "ram_wr_data\[1\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 96 -1 0 } } { "hrddr.vhd" "wr_data\[1\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874580 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_wr_data\[0\] hrddr:hrddr_0\|wr_data\[0\] " "Net \"ram_wr_data\[0\]\", which fans out to \"hrddr:hrddr_0\|wr_data\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_wr_data\[0\] " "Net is fed by \"master:master_m\|ram_wr_data\[0\]\"" {  } { { "master.vhd" "ram_wr_data\[0\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 72 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_wr_data\[0\] " "Net is fed by \"ora:ora_0\|r_wr_data\[0\]\"" {  } { { "ora.vhd" "r_wr_data\[0\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""}  } { { "master_bridge.vhd" "ram_wr_data\[0\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 96 -1 0 } } { "hrddr.vhd" "wr_data\[0\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874580 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_wr_request hrddr:hrddr_0\|wr_request " "Net \"ram_wr_request\", which fans out to \"hrddr:hrddr_0\|wr_request\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_wr_request " "Net is fed by \"master:master_m\|ram_wr_request\"" {  } { { "master.vhd" "ram_wr_request" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 73 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_wr_request " "Net is fed by \"ora:ora_0\|r_wr_request\"" {  } { { "ora.vhd" "r_wr_request" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""}  } { { "master_bridge.vhd" "ram_wr_request" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 97 -1 0 } } { "hrddr.vhd" "wr_request" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 25 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874580 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_wr_length\[7\] hrddr:hrddr_0\|wr_length\[7\] " "Net \"ram_wr_length\[7\]\", which fans out to \"hrddr:hrddr_0\|wr_length\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_wr_length\[7\] " "Net is fed by \"master:master_m\|ram_wr_length\[7\]\"" {  } { { "master.vhd" "ram_wr_length\[7\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 74 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_wr_length\[7\] " "Net is fed by \"ora:ora_0\|r_wr_length\[7\]\"" {  } { { "ora.vhd" "r_wr_length\[7\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""}  } { { "master_bridge.vhd" "ram_wr_length\[7\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 98 -1 0 } } { "hrddr.vhd" "wr_length\[7\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874580 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_wr_length\[6\] hrddr:hrddr_0\|wr_length\[6\] " "Net \"ram_wr_length\[6\]\", which fans out to \"hrddr:hrddr_0\|wr_length\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_wr_length\[6\] " "Net is fed by \"master:master_m\|ram_wr_length\[6\]\"" {  } { { "master.vhd" "ram_wr_length\[6\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 74 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_wr_length\[6\] " "Net is fed by \"ora:ora_0\|r_wr_length\[6\]\"" {  } { { "ora.vhd" "r_wr_length\[6\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""}  } { { "master_bridge.vhd" "ram_wr_length\[6\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 98 -1 0 } } { "hrddr.vhd" "wr_length\[6\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874580 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_wr_length\[5\] hrddr:hrddr_0\|wr_length\[5\] " "Net \"ram_wr_length\[5\]\", which fans out to \"hrddr:hrddr_0\|wr_length\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_wr_length\[5\] " "Net is fed by \"master:master_m\|ram_wr_length\[5\]\"" {  } { { "master.vhd" "ram_wr_length\[5\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 74 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_wr_length\[5\] " "Net is fed by \"ora:ora_0\|r_wr_length\[5\]\"" {  } { { "ora.vhd" "r_wr_length\[5\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""}  } { { "master_bridge.vhd" "ram_wr_length\[5\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 98 -1 0 } } { "hrddr.vhd" "wr_length\[5\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874580 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_wr_length\[4\] hrddr:hrddr_0\|wr_length\[4\] " "Net \"ram_wr_length\[4\]\", which fans out to \"hrddr:hrddr_0\|wr_length\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_wr_length\[4\] " "Net is fed by \"master:master_m\|ram_wr_length\[4\]\"" {  } { { "master.vhd" "ram_wr_length\[4\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 74 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_wr_length\[4\] " "Net is fed by \"ora:ora_0\|r_wr_length\[4\]\"" {  } { { "ora.vhd" "r_wr_length\[4\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""}  } { { "master_bridge.vhd" "ram_wr_length\[4\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 98 -1 0 } } { "hrddr.vhd" "wr_length\[4\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874580 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_wr_length\[3\] hrddr:hrddr_0\|wr_length\[3\] " "Net \"ram_wr_length\[3\]\", which fans out to \"hrddr:hrddr_0\|wr_length\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_wr_length\[3\] " "Net is fed by \"master:master_m\|ram_wr_length\[3\]\"" {  } { { "master.vhd" "ram_wr_length\[3\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 74 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_wr_length\[3\] " "Net is fed by \"ora:ora_0\|r_wr_length\[3\]\"" {  } { { "ora.vhd" "r_wr_length\[3\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""}  } { { "master_bridge.vhd" "ram_wr_length\[3\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 98 -1 0 } } { "hrddr.vhd" "wr_length\[3\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874580 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_wr_length\[2\] hrddr:hrddr_0\|wr_length\[2\] " "Net \"ram_wr_length\[2\]\", which fans out to \"hrddr:hrddr_0\|wr_length\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_wr_length\[2\] " "Net is fed by \"master:master_m\|ram_wr_length\[2\]\"" {  } { { "master.vhd" "ram_wr_length\[2\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 74 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_wr_length\[2\] " "Net is fed by \"ora:ora_0\|r_wr_length\[2\]\"" {  } { { "ora.vhd" "r_wr_length\[2\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""}  } { { "master_bridge.vhd" "ram_wr_length\[2\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 98 -1 0 } } { "hrddr.vhd" "wr_length\[2\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874580 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_wr_length\[1\] hrddr:hrddr_0\|wr_length\[1\] " "Net \"ram_wr_length\[1\]\", which fans out to \"hrddr:hrddr_0\|wr_length\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_wr_length\[1\] " "Net is fed by \"master:master_m\|ram_wr_length\[1\]\"" {  } { { "master.vhd" "ram_wr_length\[1\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 74 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_wr_length\[1\] " "Net is fed by \"ora:ora_0\|r_wr_length\[1\]\"" {  } { { "ora.vhd" "r_wr_length\[1\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""}  } { { "master_bridge.vhd" "ram_wr_length\[1\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 98 -1 0 } } { "hrddr.vhd" "wr_length\[1\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874580 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_wr_length\[0\] hrddr:hrddr_0\|wr_length\[0\] " "Net \"ram_wr_length\[0\]\", which fans out to \"hrddr:hrddr_0\|wr_length\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_wr_length\[0\] " "Net is fed by \"master:master_m\|ram_wr_length\[0\]\"" {  } { { "master.vhd" "ram_wr_length\[0\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 74 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_wr_length\[0\] " "Net is fed by \"ora:ora_0\|r_wr_length\[0\]\"" {  } { { "ora.vhd" "r_wr_length\[0\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""}  } { { "master_bridge.vhd" "ram_wr_length\[0\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 98 -1 0 } } { "hrddr.vhd" "wr_length\[0\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874580 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_rd_request hrddr:hrddr_0\|rd_request " "Net \"ram_rd_request\", which fans out to \"hrddr:hrddr_0\|rd_request\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_rd_request " "Net is fed by \"master:master_m\|ram_rd_request\"" {  } { { "master.vhd" "ram_rd_request" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 69 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_rd_request " "Net is fed by \"ora:ora_0\|r_rd_request\"" {  } { { "ora.vhd" "r_rd_request" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""}  } { { "master_bridge.vhd" "ram_rd_request" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 102 -1 0 } } { "hrddr.vhd" "rd_request" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 21 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874580 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_rd_length\[7\] hrddr:hrddr_0\|rd_length\[7\] " "Net \"ram_rd_length\[7\]\", which fans out to \"hrddr:hrddr_0\|rd_length\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_rd_length\[7\] " "Net is fed by \"master:master_m\|ram_rd_length\[7\]\"" {  } { { "master.vhd" "ram_rd_length\[7\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 70 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_rd_length\[7\] " "Net is fed by \"ora:ora_0\|r_rd_length\[7\]\"" {  } { { "ora.vhd" "r_rd_length\[7\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874580 ""}  } { { "master_bridge.vhd" "ram_rd_length\[7\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 103 -1 0 } } { "hrddr.vhd" "rd_length\[7\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874580 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_rd_length\[6\] hrddr:hrddr_0\|rd_length\[6\] " "Net \"ram_rd_length\[6\]\", which fans out to \"hrddr:hrddr_0\|rd_length\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_rd_length\[6\] " "Net is fed by \"master:master_m\|ram_rd_length\[6\]\"" {  } { { "master.vhd" "ram_rd_length\[6\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 70 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_rd_length\[6\] " "Net is fed by \"ora:ora_0\|r_rd_length\[6\]\"" {  } { { "ora.vhd" "r_rd_length\[6\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""}  } { { "master_bridge.vhd" "ram_rd_length\[6\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 103 -1 0 } } { "hrddr.vhd" "rd_length\[6\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874581 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_rd_length\[5\] hrddr:hrddr_0\|rd_length\[5\] " "Net \"ram_rd_length\[5\]\", which fans out to \"hrddr:hrddr_0\|rd_length\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_rd_length\[5\] " "Net is fed by \"master:master_m\|ram_rd_length\[5\]\"" {  } { { "master.vhd" "ram_rd_length\[5\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 70 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_rd_length\[5\] " "Net is fed by \"ora:ora_0\|r_rd_length\[5\]\"" {  } { { "ora.vhd" "r_rd_length\[5\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""}  } { { "master_bridge.vhd" "ram_rd_length\[5\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 103 -1 0 } } { "hrddr.vhd" "rd_length\[5\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874581 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_rd_length\[4\] hrddr:hrddr_0\|rd_length\[4\] " "Net \"ram_rd_length\[4\]\", which fans out to \"hrddr:hrddr_0\|rd_length\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_rd_length\[4\] " "Net is fed by \"master:master_m\|ram_rd_length\[4\]\"" {  } { { "master.vhd" "ram_rd_length\[4\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 70 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_rd_length\[4\] " "Net is fed by \"ora:ora_0\|r_rd_length\[4\]\"" {  } { { "ora.vhd" "r_rd_length\[4\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""}  } { { "master_bridge.vhd" "ram_rd_length\[4\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 103 -1 0 } } { "hrddr.vhd" "rd_length\[4\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874581 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_rd_length\[3\] hrddr:hrddr_0\|rd_length\[3\] " "Net \"ram_rd_length\[3\]\", which fans out to \"hrddr:hrddr_0\|rd_length\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_rd_length\[3\] " "Net is fed by \"master:master_m\|ram_rd_length\[3\]\"" {  } { { "master.vhd" "ram_rd_length\[3\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 70 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_rd_length\[3\] " "Net is fed by \"ora:ora_0\|r_rd_length\[3\]\"" {  } { { "ora.vhd" "r_rd_length\[3\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""}  } { { "master_bridge.vhd" "ram_rd_length\[3\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 103 -1 0 } } { "hrddr.vhd" "rd_length\[3\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874581 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_rd_length\[2\] hrddr:hrddr_0\|rd_length\[2\] " "Net \"ram_rd_length\[2\]\", which fans out to \"hrddr:hrddr_0\|rd_length\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_rd_length\[2\] " "Net is fed by \"master:master_m\|ram_rd_length\[2\]\"" {  } { { "master.vhd" "ram_rd_length\[2\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 70 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_rd_length\[2\] " "Net is fed by \"ora:ora_0\|r_rd_length\[2\]\"" {  } { { "ora.vhd" "r_rd_length\[2\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""}  } { { "master_bridge.vhd" "ram_rd_length\[2\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 103 -1 0 } } { "hrddr.vhd" "rd_length\[2\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874581 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_rd_length\[1\] hrddr:hrddr_0\|rd_length\[1\] " "Net \"ram_rd_length\[1\]\", which fans out to \"hrddr:hrddr_0\|rd_length\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_rd_length\[1\] " "Net is fed by \"master:master_m\|ram_rd_length\[1\]\"" {  } { { "master.vhd" "ram_rd_length\[1\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 70 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_rd_length\[1\] " "Net is fed by \"ora:ora_0\|r_rd_length\[1\]\"" {  } { { "ora.vhd" "r_rd_length\[1\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""}  } { { "master_bridge.vhd" "ram_rd_length\[1\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 103 -1 0 } } { "hrddr.vhd" "rd_length\[1\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874581 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_rd_length\[0\] hrddr:hrddr_0\|rd_length\[0\] " "Net \"ram_rd_length\[0\]\", which fans out to \"hrddr:hrddr_0\|rd_length\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_rd_length\[0\] " "Net is fed by \"master:master_m\|ram_rd_length\[0\]\"" {  } { { "master.vhd" "ram_rd_length\[0\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 70 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_rd_length\[0\] " "Net is fed by \"ora:ora_0\|r_rd_length\[0\]\"" {  } { { "ora.vhd" "r_rd_length\[0\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""}  } { { "master_bridge.vhd" "ram_rd_length\[0\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 103 -1 0 } } { "hrddr.vhd" "rd_length\[0\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874581 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_burst hrddr:hrddr_0\|burst " "Net \"ram_burst\", which fans out to \"hrddr:hrddr_0\|burst\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_burst " "Net is fed by \"master:master_m\|ram_burst\"" {  } { { "master.vhd" "ram_burst" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 80 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_burst " "Net is fed by \"ora:ora_0\|r_burst\"" {  } { { "ora.vhd" "r_burst" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 61 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""}  } { { "master_bridge.vhd" "ram_burst" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 106 -1 0 } } { "hrddr.vhd" "burst" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 32 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874581 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_as hrddr:hrddr_0\|as " "Net \"ram_as\", which fans out to \"hrddr:hrddr_0\|as\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_as " "Net is fed by \"master:master_m\|ram_as\"" {  } { { "master.vhd" "ram_as" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 81 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_as " "Net is fed by \"ora:ora_0\|r_as\"" {  } { { "ora.vhd" "r_as" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 62 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""}  } { { "master_bridge.vhd" "ram_as" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 107 -1 0 } } { "hrddr.vhd" "as" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 33 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874581 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_row\[12\] hrddr:hrddr_0\|row\[12\] " "Net \"ram_row\[12\]\", which fans out to \"hrddr:hrddr_0\|row\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_row\[12\] " "Net is fed by \"master:master_m\|ram_row\[12\]\"" {  } { { "master.vhd" "ram_row\[12\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 82 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_row\[12\] " "Net is fed by \"ora:ora_0\|r_row\[12\]\"" {  } { { "ora.vhd" "r_row\[12\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""}  } { { "master_bridge.vhd" "ram_row\[12\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 108 -1 0 } } { "hrddr.vhd" "row\[12\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 34 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874581 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_row\[11\] hrddr:hrddr_0\|row\[11\] " "Net \"ram_row\[11\]\", which fans out to \"hrddr:hrddr_0\|row\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_row\[11\] " "Net is fed by \"master:master_m\|ram_row\[11\]\"" {  } { { "master.vhd" "ram_row\[11\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 82 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_row\[11\] " "Net is fed by \"ora:ora_0\|r_row\[11\]\"" {  } { { "ora.vhd" "r_row\[11\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""}  } { { "master_bridge.vhd" "ram_row\[11\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 108 -1 0 } } { "hrddr.vhd" "row\[11\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 34 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874581 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_row\[10\] hrddr:hrddr_0\|row\[10\] " "Net \"ram_row\[10\]\", which fans out to \"hrddr:hrddr_0\|row\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_row\[10\] " "Net is fed by \"master:master_m\|ram_row\[10\]\"" {  } { { "master.vhd" "ram_row\[10\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 82 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_row\[10\] " "Net is fed by \"ora:ora_0\|r_row\[10\]\"" {  } { { "ora.vhd" "r_row\[10\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""}  } { { "master_bridge.vhd" "ram_row\[10\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 108 -1 0 } } { "hrddr.vhd" "row\[10\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 34 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874581 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_row\[9\] hrddr:hrddr_0\|row\[9\] " "Net \"ram_row\[9\]\", which fans out to \"hrddr:hrddr_0\|row\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_row\[9\] " "Net is fed by \"master:master_m\|ram_row\[9\]\"" {  } { { "master.vhd" "ram_row\[9\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 82 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_row\[9\] " "Net is fed by \"ora:ora_0\|r_row\[9\]\"" {  } { { "ora.vhd" "r_row\[9\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""}  } { { "master_bridge.vhd" "ram_row\[9\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 108 -1 0 } } { "hrddr.vhd" "row\[9\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 34 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874581 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_row\[8\] hrddr:hrddr_0\|row\[8\] " "Net \"ram_row\[8\]\", which fans out to \"hrddr:hrddr_0\|row\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_row\[8\] " "Net is fed by \"master:master_m\|ram_row\[8\]\"" {  } { { "master.vhd" "ram_row\[8\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 82 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_row\[8\] " "Net is fed by \"ora:ora_0\|r_row\[8\]\"" {  } { { "ora.vhd" "r_row\[8\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""}  } { { "master_bridge.vhd" "ram_row\[8\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 108 -1 0 } } { "hrddr.vhd" "row\[8\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 34 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874581 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_row\[7\] hrddr:hrddr_0\|row\[7\] " "Net \"ram_row\[7\]\", which fans out to \"hrddr:hrddr_0\|row\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_row\[7\] " "Net is fed by \"master:master_m\|ram_row\[7\]\"" {  } { { "master.vhd" "ram_row\[7\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 82 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_row\[7\] " "Net is fed by \"ora:ora_0\|r_row\[7\]\"" {  } { { "ora.vhd" "r_row\[7\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874581 ""}  } { { "master_bridge.vhd" "ram_row\[7\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 108 -1 0 } } { "hrddr.vhd" "row\[7\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 34 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874581 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_row\[6\] hrddr:hrddr_0\|row\[6\] " "Net \"ram_row\[6\]\", which fans out to \"hrddr:hrddr_0\|row\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_row\[6\] " "Net is fed by \"master:master_m\|ram_row\[6\]\"" {  } { { "master.vhd" "ram_row\[6\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 82 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_row\[6\] " "Net is fed by \"ora:ora_0\|r_row\[6\]\"" {  } { { "ora.vhd" "r_row\[6\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""}  } { { "master_bridge.vhd" "ram_row\[6\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 108 -1 0 } } { "hrddr.vhd" "row\[6\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 34 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874582 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_row\[5\] hrddr:hrddr_0\|row\[5\] " "Net \"ram_row\[5\]\", which fans out to \"hrddr:hrddr_0\|row\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_row\[5\] " "Net is fed by \"master:master_m\|ram_row\[5\]\"" {  } { { "master.vhd" "ram_row\[5\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 82 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_row\[5\] " "Net is fed by \"ora:ora_0\|r_row\[5\]\"" {  } { { "ora.vhd" "r_row\[5\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""}  } { { "master_bridge.vhd" "ram_row\[5\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 108 -1 0 } } { "hrddr.vhd" "row\[5\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 34 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874582 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_row\[4\] hrddr:hrddr_0\|row\[4\] " "Net \"ram_row\[4\]\", which fans out to \"hrddr:hrddr_0\|row\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_row\[4\] " "Net is fed by \"master:master_m\|ram_row\[4\]\"" {  } { { "master.vhd" "ram_row\[4\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 82 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_row\[4\] " "Net is fed by \"ora:ora_0\|r_row\[4\]\"" {  } { { "ora.vhd" "r_row\[4\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""}  } { { "master_bridge.vhd" "ram_row\[4\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 108 -1 0 } } { "hrddr.vhd" "row\[4\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 34 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874582 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_row\[3\] hrddr:hrddr_0\|row\[3\] " "Net \"ram_row\[3\]\", which fans out to \"hrddr:hrddr_0\|row\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_row\[3\] " "Net is fed by \"master:master_m\|ram_row\[3\]\"" {  } { { "master.vhd" "ram_row\[3\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 82 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_row\[3\] " "Net is fed by \"ora:ora_0\|r_row\[3\]\"" {  } { { "ora.vhd" "r_row\[3\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""}  } { { "master_bridge.vhd" "ram_row\[3\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 108 -1 0 } } { "hrddr.vhd" "row\[3\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 34 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874582 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_row\[2\] hrddr:hrddr_0\|row\[2\] " "Net \"ram_row\[2\]\", which fans out to \"hrddr:hrddr_0\|row\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_row\[2\] " "Net is fed by \"master:master_m\|ram_row\[2\]\"" {  } { { "master.vhd" "ram_row\[2\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 82 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_row\[2\] " "Net is fed by \"ora:ora_0\|r_row\[2\]\"" {  } { { "ora.vhd" "r_row\[2\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""}  } { { "master_bridge.vhd" "ram_row\[2\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 108 -1 0 } } { "hrddr.vhd" "row\[2\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 34 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874582 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_row\[1\] hrddr:hrddr_0\|row\[1\] " "Net \"ram_row\[1\]\", which fans out to \"hrddr:hrddr_0\|row\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_row\[1\] " "Net is fed by \"master:master_m\|ram_row\[1\]\"" {  } { { "master.vhd" "ram_row\[1\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 82 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_row\[1\] " "Net is fed by \"ora:ora_0\|r_row\[1\]\"" {  } { { "ora.vhd" "r_row\[1\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""}  } { { "master_bridge.vhd" "ram_row\[1\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 108 -1 0 } } { "hrddr.vhd" "row\[1\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 34 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874582 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_row\[0\] hrddr:hrddr_0\|row\[0\] " "Net \"ram_row\[0\]\", which fans out to \"hrddr:hrddr_0\|row\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_row\[0\] " "Net is fed by \"master:master_m\|ram_row\[0\]\"" {  } { { "master.vhd" "ram_row\[0\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 82 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_row\[0\] " "Net is fed by \"ora:ora_0\|r_row\[0\]\"" {  } { { "ora.vhd" "r_row\[0\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""}  } { { "master_bridge.vhd" "ram_row\[0\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 108 -1 0 } } { "hrddr.vhd" "row\[0\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 34 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874582 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_col\[8\] hrddr:hrddr_0\|col\[8\] " "Net \"ram_col\[8\]\", which fans out to \"hrddr:hrddr_0\|col\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_col\[8\] " "Net is fed by \"master:master_m\|ram_col\[8\]\"" {  } { { "master.vhd" "ram_col\[8\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 83 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_col\[8\] " "Net is fed by \"ora:ora_0\|r_col\[8\]\"" {  } { { "ora.vhd" "r_col\[8\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""}  } { { "master_bridge.vhd" "ram_col\[8\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 109 -1 0 } } { "hrddr.vhd" "col\[8\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 35 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874582 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_col\[7\] hrddr:hrddr_0\|col\[7\] " "Net \"ram_col\[7\]\", which fans out to \"hrddr:hrddr_0\|col\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_col\[7\] " "Net is fed by \"master:master_m\|ram_col\[7\]\"" {  } { { "master.vhd" "ram_col\[7\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 83 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_col\[7\] " "Net is fed by \"ora:ora_0\|r_col\[7\]\"" {  } { { "ora.vhd" "r_col\[7\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""}  } { { "master_bridge.vhd" "ram_col\[7\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 109 -1 0 } } { "hrddr.vhd" "col\[7\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 35 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874582 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_col\[6\] hrddr:hrddr_0\|col\[6\] " "Net \"ram_col\[6\]\", which fans out to \"hrddr:hrddr_0\|col\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_col\[6\] " "Net is fed by \"master:master_m\|ram_col\[6\]\"" {  } { { "master.vhd" "ram_col\[6\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 83 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_col\[6\] " "Net is fed by \"ora:ora_0\|r_col\[6\]\"" {  } { { "ora.vhd" "r_col\[6\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""}  } { { "master_bridge.vhd" "ram_col\[6\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 109 -1 0 } } { "hrddr.vhd" "col\[6\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 35 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874582 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_col\[5\] hrddr:hrddr_0\|col\[5\] " "Net \"ram_col\[5\]\", which fans out to \"hrddr:hrddr_0\|col\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_col\[5\] " "Net is fed by \"master:master_m\|ram_col\[5\]\"" {  } { { "master.vhd" "ram_col\[5\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 83 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_col\[5\] " "Net is fed by \"ora:ora_0\|r_col\[5\]\"" {  } { { "ora.vhd" "r_col\[5\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""}  } { { "master_bridge.vhd" "ram_col\[5\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 109 -1 0 } } { "hrddr.vhd" "col\[5\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 35 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874582 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_col\[4\] hrddr:hrddr_0\|col\[4\] " "Net \"ram_col\[4\]\", which fans out to \"hrddr:hrddr_0\|col\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_col\[4\] " "Net is fed by \"master:master_m\|ram_col\[4\]\"" {  } { { "master.vhd" "ram_col\[4\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 83 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_col\[4\] " "Net is fed by \"ora:ora_0\|r_col\[4\]\"" {  } { { "ora.vhd" "r_col\[4\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""}  } { { "master_bridge.vhd" "ram_col\[4\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 109 -1 0 } } { "hrddr.vhd" "col\[4\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 35 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874582 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_col\[3\] hrddr:hrddr_0\|col\[3\] " "Net \"ram_col\[3\]\", which fans out to \"hrddr:hrddr_0\|col\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_col\[3\] " "Net is fed by \"master:master_m\|ram_col\[3\]\"" {  } { { "master.vhd" "ram_col\[3\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 83 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_col\[3\] " "Net is fed by \"ora:ora_0\|r_col\[3\]\"" {  } { { "ora.vhd" "r_col\[3\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""}  } { { "master_bridge.vhd" "ram_col\[3\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 109 -1 0 } } { "hrddr.vhd" "col\[3\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 35 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874582 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_col\[2\] hrddr:hrddr_0\|col\[2\] " "Net \"ram_col\[2\]\", which fans out to \"hrddr:hrddr_0\|col\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_col\[2\] " "Net is fed by \"master:master_m\|ram_col\[2\]\"" {  } { { "master.vhd" "ram_col\[2\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 83 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_col\[2\] " "Net is fed by \"ora:ora_0\|r_col\[2\]\"" {  } { { "ora.vhd" "r_col\[2\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""}  } { { "master_bridge.vhd" "ram_col\[2\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 109 -1 0 } } { "hrddr.vhd" "col\[2\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 35 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874582 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_col\[1\] hrddr:hrddr_0\|col\[1\] " "Net \"ram_col\[1\]\", which fans out to \"hrddr:hrddr_0\|col\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_col\[1\] " "Net is fed by \"master:master_m\|ram_col\[1\]\"" {  } { { "master.vhd" "ram_col\[1\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 83 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_col\[1\] " "Net is fed by \"ora:ora_0\|r_col\[1\]\"" {  } { { "ora.vhd" "r_col\[1\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""}  } { { "master_bridge.vhd" "ram_col\[1\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 109 -1 0 } } { "hrddr.vhd" "col\[1\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 35 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874582 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ram_col\[0\] hrddr:hrddr_0\|col\[0\] " "Net \"ram_col\[0\]\", which fans out to \"hrddr:hrddr_0\|col\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "master:master_m\|ram_col\[0\] " "Net is fed by \"master:master_m\|ram_col\[0\]\"" {  } { { "master.vhd" "ram_col\[0\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 83 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ora:ora_0\|r_col\[0\] " "Net is fed by \"ora:ora_0\|r_col\[0\]\"" {  } { { "ora.vhd" "r_col\[0\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 120 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1495686874582 ""}  } { { "master_bridge.vhd" "ram_col\[0\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 109 -1 0 } } { "hrddr.vhd" "col\[0\]" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hrddr.vhd" 35 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1495686874582 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1495686874584 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 150 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 150 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "690 " "Peak virtual memory: 690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495686874672 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 24 22:34:34 2017 " "Processing ended: Wed May 24 22:34:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495686874672 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495686874672 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495686874672 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1495686874672 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 152 s 24 s " "Quartus Prime Full Compilation was unsuccessful. 152 errors, 24 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1495686875258 ""}
