

================================================================
== Vivado HLS Report for 'loop_imperfect'
================================================================
* Date:           Tue Oct 24 09:44:34 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_loop_imperfect
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 5.328 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |        ?|        ?|         ?|          -|          -|     6|    no    |
        | + Loop 1.1      |        ?|        ?|       195|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |      192|      192|         3|          3|          1|    64|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 7 5 
5 --> 6 
6 --> 4 
7 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %A) nounwind, !map !7"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @loop_imperfect_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.06ns)   --->   "br label %1" [loop_imperfect.c:96]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.54>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%k_0 = phi i32 [ 2, %0 ], [ %k, %4 ]"   --->   Operation 11 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.54ns)   --->   "%icmp_ln96 = icmp slt i32 %k_0, 65" [loop_imperfect.c:96]   --->   Operation 12 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln96, label %.preheader1.preheader, label %5" [loop_imperfect.c:96]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i32 %k_0 to i6" [loop_imperfect.c:96]   --->   Operation 15 'trunc' 'trunc_ln96' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.06ns)   --->   "br label %.preheader1" [loop_imperfect.c:99]   --->   Operation 16 'br' <Predicate = (icmp_ln96)> <Delay = 1.06>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [loop_imperfect.c:121]   --->   Operation 17 'ret' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.54>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%j_0_in = phi i32 [ %k_0, %.preheader1.preheader ], [ %j, %.preheader1.loopexit ]"   --->   Operation 18 'phi' 'j_0_in' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %j_0_in, i32 1, i32 31)" [loop_imperfect.c:99]   --->   Operation 19 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.54ns)   --->   "%icmp_ln99 = icmp sgt i31 %trunc_ln1, 0" [loop_imperfect.c:99]   --->   Operation 20 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99, label %.preheader.preheader, label %4" [loop_imperfect.c:99]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%j = zext i31 %trunc_ln1 to i32" [loop_imperfect.c:99]   --->   Operation 22 'zext' 'j' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln99_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %j_0_in, i32 1, i32 30)" [loop_imperfect.c:99]   --->   Operation 23 'partselect' 'trunc_ln99_1' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.06ns)   --->   "br label %.preheader" [loop_imperfect.c:102]   --->   Operation 24 'br' <Predicate = (icmp_ln99)> <Delay = 1.06>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%k = shl i32 %k_0, 1" [loop_imperfect.c:96]   --->   Operation 25 'shl' 'k' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br label %1" [loop_imperfect.c:96]   --->   Operation 26 'br' <Predicate = (!icmp_ln99)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i, %hls_label_0_end ], [ 0, %.preheader.preheader ]"   --->   Operation 27 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.18ns)   --->   "%icmp_ln102 = icmp eq i7 %i_0, -64" [loop_imperfect.c:102]   --->   Operation 28 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 29 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.37ns)   --->   "%i = add i7 %i_0, 1" [loop_imperfect.c:102]   --->   Operation 30 'add' 'i' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln102, label %.preheader1.loopexit, label %hls_label_0_begin" [loop_imperfect.c:102]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i7 %i_0 to i6" [loop_imperfect.c:102]   --->   Operation 32 'trunc' 'trunc_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i7 %i_0 to i30" [loop_imperfect.c:102]   --->   Operation 33 'zext' 'zext_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [loop_imperfect.c:102]   --->   Operation 34 'specregionbegin' 'tmp' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [loop_imperfect.c:103]   --->   Operation 35 'specpipeline' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.67ns)   --->   "%l = xor i30 %zext_ln102, %trunc_ln99_1" [loop_imperfect.c:105]   --->   Operation 36 'xor' 'l' <Predicate = (!icmp_ln102)> <Delay = 0.67> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (1.54ns)   --->   "%icmp_ln107 = icmp ugt i30 %l, %zext_ln102" [loop_imperfect.c:107]   --->   Operation 37 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln102)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln107, label %2, label %hls_label_0_end" [loop_imperfect.c:107]   --->   Operation 38 'br' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i7 %i_0 to i64" [loop_imperfect.c:108]   --->   Operation 39 'zext' 'zext_ln108' <Predicate = (!icmp_ln102 & icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [64 x i32]* %A, i64 0, i64 %zext_ln108" [loop_imperfect.c:108]   --->   Operation 40 'getelementptr' 'A_addr' <Predicate = (!icmp_ln102 & icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (2.66ns)   --->   "%Ai = load i32* %A_addr, align 4" [loop_imperfect.c:108]   --->   Operation 41 'load' 'Ai' <Predicate = (!icmp_ln102 & icmp_ln107)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i30 %l to i64" [loop_imperfect.c:109]   --->   Operation 42 'zext' 'zext_ln109' <Predicate = (!icmp_ln102 & icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [64 x i32]* %A, i64 0, i64 %zext_ln109" [loop_imperfect.c:109]   --->   Operation 43 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln102 & icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (2.66ns)   --->   "%Al = load i32* %A_addr_1, align 4" [loop_imperfect.c:109]   --->   Operation 44 'load' 'Al' <Predicate = (!icmp_ln102 & icmp_ln107)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 45 [1/1] (0.61ns)   --->   "%and_ln112 = and i6 %trunc_ln102, %trunc_ln96" [loop_imperfect.c:112]   --->   Operation 45 'and' 'and_ln112' <Predicate = (!icmp_ln102 & icmp_ln107)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.32>
ST_5 : Operation 46 [1/2] (2.66ns)   --->   "%Ai = load i32* %A_addr, align 4" [loop_imperfect.c:108]   --->   Operation 46 'load' 'Ai' <Predicate = (!icmp_ln102 & icmp_ln107)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 47 [1/2] (2.66ns)   --->   "%Al = load i32* %A_addr_1, align 4" [loop_imperfect.c:109]   --->   Operation 47 'load' 'Al' <Predicate = (!icmp_ln102 & icmp_ln107)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 48 [1/1] (1.15ns)   --->   "%icmp_ln112 = icmp eq i6 %and_ln112, 0" [loop_imperfect.c:112]   --->   Operation 48 'icmp' 'icmp_ln112' <Predicate = (!icmp_ln102 & icmp_ln107)> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (1.54ns)   --->   "%icmp_ln112_1 = icmp sgt i32 %Ai, %Al" [loop_imperfect.c:112]   --->   Operation 49 'icmp' 'icmp_ln112_1' <Predicate = (!icmp_ln102 & icmp_ln107)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.61ns)   --->   "%and_ln112_1 = and i1 %icmp_ln112, %icmp_ln112_1" [loop_imperfect.c:112]   --->   Operation 50 'and' 'and_ln112_1' <Predicate = (!icmp_ln102 & icmp_ln107)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %and_ln112_1, label %.critedge, label %3" [loop_imperfect.c:112]   --->   Operation 51 'br' <Predicate = (!icmp_ln102 & icmp_ln107)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.54ns)   --->   "%icmp_ln112_2 = icmp slt i32 %Ai, %Al" [loop_imperfect.c:112]   --->   Operation 52 'icmp' 'icmp_ln112_2' <Predicate = (!icmp_ln102 & icmp_ln107 & !and_ln112_1)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (1.15ns)   --->   "%icmp_ln112_3 = icmp ne i6 %and_ln112, 0" [loop_imperfect.c:112]   --->   Operation 53 'icmp' 'icmp_ln112_3' <Predicate = (!icmp_ln102 & icmp_ln107 & !and_ln112_1)> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.61ns)   --->   "%and_ln112_2 = and i1 %icmp_ln112_2, %icmp_ln112_3" [loop_imperfect.c:112]   --->   Operation 54 'and' 'and_ln112_2' <Predicate = (!icmp_ln102 & icmp_ln107 & !and_ln112_1)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %and_ln112_2, label %.critedge, label %._crit_edge3" [loop_imperfect.c:113]   --->   Operation 55 'br' <Predicate = (!icmp_ln102 & icmp_ln107 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (2.66ns)   --->   "store i32 %Al, i32* %A_addr, align 4" [loop_imperfect.c:114]   --->   Operation 56 'store' <Predicate = (!icmp_ln102 & icmp_ln107 & and_ln112_2) | (!icmp_ln102 & icmp_ln107 & and_ln112_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 57 [1/1] (2.66ns)   --->   "store i32 %Ai, i32* %A_addr_1, align 4" [loop_imperfect.c:115]   --->   Operation 57 'store' <Predicate = (!icmp_ln102 & icmp_ln107 & and_ln112_2) | (!icmp_ln102 & icmp_ln107 & and_ln112_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "br label %._crit_edge3" [loop_imperfect.c:116]   --->   Operation 58 'br' <Predicate = (!icmp_ln102 & icmp_ln107 & and_ln112_2) | (!icmp_ln102 & icmp_ln107 & and_ln112_1)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [loop_imperfect.c:117]   --->   Operation 59 'br' <Predicate = (!icmp_ln102 & icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [loop_imperfect.c:118]   --->   Operation 60 'specregionend' 'empty_5' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader" [loop_imperfect.c:102]   --->   Operation 61 'br' <Predicate = (!icmp_ln102)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 00000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000]
br_ln96            (br               ) [ 01111111]
k_0                (phi              ) [ 00111111]
icmp_ln96          (icmp             ) [ 00111111]
empty              (speclooptripcount) [ 00000000]
br_ln96            (br               ) [ 00000000]
trunc_ln96         (trunc            ) [ 00011111]
br_ln99            (br               ) [ 00111111]
ret_ln121          (ret              ) [ 00000000]
j_0_in             (phi              ) [ 00010000]
trunc_ln1          (partselect       ) [ 00000000]
icmp_ln99          (icmp             ) [ 00111111]
br_ln99            (br               ) [ 00000000]
j                  (zext             ) [ 00111111]
trunc_ln99_1       (partselect       ) [ 00001110]
br_ln102           (br               ) [ 00111111]
k                  (shl              ) [ 01111111]
br_ln96            (br               ) [ 01111111]
i_0                (phi              ) [ 00001000]
icmp_ln102         (icmp             ) [ 00111111]
empty_4            (speclooptripcount) [ 00000000]
i                  (add              ) [ 00111111]
br_ln102           (br               ) [ 00000000]
trunc_ln102        (trunc            ) [ 00000000]
zext_ln102         (zext             ) [ 00000000]
tmp                (specregionbegin  ) [ 00000110]
specpipeline_ln103 (specpipeline     ) [ 00000000]
l                  (xor              ) [ 00000000]
icmp_ln107         (icmp             ) [ 00111111]
br_ln107           (br               ) [ 00000000]
zext_ln108         (zext             ) [ 00000000]
A_addr             (getelementptr    ) [ 00000100]
zext_ln109         (zext             ) [ 00000000]
A_addr_1           (getelementptr    ) [ 00000110]
and_ln112          (and              ) [ 00000100]
Ai                 (load             ) [ 00000010]
Al                 (load             ) [ 00000000]
icmp_ln112         (icmp             ) [ 00000000]
icmp_ln112_1       (icmp             ) [ 00000000]
and_ln112_1        (and              ) [ 00111111]
br_ln112           (br               ) [ 00000000]
icmp_ln112_2       (icmp             ) [ 00000000]
icmp_ln112_3       (icmp             ) [ 00000000]
and_ln112_2        (and              ) [ 00111111]
br_ln113           (br               ) [ 00000000]
store_ln114        (store            ) [ 00000000]
store_ln115        (store            ) [ 00000000]
br_ln116           (br               ) [ 00000000]
br_ln117           (br               ) [ 00000000]
empty_5            (specregionend    ) [ 00000000]
br_ln102           (br               ) [ 00111111]
br_ln0             (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_imperfect_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="A_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="7" slack="0"/>
<pin id="58" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/4 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="6" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="0" index="2" bw="0" slack="0"/>
<pin id="74" dir="0" index="4" bw="6" slack="1"/>
<pin id="75" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="32" slack="0"/>
<pin id="77" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="Ai/4 Al/4 store_ln114/5 store_ln115/6 "/>
</bind>
</comp>

<comp id="67" class="1004" name="A_addr_1_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="30" slack="0"/>
<pin id="71" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/4 "/>
</bind>
</comp>

<comp id="80" class="1005" name="k_0_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="k_0_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="1"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="32" slack="1"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/2 "/>
</bind>
</comp>

<comp id="92" class="1005" name="j_0_in_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_0_in (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="j_0_in_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="31" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_in/3 "/>
</bind>
</comp>

<comp id="102" class="1005" name="i_0_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="1"/>
<pin id="104" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_0_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="1" slack="1"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln96_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="trunc_ln96_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="trunc_ln1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="31" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="0" index="3" bw="6" slack="0"/>
<pin id="128" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln99_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="31" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="j_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="31" slack="0"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="trunc_ln99_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="30" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="0" index="3" bw="6" slack="0"/>
<pin id="148" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln99_1/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="k_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln102_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="0" index="1" bw="7" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="trunc_ln102_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="0"/>
<pin id="173" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln102_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="l_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="30" slack="1"/>
<pin id="182" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="l/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln107_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="30" slack="0"/>
<pin id="186" dir="0" index="1" bw="7" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln108_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln109_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="30" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="and_ln112_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="6" slack="2"/>
<pin id="203" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln112_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="1"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln112_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_1/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="and_ln112_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_1/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln112_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_2/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln112_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="1"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_3/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="and_ln112_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_2/5 "/>
</bind>
</comp>

<comp id="242" class="1005" name="trunc_ln96_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="2"/>
<pin id="244" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln96 "/>
</bind>
</comp>

<comp id="247" class="1005" name="icmp_ln99_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln99 "/>
</bind>
</comp>

<comp id="251" class="1005" name="j_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="256" class="1005" name="trunc_ln99_1_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="30" slack="1"/>
<pin id="258" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln99_1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="k_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="266" class="1005" name="icmp_ln102_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln102 "/>
</bind>
</comp>

<comp id="270" class="1005" name="i_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp_ln107_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln107 "/>
</bind>
</comp>

<comp id="279" class="1005" name="A_addr_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="1"/>
<pin id="281" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="284" class="1005" name="A_addr_1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="1"/>
<pin id="286" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="and_ln112_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="1"/>
<pin id="291" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="and_ln112 "/>
</bind>
</comp>

<comp id="295" class="1005" name="Ai_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ai "/>
</bind>
</comp>

<comp id="300" class="1005" name="and_ln112_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln112_1 "/>
</bind>
</comp>

<comp id="304" class="1005" name="and_ln112_2_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln112_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="48" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="48" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="78"><net_src comp="67" pin="3"/><net_sink comp="61" pin=2"/></net>

<net id="79"><net_src comp="61" pin="7"/><net_sink comp="61" pin=1"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="84" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="101"><net_src comp="80" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="84" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="84" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="95" pin="4"/><net_sink comp="123" pin=1"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="123" pin=3"/></net>

<net id="137"><net_src comp="123" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="123" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="95" pin="4"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="157"><net_src comp="80" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="106" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="106" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="106" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="106" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="179" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="175" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="106" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="198"><net_src comp="179" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="204"><net_src comp="171" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="50" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="61" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="61" pin="7"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="205" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="61" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="61" pin="7"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="50" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="222" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="119" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="250"><net_src comp="133" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="139" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="259"><net_src comp="143" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="264"><net_src comp="153" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="269"><net_src comp="159" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="165" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="278"><net_src comp="184" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="54" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="287"><net_src comp="67" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="292"><net_src comp="200" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="298"><net_src comp="61" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="61" pin=4"/></net>

<net id="303"><net_src comp="216" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="233" pin="2"/><net_sink comp="304" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {5 6 }
 - Input state : 
	Port: loop_imperfect : A | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln96 : 1
		br_ln96 : 2
		trunc_ln96 : 1
	State 3
		trunc_ln1 : 1
		icmp_ln99 : 2
		br_ln99 : 3
		j : 2
		trunc_ln99_1 : 1
	State 4
		icmp_ln102 : 1
		i : 1
		br_ln102 : 2
		trunc_ln102 : 1
		zext_ln102 : 1
		l : 2
		icmp_ln107 : 2
		br_ln107 : 3
		zext_ln108 : 1
		A_addr : 2
		Ai : 3
		zext_ln109 : 2
		A_addr_1 : 3
		Al : 4
		and_ln112 : 2
	State 5
		icmp_ln112_1 : 1
		and_ln112_1 : 2
		br_ln112 : 2
		icmp_ln112_2 : 1
		and_ln112_2 : 2
		br_ln113 : 2
		store_ln114 : 1
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   icmp_ln96_fu_113  |    0    |    18   |
|          |   icmp_ln99_fu_133  |    0    |    18   |
|          |  icmp_ln102_fu_159  |    0    |    11   |
|   icmp   |  icmp_ln107_fu_184  |    0    |    18   |
|          |  icmp_ln112_fu_205  |    0    |    11   |
|          | icmp_ln112_1_fu_210 |    0    |    18   |
|          | icmp_ln112_2_fu_222 |    0    |    18   |
|          | icmp_ln112_3_fu_228 |    0    |    11   |
|----------|---------------------|---------|---------|
|    xor   |       l_fu_179      |    0    |    30   |
|----------|---------------------|---------|---------|
|          |   and_ln112_fu_200  |    0    |    6    |
|    and   |  and_ln112_1_fu_216 |    0    |    6    |
|          |  and_ln112_2_fu_233 |    0    |    6    |
|----------|---------------------|---------|---------|
|    add   |       i_fu_165      |    0    |    15   |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln96_fu_119  |    0    |    0    |
|          |  trunc_ln102_fu_171 |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|   trunc_ln1_fu_123  |    0    |    0    |
|          | trunc_ln99_1_fu_143 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |       j_fu_139      |    0    |    0    |
|   zext   |  zext_ln102_fu_175  |    0    |    0    |
|          |  zext_ln108_fu_190  |    0    |    0    |
|          |  zext_ln109_fu_195  |    0    |    0    |
|----------|---------------------|---------|---------|
|    shl   |       k_fu_153      |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   186   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  A_addr_1_reg_284  |    6   |
|   A_addr_reg_279   |    6   |
|     Ai_reg_295     |   32   |
| and_ln112_1_reg_300|    1   |
| and_ln112_2_reg_304|    1   |
|  and_ln112_reg_289 |    6   |
|     i_0_reg_102    |    7   |
|      i_reg_270     |    7   |
| icmp_ln102_reg_266 |    1   |
| icmp_ln107_reg_275 |    1   |
|  icmp_ln99_reg_247 |    1   |
|    j_0_in_reg_92   |   32   |
|      j_reg_251     |   32   |
|     k_0_reg_80     |   32   |
|      k_reg_261     |   32   |
| trunc_ln96_reg_242 |    6   |
|trunc_ln99_1_reg_256|   30   |
+--------------------+--------+
|        Total       |   233  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_61 |  p2  |   2  |   0  |    0   ||    9    |
|    k_0_reg_80    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   76   ||  3.183  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   186  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   27   |
|  Register |    -   |   233  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   233  |   213  |
+-----------+--------+--------+--------+
