// Seed: 2411487773
`timescale 1ps / 1ps
module module_0 (
    input logic id_0
    , id_7,
    input logic id_1,
    output id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    input logic id_6
);
  logic id_8 = id_0;
  logic id_9 = id_8;
  type_17(
      1, id_3, id_8
  );
endmodule
