# RISC-V Single-Cycle Processor (Logisim)

This project is a fully functional single-cycle RISC-V processor built in Logisim, supporting a core subset of the RISC-V instruction set. It includes a custom test suite and two byte reversal programs written in RISC-V assembly to verify processor correctness and performance.

## ğŸ§  Overview

The processor executes one instruction per cycle and follows the classic five-stage architecture: fetch, decode, execute, memory access, and write-back. Designed with modularity and clarity in mind, the build focuses on clean subcircuit organization, efficient control signal routing, and accurate instruction decoding.

## âœ… Supported Instructions

**R-type:** `ADD`, `SUB`, `AND`, `OR`, `XOR`, `SLT`, `SLL`, `SRA`
**I-type:** `ADDI`, `ANDI`, `LW`, `LB`
**S-type:** `SW`, `SB`
**U-type:** `LUI`

## ğŸ§ª Programs & Testing

Included in this repo:

* **Bitmask Byte Reversal** â€“ Uses bitwise operations and shifts to reverse the order of bytes in a 32-bit word.
* **Load/Store Byte Reversal** â€“ Reverses bytes using `LB` and `SB` instructions and reloads the final word.
* **Instruction Test Suite** â€“ Validates all supported opcodes, with edge cases and register state expectations.

### Example Output

```assembly
# Reversing 0x12345678 with bitmasks â†’ 0x78563412
# Reversing 0x13f4464c with LB/SB â†’ 0x4c46f413
# XOR result stored in t2 â†’ 0x3490b721
```

## ğŸ› ï¸ Built With

* **Logisim Evolution** â€“ Digital circuit simulation
* **RISC-V Assembly** â€“ For validation and testing
* **Java CLI** â€“ For automated register state verification

## ğŸ“ Files in This Repository

* `RISCV.circ` â€“ Complete Logisim processor circuit
* `byte_reversal.txt` â€“ Byte reversal program
* `test_suite.txt` â€“ Instruction and edge case tests
* `README.md` â€“ This file

## ğŸš€ How to Run

1. Clone this repository
2. Open `RISCV.circ` in [Logisim Evolution](https://github.com/logisim-evolution/logisim-evolution)
3. Load `test_suite.txt` into the Program ROM
4. Step through cycles or use the CLI tester:

```bash
java -jar logisim.jar --test-risc test_suite.txt RISCV.circ
```

## ğŸ§¾ Highlights

* Designed a full instruction decoder from scratch
* Built immediate generator and ALU control logic
* Verified edge cases and instruction correctness with cycle-limited tests
* Demonstrated complete 32-bit byte manipulation in RISC-V assembly

