Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate U:\Documents\TP_FPGA\tp_nios_v\sopc\nios.qsys --block-symbol-file --output-directory=U:\Documents\TP_FPGA\tp_nios_v\sopc\nios --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading sopc/nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 24.1]
Progress: Parameterizing module clk_0
Progress: Adding intel_niosv_m_0 [intel_niosv_m 26.0.0]
Progress: Parameterizing module intel_niosv_m_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 24.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 24.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 24.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios.intel_niosv_m_0: Properties (associatedClock) have been set on interface reset - in composed mode these are ignored
Warning: nios.intel_niosv_m_0: Properties (associatedClock) have been set on interface ndm_reset_in - in composed mode these are ignored
Warning: nios.intel_niosv_m_0: Properties (associatedClock,associatedReset) have been set on interface instruction_manager - in composed mode these are ignored
Warning: nios.intel_niosv_m_0: Properties (associatedClock,associatedReset) have been set on interface data_manager - in composed mode these are ignored
Info: nios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate U:\Documents\TP_FPGA\tp_nios_v\sopc\nios.qsys --synthesis=VHDL --output-directory=U:\Documents\TP_FPGA\tp_nios_v\sopc\nios\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading sopc/nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 24.1]
Progress: Parameterizing module clk_0
Progress: Adding intel_niosv_m_0 [intel_niosv_m 26.0.0]
Progress: Parameterizing module intel_niosv_m_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 24.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 24.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 24.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios.intel_niosv_m_0: Properties (associatedClock) have been set on interface reset - in composed mode these are ignored
Warning: nios.intel_niosv_m_0: Properties (associatedClock) have been set on interface ndm_reset_in - in composed mode these are ignored
Warning: nios.intel_niosv_m_0: Properties (associatedClock,associatedReset) have been set on interface instruction_manager - in composed mode these are ignored
Warning: nios.intel_niosv_m_0: Properties (associatedClock,associatedReset) have been set on interface data_manager - in composed mode these are ignored
Info: nios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: nios: Generating "nios" for QUARTUS_SYNTH
Info: intel_niosv_m_0: "nios" instantiated intel_niosv_m "intel_niosv_m_0"
Info: jtag_uart_0: "nios" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/programs/intelfpga_lite/24.1std/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga_lite/24.1std/quartus/bin64/perl/lib -I C:/programs/intelfpga_lite/24.1std/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga_lite/24.1std/quartus/sopc_builder/bin -I C:/programs/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/programs/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=C:/Users/ikraafif75/AppData/Local/Temp/alt0441_6601085400723983539.dir/0030_onchip_memory2_0_gen/ --quartus_dir=C:/programs/intelfpga_lite/24.1std/quartus --verilog --config=C:/Users/ikraafif75/AppData/Local/Temp/alt0441_6601085400723983539.dir/0030_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl --do_build_sim=0}]
Info: onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0: "nios" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Error: Generation stopped, 12 or more modules remaining
Info: nios: Done "nios" with 12 modules, 10 files
Error: qsys-generate failed with exit code 1: 1 Error, 5 Warnings
Info: Stopping: Create HDL design files for synthesis
