-- VHDL Entity OBC_test.test.interface
--
-- Created:
--          by - student.UNKNOWN (DESKTOP-3I0F3HP)
--          at - 10:43:51 15.07.2020
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;

ENTITY test IS
   GENERIC( 
      dataBitNb : positive := 8;
      spi_wbits : positive := 8
   );
   PORT( 
      SS_n              : IN     std_ulogic;
      data_transfer_end : IN     std_ulogic;
      endTransfer       : IN     std_logic;
      masterFull        : IN     std_ulogic;
      rx_data           : IN     std_ulogic_vector (spi_wbits-1 DOWNTO 0);
      rx_data_wr        : IN     std_ulogic;
      slaveData         : IN     std_ulogic_vector (dataBitNb-1 DOWNTO 0);
      slaveEmpty        : IN     std_ulogic;
      tx_data_rd        : IN     std_ulogic;
      clock             : OUT    std_ulogic;
      masterData        : OUT    std_ulogic_vector (dataBitNb-1 DOWNTO 0);
      masterWr          : OUT    std_ulogic;
      reset             : OUT    std_ulogic;
      slaveRd           : OUT    std_ulogic;
      tx_data           : OUT    std_ulogic_vector (spi_wbits-1 DOWNTO 0);
      tx_data_valid     : OUT    std_ulogic
   );

-- Declarations

END test ;

