# ğŸš€ RISC-V SoC Tapeout Program â€“ VSD Edition

<p align="center">
  <a href="https://riscv.org/">
    <img src="https://img.shields.io/badge/RISC--V-Open%20ISA-blue?style=for-the-badge&logo=riscv" />
  </a>
  <a href="https://vsdiat.vlsisystemdesign.com/">
    <img src="https://img.shields.io/badge/VSD-Tapeout%20Program-orange?style=for-the-badge" />
  </a>
  <img src="https://img.shields.io/badge/Participants-3500+-success?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Made%20in-India-greenwhiteorange?style=for-the-badge" />
</p>

---

## ğŸ“– About This Repository
This repo is my personal log of the **VSD RISC-V SoC Tapeout Program**.  
It captures each weekâ€™s activities, tasks, and reflections as I work through the complete **RTL-to-GDSII design flow** using only **open-source tools**.  

The program is part of a large-scale Indian initiative with thousands of contributors collaborating to make silicon using the **RISC-V instruction set**.

---

## ğŸ—“ï¸ Week 0 â€“ Environment Setup

| Task | Details | Completion |
|------|----------|-------------|
| [Task 0](Week0/Task0/README.md) | Installed and validated **Icarus Verilog**, **Yosys**, and **GTKWave** for RTL simulation and synthesis. | âœ… Finished |

### ğŸ”‘ Takeaways
- Gained hands-on experience setting up **essential EDA tools**.  
- Understood the workflow requirements for RTL and gate-level design.  
- Verified my setup to ensure smooth progression into advanced stages.

---

## ğŸ™Œ Gratitude
A huge thanks to **Kunal Ghosh** and the **VLSI System Design (VSD) team** for curating this initiative.  
Special recognition goes to partners like **RISC-V International**, **India Semiconductor Mission (ISM)**, **VLSI Society of India (VSI)**, and **Efabless**, whose support is making open-source silicon design more accessible.

---

## ğŸ“Š Progress Overview
[![Week 0](https://img.shields.io/badge/Week%200-Setup%20Complete-brightgreen?style=flat-square)](Week0)  
![Week 1](https://img.shields.io/badge/Week%201-Pending-lightgrey?style=flat-square)  
![Week 2](https://img.shields.io/badge/Week%202-Upcoming-lightgrey?style=flat-square)

---

## ğŸ”— Resources
- ğŸŒ [VSD Official Website](https://vsdiat.vlsisystemdesign.com/)  
- ğŸŒ [RISC-V International](https://riscv.org/)  
- ğŸŒ [Efabless Platform](https://efabless.com/)  

---
