

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Thu Oct 20 02:13:30 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----------+-----------+-------------+-----+
    |             Modules             | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |          |           |             |     |
    |             & Loops             | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF    |     LUT     | URAM|
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----------+-----------+-------------+-----+
    |+ dft                            |     -|  0.04|       74|  740.000|         -|       75|     -|        no|     -|  70 (31%)|  7621 (7%)|  10592 (19%)|    -|
    | + dft_Pipeline_VITIS_LOOP_10_1  |     -|  0.04|       50|  500.000|         -|       50|     -|        no|     -|  63 (28%)|  6464 (6%)|   9093 (17%)|    -|
    |  o VITIS_LOOP_10_1              |     -|  7.30|       48|  480.000|        42|        1|     8|       yes|     -|         -|          -|            -|    -|
    | + dft_Pipeline_VITIS_LOOP_21_4  |     -|  2.66|       10|  100.000|         -|       10|     -|        no|     -|         -|   11 (~0%)|     60 (~0%)|    -|
    |  o VITIS_LOOP_21_4              |     -|  7.30|        8|   80.000|         2|        1|     8|       yes|     -|         -|          -|            -|    -|
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----------+-----------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------------+----------+
| Interface            | Bitwidth |
+----------------------+----------+
| imag_sample_address0 | 3        |
| imag_sample_d0       | 32       |
| real_sample_address0 | 3        |
| real_sample_address1 | 3        |
| real_sample_d0       | 32       |
| real_sample_q0       | 32       |
| real_sample_q1       | 32       |
+----------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| real_sample | inout     | float*   |
| imag_sample | out       | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+----------------------+---------+----------+
| Argument    | HW Interface         | HW Type | HW Usage |
+-------------+----------------------+---------+----------+
| real_sample | real_sample_address0 | port    | offset   |
| real_sample | real_sample_ce0      | port    |          |
| real_sample | real_sample_we0      | port    |          |
| real_sample | real_sample_d0       | port    |          |
| real_sample | real_sample_q0       | port    |          |
| real_sample | real_sample_address1 | port    | offset   |
| real_sample | real_sample_ce1      | port    |          |
| real_sample | real_sample_q1       | port    |          |
| imag_sample | imag_sample_address0 | port    | offset   |
| imag_sample | imag_sample_ce0      | port    |          |
| imag_sample | imag_sample_we0      | port    |          |
| imag_sample | imag_sample_d0       | port    |          |
+-------------+----------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                  | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+---------------------------------------+-----+--------+------------+------+---------+---------+
| + dft                                 | 70  |        |            |      |         |         |
|   fadd_32ns_32ns_32_5_full_dsp_1_U48  | 2   |        | add        | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U50   | 3   |        | mul        | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U49  | 2   |        | add1       | fadd | fulldsp | 4       |
|  + dft_Pipeline_VITIS_LOOP_10_1       | 63  |        |            |      |         |         |
|    add_ln10_fu_444_p2                 | -   |        | add_ln10   | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U17  | 3   |        | mul8_2     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3  | 2   |        | add_2      | fadd | fulldsp | 4       |
|    sub_ln14_fu_493_p2                 | -   |        | sub_ln14   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U19  | 3   |        | mul8_3     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5  | 2   |        | add_3      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U21  | 3   |        | mul8_4     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U7  | 2   |        | add_4      | fadd | fulldsp | 4       |
|    add_ln14_fu_509_p2                 | -   |        | add_ln14   | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U23  | 3   |        | mul8_5     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U9  | 2   |        | add_5      | fadd | fulldsp | 4       |
|    sub_ln14_1_fu_519_p2               | -   |        | sub_ln14_1 | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U25  | 3   |        | mul8_6     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | add_6      | fadd | fulldsp | 4       |
|    sub_ln14_2_fu_530_p2               | -   |        | sub_ln14_2 | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U27  | 3   |        | mul8_7     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U13 | 2   |        | add_7      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U16  | 3   |        | mul_1      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U18  | 3   |        | mul_2      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4  | 2   |        | add1_2     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U20  | 3   |        | mul_3      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6  | 2   |        | add1_3     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U22  | 3   |        | mul_4      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U8  | 2   |        | add1_4     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U24  | 3   |        | mul_5      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U10 | 2   |        | add1_5     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U26  | 3   |        | mul_6      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U12 | 2   |        | add1_6     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U28  | 3   |        | mul_7      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U14 | 2   |        | add1_7     | fadd | fulldsp | 4       |
|  + dft_Pipeline_VITIS_LOOP_21_4       | 0   |        |            |      |         |         |
|    add_ln21_fu_110_p2                 | -   |        | add_ln21   | add  | fabric  | 0       |
+---------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------+------+------+--------+------------------------+---------+------+---------+
| Name                            | BRAM | URAM | Pragma | Variable               | Storage | Impl | Latency |
+---------------------------------+------+------+--------+------------------------+---------+------+---------+
| + dft                           | 0    | 0    |        |                        |         |      |         |
|   sum_r_U                       | -    | -    |        | sum_r                  | ram_1p  | auto | 1       |
|   sum_i_U                       | -    | -    |        | sum_i                  | ram_1p  | auto | 1       |
|  + dft_Pipeline_VITIS_LOOP_10_1 | 0    | 0    |        |                        |         |      |         |
|    cos_coefficients_table_U     | -    | -    |        | cos_coefficients_table | rom_np  | auto | 1       |
|    sin_coefficients_table_U     | -    | -    |        | sin_coefficients_table | rom_np  | auto | 1       |
+---------------------------------+------+------+--------+------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

