// Seed: 3467779074
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output wor id_2
    , id_26,
    input wor id_3,
    output uwire id_4,
    output supply1 id_5,
    output wor id_6,
    input tri1 id_7,
    input tri id_8,
    input tri1 id_9,
    input tri1 id_10,
    input wor id_11,
    input supply1 id_12,
    output wor id_13,
    input tri1 id_14,
    input wor id_15,
    output supply0 id_16,
    input supply0 id_17,
    input uwire id_18,
    input tri id_19,
    input supply1 id_20,
    output supply0 id_21,
    input uwire id_22,
    output tri id_23,
    input supply0 id_24
);
  wire id_27;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    inout supply1 id_0,
    input supply1 id_1,
    output tri id_2
);
  wire id_4;
  tri1 id_5 = 1'b0;
  uwire id_6, id_7, id_8, id_9, id_10, id_11 = (1);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_1,
      id_2,
      id_0
  );
endmodule
