// Seed: 1554989289
module module_0 (
    id_1,
    id_2
);
  inout tri1 id_2;
  output wire id_1;
  assign module_1.id_11 = 0;
  assign id_2 = id_2 - id_2;
  assign id_2 = id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wire  id_1,
    input  wand  id_2,
    input  tri   id_3,
    input  wand  id_4,
    output wand  id_5,
    input  wand  id_6,
    output wor   id_7,
    input  wand  id_8,
    input  tri   id_9,
    input  uwire id_10,
    output wor   id_11,
    output wand  id_12
);
  parameter id_14 = 1;
  module_0 modCall_1 (
      id_14,
      id_14
  );
  assign id_7 = id_3;
  wire id_15, id_16;
  parameter id_17 = 1;
  assign id_11 = id_14;
  assign id_5  = -1'b0;
  assign id_7  = id_2;
  integer id_18;
endmodule
