ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"uvos_sys.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.UVOS_SYS_getCPUFlashSize,"ax",%progbits
  20              		.align	1
  21              		.global	UVOS_SYS_getCPUFlashSize
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	UVOS_SYS_getCPUFlashSize:
  27              	.LFB1373:
  28              		.file 1 "flight/uvos/stm32f4xx/uvos_sys.c"
   1:flight/uvos/stm32f4xx/uvos_sys.c **** #include "uvos.h"
   2:flight/uvos/stm32f4xx/uvos_sys.c **** 
   3:flight/uvos/stm32f4xx/uvos_sys.c **** #ifdef UVOS_INCLUDE_SYS
   4:flight/uvos/stm32f4xx/uvos_sys.c **** 
   5:flight/uvos/stm32f4xx/uvos_sys.c **** /* Private Function Prototypes */
   6:flight/uvos/stm32f4xx/uvos_sys.c **** void NVIC_Configuration( void );
   7:flight/uvos/stm32f4xx/uvos_sys.c **** void SysTick_Handler( void );
   8:flight/uvos/stm32f4xx/uvos_sys.c **** 
   9:flight/uvos/stm32f4xx/uvos_sys.c **** /* Local Macros */
  10:flight/uvos/stm32f4xx/uvos_sys.c **** #define MEM8(addr)  (*((volatile uint8_t *)(addr)))
  11:flight/uvos/stm32f4xx/uvos_sys.c **** #define MEM16(addr) (*((volatile uint16_t *)(addr)))
  12:flight/uvos/stm32f4xx/uvos_sys.c **** #define MEM32(addr) (*((volatile uint32_t *)(addr)))
  13:flight/uvos/stm32f4xx/uvos_sys.c **** 
  14:flight/uvos/stm32f4xx/uvos_sys.c **** /**
  15:flight/uvos/stm32f4xx/uvos_sys.c ****  * Initialises all system peripherals
  16:flight/uvos/stm32f4xx/uvos_sys.c ****  */
  17:flight/uvos/stm32f4xx/uvos_sys.c **** void UVOS_SYS_Init( void )
  18:flight/uvos/stm32f4xx/uvos_sys.c **** {
  19:flight/uvos/stm32f4xx/uvos_sys.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  20:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_APB2_GRP1_EnableClock( LL_APB2_GRP1_PERIPH_SYSCFG );
  21:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR );
  22:flight/uvos/stm32f4xx/uvos_sys.c **** 
  23:flight/uvos/stm32f4xx/uvos_sys.c ****   /* Initialise Basic NVIC */
  24:flight/uvos/stm32f4xx/uvos_sys.c ****   /* do this early to ensure that we take exceptions in the right place */
  25:flight/uvos/stm32f4xx/uvos_sys.c ****   NVIC_Configuration();
  26:flight/uvos/stm32f4xx/uvos_sys.c **** 
  27:flight/uvos/stm32f4xx/uvos_sys.c ****   /* SysTick_IRQn interrupt configuration */
  28:flight/uvos/stm32f4xx/uvos_sys.c ****   NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 15, 0));
  29:flight/uvos/stm32f4xx/uvos_sys.c **** 
  30:flight/uvos/stm32f4xx/uvos_sys.c ****   /* Configure the system clock */
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 2


  31:flight/uvos/stm32f4xx/uvos_sys.c ****   SystemClock_Config();
  32:flight/uvos/stm32f4xx/uvos_sys.c **** 
  33:flight/uvos/stm32f4xx/uvos_sys.c ****   /* Init the delay system */
  34:flight/uvos/stm32f4xx/uvos_sys.c ****   UVOS_DELAY_Init();
  35:flight/uvos/stm32f4xx/uvos_sys.c **** 
  36:flight/uvos/stm32f4xx/uvos_sys.c ****   /*
  37:flight/uvos/stm32f4xx/uvos_sys.c ****    * Turn on all the peripheral clocks.
  38:flight/uvos/stm32f4xx/uvos_sys.c ****    * Micromanaging clocks makes no sense given the power situation in the system, so
  39:flight/uvos/stm32f4xx/uvos_sys.c ****    * light up everything we might reasonably use here and just leave it on.
  40:flight/uvos/stm32f4xx/uvos_sys.c ****    */
  41:flight/uvos/stm32f4xx/uvos_sys.c ****   // LL_AHB1_GRP1_EnableClock(
  42:flight/uvos/stm32f4xx/uvos_sys.c ****   //   LL_AHB1_GRP1_PERIPH_GPIOA
  43:flight/uvos/stm32f4xx/uvos_sys.c ****   //   | LL_AHB1_GRP1_PERIPH_GPIOB
  44:flight/uvos/stm32f4xx/uvos_sys.c ****   //   );
  45:flight/uvos/stm32f4xx/uvos_sys.c **** 
  46:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_AHB1_GRP1_EnableClock(
  47:flight/uvos/stm32f4xx/uvos_sys.c ****     0
  48:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_AHB1_GRP1_PERIPH_GPIOA
  49:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_AHB1_GRP1_PERIPH_GPIOB
  50:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_AHB1_GRP1_PERIPH_GPIOC
  51:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_AHB1_GRP1_PERIPH_GPIOD
  52:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_AHB1_GRP1_PERIPH_GPIOE
  53:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(GPIOF)
  54:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_AHB1_GRP1_PERIPH_GPIOF
  55:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
  56:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(GPIOG)
  57:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_AHB1_GRP1_PERIPH_GPIOG
  58:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
  59:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(GPIOH)
  60:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_AHB1_GRP1_PERIPH_GPIOH
  61:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
  62:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(GPIOI)
  63:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_AHB1_GRP1_PERIPH_GPIOI
  64:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
  65:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(GPIOJ)
  66:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_AHB1_GRP1_PERIPH_GPIOJ
  67:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
  68:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(GPIOK)
  69:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_AHB1_GRP1_PERIPH_GPIOK
  70:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
  71:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(RCC_AHB1ENR_BKPSRAMEN)
  72:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_AHB1_GRP1_PERIPH_BKPSRAM
  73:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
  74:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(RCC_AHB1ENR_CCMDATARAMEN)
  75:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_AHB1_GRP1_PERIPH_CCMDATARAM
  76:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
  77:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_AHB1_GRP1_PERIPH_DMA1
  78:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_AHB1_GRP1_PERIPH_DMA2
  79:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(RCC_AHB1ENR_RNGEN)
  80:flight/uvos/stm32f4xx/uvos_sys.c ****     // | LL_AHB1_GRP1_PERIPH_RNG          No random number generator
  81:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
  82:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(DMA2D)
  83:flight/uvos/stm32f4xx/uvos_sys.c ****     // | LL_AHB1_GRP1_PERIPH_DMA2D        No DMA2D graphic Accelerator
  84:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
  85:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(ETH)
  86:flight/uvos/stm32f4xx/uvos_sys.c ****     // | LL_AHB1_GRP1_PERIPH_ETHMACTX     No ethernet
  87:flight/uvos/stm32f4xx/uvos_sys.c ****     // | LL_AHB1_GRP1_PERIPH_ETHMACTX
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 3


  88:flight/uvos/stm32f4xx/uvos_sys.c ****     // | LL_AHB1_GRP1_PERIPH_ETHMACRX
  89:flight/uvos/stm32f4xx/uvos_sys.c ****     // | LL_AHB1_GRP1_PERIPH_ETHMACPTPY
  90:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
  91:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(USB_OTG_HS)
  92:flight/uvos/stm32f4xx/uvos_sys.c ****     // | LL_AHB1_GRP1_PERIPH_OTGHSULPI    No high-speed USB (requires external PHY)
  93:flight/uvos/stm32f4xx/uvos_sys.c ****     // | LL_AHB1_GRP1_PERIPH_OTGHSULPI
  94:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
  95:flight/uvos/stm32f4xx/uvos_sys.c ****   );
  96:flight/uvos/stm32f4xx/uvos_sys.c **** 
  97:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_AHB2_GRP1_EnableClock(
  98:flight/uvos/stm32f4xx/uvos_sys.c ****     0
  99:flight/uvos/stm32f4xx/uvos_sys.c ****     // | LL_AHB2_GRP1_PERIPH_DCMI         No camera   @todo basic vision support?
 100:flight/uvos/stm32f4xx/uvos_sys.c ****     // | LL_AHB2_GRP1_PERIPH_CRYP         No crypto
 101:flight/uvos/stm32f4xx/uvos_sys.c ****     // | LL_AHB2_GRP1_PERIPH_AES          No AES algorithm accelerator
 102:flight/uvos/stm32f4xx/uvos_sys.c ****     // | LL_AHB2_GRP1_PERIPH_HASH         No hash generator
 103:flight/uvos/stm32f4xx/uvos_sys.c ****     // | LL_AHB2_GRP1_PERIPH_RNG          No random numbers
 104:flight/uvos/stm32f4xx/uvos_sys.c ****     // | LL_AHB2_GRP1_PERIPH_OTGFS
 105:flight/uvos/stm32f4xx/uvos_sys.c ****   );
 106:flight/uvos/stm32f4xx/uvos_sys.c **** 
 107:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(RCC_AHB3_SUPPORT)
 108:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_AHB3_GRP1_EnableClock(
 109:flight/uvos/stm32f4xx/uvos_sys.c ****     0
 110:flight/uvos/stm32f4xx/uvos_sys.c ****     // | LL_AHB3_GRP1_PERIPH_FMC          flexible memory controller
 111:flight/uvos/stm32f4xx/uvos_sys.c ****     // | LL_AHB3_GRP1_PERIPH_FSMC         No external static memory
 112:flight/uvos/stm32f4xx/uvos_sys.c ****     // | LL_AHB3_GRP1_PERIPH_QSPI         QuadSPI interface
 113:flight/uvos/stm32f4xx/uvos_sys.c ****   );
 114:flight/uvos/stm32f4xx/uvos_sys.c **** #endif /* RCC_AHB3_SUPPORT */
 115:flight/uvos/stm32f4xx/uvos_sys.c **** 
 116:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_APB1_GRP1_EnableClock(
 117:flight/uvos/stm32f4xx/uvos_sys.c ****     0
 118:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(TIM2)
 119:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_TIM2
 120:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 121:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(TIM3)
 122:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_TIM3
 123:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 124:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(TIM4)
 125:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_TIM4
 126:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_TIM5
 127:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 128:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(TIM6)
 129:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_TIM6
 130:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 131:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(TIM7)
 132:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_TIM7
 133:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 134:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(TIM12)
 135:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_TIM12
 136:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 137:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(TIM13)
 138:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_TIM13
 139:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 140:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(TIM14)
 141:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_TIM14
 142:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 143:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_WWDG
 144:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_SPI2
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 4


 145:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_SPI3
 146:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_USART2
 147:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(USART3)
 148:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_USART3
 149:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 150:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(UART4)
 151:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_UART4
 152:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 153:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(UART5)
 154:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_UART5
 155:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 156:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_I2C1
 157:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_I2C2
 158:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(I2C3)
 159:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_I2C3
 160:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 161:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(CAN1)
 162:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_CAN1
 163:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 164:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(CAN2)
 165:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_CAN2
 166:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 167:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_PWR
 168:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(DAC1)
 169:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB1_GRP1_PERIPH_DAC1
 170:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 171:flight/uvos/stm32f4xx/uvos_sys.c ****   );
 172:flight/uvos/stm32f4xx/uvos_sys.c **** 
 173:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_APB2_GRP1_EnableClock(
 174:flight/uvos/stm32f4xx/uvos_sys.c ****     0
 175:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB2_GRP1_PERIPH_TIM1
 176:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(TIM8)
 177:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB2_GRP1_PERIPH_TIM8
 178:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 179:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB2_GRP1_PERIPH_USART1
 180:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(USART6)
 181:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB2_GRP1_PERIPH_USART6
 182:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 183:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB2_GRP1_PERIPH_ADC1
 184:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(ADC2)
 185:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB2_GRP1_PERIPH_ADC2
 186:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 187:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(ADC3)
 188:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB2_GRP1_PERIPH_ADC3
 189:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 190:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(SDIO)
 191:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB2_GRP1_PERIPH_SDIO
 192:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 193:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB2_GRP1_PERIPH_SPI1
 194:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB2_GRP1_PERIPH_SYSCFG
 195:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB2_GRP1_PERIPH_TIM9
 196:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(TIM10)
 197:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB2_GRP1_PERIPH_TIM10
 198:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 199:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(TIM11)
 200:flight/uvos/stm32f4xx/uvos_sys.c ****     | LL_APB2_GRP1_PERIPH_TIM11
 201:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 5


 202:flight/uvos/stm32f4xx/uvos_sys.c ****   );
 203:flight/uvos/stm32f4xx/uvos_sys.c **** 
 204:flight/uvos/stm32f4xx/uvos_sys.c ****   /*
 205:flight/uvos/stm32f4xx/uvos_sys.c ****    * Configure all pins as input / pullup to avoid issues with
 206:flight/uvos/stm32f4xx/uvos_sys.c ****    * uncommitted pins, excepting special-function pins that we need to
 207:flight/uvos/stm32f4xx/uvos_sys.c ****    * remain as-is.
 208:flight/uvos/stm32f4xx/uvos_sys.c ****    */
 209:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_GPIO_InitTypeDef GPIO_InitStructure;
 210:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_GPIO_StructInit( &GPIO_InitStructure );
 211:flight/uvos/stm32f4xx/uvos_sys.c ****   GPIO_InitStructure.Pull = LL_GPIO_PULL_UP; // default is un-pulled input
 212:flight/uvos/stm32f4xx/uvos_sys.c **** 
 213:flight/uvos/stm32f4xx/uvos_sys.c ****   GPIO_InitStructure.Pin  = LL_GPIO_PIN_ALL;
 214:flight/uvos/stm32f4xx/uvos_sys.c **** #if (UVOS_USB_ENABLED)
 215:flight/uvos/stm32f4xx/uvos_sys.c ****   GPIO_InitStructure.Pin &= ~( LL_GPIO_PIN_11 | LL_GPIO_PIN_12 ); // leave USB D+/D- alone
 216:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 217:flight/uvos/stm32f4xx/uvos_sys.c ****   GPIO_InitStructure.Pin &= ~( LL_GPIO_PIN_13 | LL_GPIO_PIN_14 ); // leave JTAG pins alone
 218:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_GPIO_Init( GPIOA, &GPIO_InitStructure );
 219:flight/uvos/stm32f4xx/uvos_sys.c **** 
 220:flight/uvos/stm32f4xx/uvos_sys.c ****   GPIO_InitStructure.Pin  = LL_GPIO_PIN_ALL;
 221:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_GPIO_Init( GPIOB, &GPIO_InitStructure );
 222:flight/uvos/stm32f4xx/uvos_sys.c **** 
 223:flight/uvos/stm32f4xx/uvos_sys.c ****   GPIO_InitStructure.Pin  = LL_GPIO_PIN_ALL;
 224:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_GPIO_Init( GPIOC, &GPIO_InitStructure );
 225:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_GPIO_Init( GPIOD, &GPIO_InitStructure );
 226:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_GPIO_Init( GPIOE, &GPIO_InitStructure );
 227:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(GPIOF)
 228:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_GPIO_Init( GPIOF, &GPIO_InitStructure );
 229:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 230:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(GPIOG)
 231:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_GPIO_Init( GPIOG, &GPIO_InitStructure );
 232:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 233:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(GPIOH)
 234:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_GPIO_Init( GPIOH, &GPIO_InitStructure );
 235:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 236:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(GPIOI)
 237:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_GPIO_Init( GPIOI, &GPIO_InitStructure );
 238:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 239:flight/uvos/stm32f4xx/uvos_sys.c **** 
 240:flight/uvos/stm32f4xx/uvos_sys.c **** }
 241:flight/uvos/stm32f4xx/uvos_sys.c **** 
 242:flight/uvos/stm32f4xx/uvos_sys.c **** /**
 243:flight/uvos/stm32f4xx/uvos_sys.c ****  * Returns the CPU's flash size (in bytes)
 244:flight/uvos/stm32f4xx/uvos_sys.c ****  */
 245:flight/uvos/stm32f4xx/uvos_sys.c **** uint32_t UVOS_SYS_getCPUFlashSize( void )
 246:flight/uvos/stm32f4xx/uvos_sys.c **** {
  29              		.loc 1 246 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 247:flight/uvos/stm32f4xx/uvos_sys.c ****   return ( uint32_t )MEM16( DEVICE_FLASHSIZE_ADDR ) * 1024; // it might be possible to locate in th
  34              		.loc 1 247 3 view .LVU1
  35              		.loc 1 247 22 is_stmt 0 view .LVU2
  36 0000 024B     		ldr	r3, .L2
  37 0002 588C     		ldrh	r0, [r3, #34]
  38 0004 80B2     		uxth	r0, r0
 248:flight/uvos/stm32f4xx/uvos_sys.c **** }
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 6


  39              		.loc 1 248 1 view .LVU3
  40 0006 8002     		lsls	r0, r0, #10
  41 0008 7047     		bx	lr
  42              	.L3:
  43 000a 00BF     		.align	2
  44              	.L2:
  45 000c 007AFF1F 		.word	536836608
  46              		.cfi_endproc
  47              	.LFE1373:
  49              		.section	.text.UVOS_SYS_SerialNumberGetBinary,"ax",%progbits
  50              		.align	1
  51              		.global	UVOS_SYS_SerialNumberGetBinary
  52              		.syntax unified
  53              		.thumb
  54              		.thumb_func
  56              	UVOS_SYS_SerialNumberGetBinary:
  57              	.LVL0:
  58              	.LFB1374:
 249:flight/uvos/stm32f4xx/uvos_sys.c **** 
 250:flight/uvos/stm32f4xx/uvos_sys.c **** /**
 251:flight/uvos/stm32f4xx/uvos_sys.c ****  * Returns the serial number as a string
 252:flight/uvos/stm32f4xx/uvos_sys.c ****  * param[out] str pointer to a string which can store at least 32 digits + zero terminator!
 253:flight/uvos/stm32f4xx/uvos_sys.c ****  * (24 digits returned for STM32)
 254:flight/uvos/stm32f4xx/uvos_sys.c ****  * return < 0 if feature not supported
 255:flight/uvos/stm32f4xx/uvos_sys.c ****  */
 256:flight/uvos/stm32f4xx/uvos_sys.c **** int32_t UVOS_SYS_SerialNumberGetBinary( uint8_t * array )
 257:flight/uvos/stm32f4xx/uvos_sys.c **** {
  59              		.loc 1 257 1 is_stmt 1 view -0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63              		@ link register save eliminated.
 258:flight/uvos/stm32f4xx/uvos_sys.c ****   int i;
  64              		.loc 1 258 3 view .LVU5
 259:flight/uvos/stm32f4xx/uvos_sys.c **** 
 260:flight/uvos/stm32f4xx/uvos_sys.c ****   /* Stored in the so called "electronic signature" */
 261:flight/uvos/stm32f4xx/uvos_sys.c ****   for ( i = 0; i < UVOS_SYS_SERIAL_NUM_BINARY_LEN; ++i ) {
  65              		.loc 1 261 3 view .LVU6
  66              		.loc 1 261 11 is_stmt 0 view .LVU7
  67 0000 0023     		movs	r3, #0
  68              		.loc 1 261 3 view .LVU8
  69 0002 03E0     		b	.L5
  70              	.LVL1:
  71              	.L6:
  72              	.LBB22:
 262:flight/uvos/stm32f4xx/uvos_sys.c ****     uint8_t b = MEM8( DEVICE_SIGNATURE_ADDR + i );
  73              		.loc 1 262 5 is_stmt 1 discriminator 3 view .LVU9
  74              		.loc 1 262 17 is_stmt 0 discriminator 3 view .LVU10
  75 0004 034A     		ldr	r2, .L7
  76              		.loc 1 262 13 discriminator 3 view .LVU11
  77 0006 9A5C     		ldrb	r2, [r3, r2]	@ zero_extendqisi2
  78              	.LVL2:
 263:flight/uvos/stm32f4xx/uvos_sys.c **** 
 264:flight/uvos/stm32f4xx/uvos_sys.c ****     array[i] = b;
  79              		.loc 1 264 5 is_stmt 1 discriminator 3 view .LVU12
  80              		.loc 1 264 14 is_stmt 0 discriminator 3 view .LVU13
  81 0008 C254     		strb	r2, [r0, r3]
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 7


  82              	.LBE22:
 261:flight/uvos/stm32f4xx/uvos_sys.c ****     uint8_t b = MEM8( DEVICE_SIGNATURE_ADDR + i );
  83              		.loc 1 261 52 is_stmt 1 discriminator 3 view .LVU14
  84 000a 0133     		adds	r3, r3, #1
  85              	.LVL3:
  86              	.L5:
 261:flight/uvos/stm32f4xx/uvos_sys.c ****     uint8_t b = MEM8( DEVICE_SIGNATURE_ADDR + i );
  87              		.loc 1 261 16 discriminator 1 view .LVU15
 261:flight/uvos/stm32f4xx/uvos_sys.c ****     uint8_t b = MEM8( DEVICE_SIGNATURE_ADDR + i );
  88              		.loc 1 261 3 is_stmt 0 discriminator 1 view .LVU16
  89 000c 0B2B     		cmp	r3, #11
  90 000e F9DD     		ble	.L6
 265:flight/uvos/stm32f4xx/uvos_sys.c ****   }
 266:flight/uvos/stm32f4xx/uvos_sys.c **** 
 267:flight/uvos/stm32f4xx/uvos_sys.c ****   /* No error */
 268:flight/uvos/stm32f4xx/uvos_sys.c ****   return 0;
  91              		.loc 1 268 3 is_stmt 1 view .LVU17
 269:flight/uvos/stm32f4xx/uvos_sys.c **** }
  92              		.loc 1 269 1 is_stmt 0 view .LVU18
  93 0010 0020     		movs	r0, #0
  94              	.LVL4:
  95              		.loc 1 269 1 view .LVU19
  96 0012 7047     		bx	lr
  97              	.L8:
  98              		.align	2
  99              	.L7:
 100 0014 107AFF1F 		.word	536836624
 101              		.cfi_endproc
 102              	.LFE1374:
 104              		.section	.text.UVOS_SYS_SerialNumberGet,"ax",%progbits
 105              		.align	1
 106              		.global	UVOS_SYS_SerialNumberGet
 107              		.syntax unified
 108              		.thumb
 109              		.thumb_func
 111              	UVOS_SYS_SerialNumberGet:
 112              	.LVL5:
 113              	.LFB1375:
 270:flight/uvos/stm32f4xx/uvos_sys.c **** 
 271:flight/uvos/stm32f4xx/uvos_sys.c **** /**
 272:flight/uvos/stm32f4xx/uvos_sys.c ****  * Returns the serial number as a string
 273:flight/uvos/stm32f4xx/uvos_sys.c ****  * param[out] str pointer to a string which can store at least 32 digits + zero terminator!
 274:flight/uvos/stm32f4xx/uvos_sys.c ****  * (24 digits returned for STM32)
 275:flight/uvos/stm32f4xx/uvos_sys.c ****  * return < 0 if feature not supported
 276:flight/uvos/stm32f4xx/uvos_sys.c ****  */
 277:flight/uvos/stm32f4xx/uvos_sys.c **** int32_t UVOS_SYS_SerialNumberGet( char * str )
 278:flight/uvos/stm32f4xx/uvos_sys.c **** {
 114              		.loc 1 278 1 is_stmt 1 view -0
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 0
 117              		@ frame_needed = 0, uses_anonymous_args = 0
 118              		@ link register save eliminated.
 119              		.loc 1 278 1 is_stmt 0 view .LVU21
 120 0000 8446     		mov	ip, r0
 279:flight/uvos/stm32f4xx/uvos_sys.c ****   int i;
 121              		.loc 1 279 3 is_stmt 1 view .LVU22
 280:flight/uvos/stm32f4xx/uvos_sys.c **** 
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 8


 281:flight/uvos/stm32f4xx/uvos_sys.c ****   /* Stored in the so called "electronic signature" */
 282:flight/uvos/stm32f4xx/uvos_sys.c ****   for ( i = 0; i < UVOS_SYS_SERIAL_NUM_ASCII_LEN; ++i ) {
 122              		.loc 1 282 3 view .LVU23
 123              	.LVL6:
 124              		.loc 1 282 11 is_stmt 0 view .LVU24
 125 0002 0022     		movs	r2, #0
 126              		.loc 1 282 3 view .LVU25
 127 0004 08E0     		b	.L10
 128              	.LVL7:
 129              	.L11:
 130              	.LBB23:
 283:flight/uvos/stm32f4xx/uvos_sys.c ****     uint8_t b = MEM8( DEVICE_SIGNATURE_ADDR + ( i / 2 ) );
 284:flight/uvos/stm32f4xx/uvos_sys.c ****     if ( !( i & 1 ) ) {
 285:flight/uvos/stm32f4xx/uvos_sys.c ****       b >>= 4;
 286:flight/uvos/stm32f4xx/uvos_sys.c ****     }
 287:flight/uvos/stm32f4xx/uvos_sys.c ****     b &= 0x0f;
 131              		.loc 1 287 5 is_stmt 1 view .LVU26
 132              		.loc 1 287 7 is_stmt 0 view .LVU27
 133 0006 03F00F03 		and	r3, r3, #15
 134              	.LVL8:
 288:flight/uvos/stm32f4xx/uvos_sys.c **** 
 289:flight/uvos/stm32f4xx/uvos_sys.c ****     str[i] = ( ( b > 9 ) ? ( 'A' - 10 ) : '0' ) + b;
 135              		.loc 1 289 5 is_stmt 1 view .LVU28
 136              		.loc 1 289 49 is_stmt 0 view .LVU29
 137 000a 092B     		cmp	r3, #9
 138 000c 11D9     		bls	.L14
 139 000e 3721     		movs	r1, #55
 140              	.L12:
 141              		.loc 1 289 49 discriminator 4 view .LVU30
 142 0010 0B44     		add	r3, r3, r1
 143              	.LVL9:
 144              		.loc 1 289 12 discriminator 4 view .LVU31
 145 0012 0CF80230 		strb	r3, [ip, r2]
 146              	.LBE23:
 282:flight/uvos/stm32f4xx/uvos_sys.c ****     uint8_t b = MEM8( DEVICE_SIGNATURE_ADDR + ( i / 2 ) );
 147              		.loc 1 282 51 is_stmt 1 discriminator 4 view .LVU32
 148 0016 0132     		adds	r2, r2, #1
 149              	.LVL10:
 150              	.L10:
 282:flight/uvos/stm32f4xx/uvos_sys.c ****     uint8_t b = MEM8( DEVICE_SIGNATURE_ADDR + ( i / 2 ) );
 151              		.loc 1 282 16 discriminator 2 view .LVU33
 282:flight/uvos/stm32f4xx/uvos_sys.c ****     uint8_t b = MEM8( DEVICE_SIGNATURE_ADDR + ( i / 2 ) );
 152              		.loc 1 282 3 is_stmt 0 discriminator 2 view .LVU34
 153 0018 172A     		cmp	r2, #23
 154 001a 0CDC     		bgt	.L15
 155              	.LBB24:
 283:flight/uvos/stm32f4xx/uvos_sys.c ****     uint8_t b = MEM8( DEVICE_SIGNATURE_ADDR + ( i / 2 ) );
 156              		.loc 1 283 5 is_stmt 1 view .LVU35
 283:flight/uvos/stm32f4xx/uvos_sys.c ****     uint8_t b = MEM8( DEVICE_SIGNATURE_ADDR + ( i / 2 ) );
 157              		.loc 1 283 17 is_stmt 0 view .LVU36
 158 001c 02EBD273 		add	r3, r2, r2, lsr #31
 159 0020 5B10     		asrs	r3, r3, #1
 160 0022 0749     		ldr	r1, .L16
 283:flight/uvos/stm32f4xx/uvos_sys.c ****     uint8_t b = MEM8( DEVICE_SIGNATURE_ADDR + ( i / 2 ) );
 161              		.loc 1 283 13 view .LVU37
 162 0024 5B5C     		ldrb	r3, [r3, r1]	@ zero_extendqisi2
 163 0026 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 9


 164              	.LVL11:
 284:flight/uvos/stm32f4xx/uvos_sys.c ****       b >>= 4;
 165              		.loc 1 284 5 is_stmt 1 view .LVU38
 284:flight/uvos/stm32f4xx/uvos_sys.c ****       b >>= 4;
 166              		.loc 1 284 8 is_stmt 0 view .LVU39
 167 0028 12F0010F 		tst	r2, #1
 168 002c EBD1     		bne	.L11
 285:flight/uvos/stm32f4xx/uvos_sys.c ****     }
 169              		.loc 1 285 7 is_stmt 1 view .LVU40
 285:flight/uvos/stm32f4xx/uvos_sys.c ****     }
 170              		.loc 1 285 9 is_stmt 0 view .LVU41
 171 002e 1B09     		lsrs	r3, r3, #4
 172              	.LVL12:
 285:flight/uvos/stm32f4xx/uvos_sys.c ****     }
 173              		.loc 1 285 9 view .LVU42
 174 0030 E9E7     		b	.L11
 175              	.L14:
 176              		.loc 1 289 49 view .LVU43
 177 0032 3021     		movs	r1, #48
 178 0034 ECE7     		b	.L12
 179              	.LVL13:
 180              	.L15:
 181              		.loc 1 289 49 view .LVU44
 182              	.LBE24:
 290:flight/uvos/stm32f4xx/uvos_sys.c ****   }
 291:flight/uvos/stm32f4xx/uvos_sys.c ****   str[i] = '\0';
 183              		.loc 1 291 3 is_stmt 1 view .LVU45
 184              		.loc 1 291 10 is_stmt 0 view .LVU46
 185 0036 0020     		movs	r0, #0
 186              	.LVL14:
 187              		.loc 1 291 10 view .LVU47
 188 0038 0CF80200 		strb	r0, [ip, r2]
 292:flight/uvos/stm32f4xx/uvos_sys.c **** 
 293:flight/uvos/stm32f4xx/uvos_sys.c ****   /* No error */
 294:flight/uvos/stm32f4xx/uvos_sys.c ****   return 0;
 189              		.loc 1 294 3 is_stmt 1 view .LVU48
 295:flight/uvos/stm32f4xx/uvos_sys.c **** }
 190              		.loc 1 295 1 is_stmt 0 view .LVU49
 191 003c 7047     		bx	lr
 192              	.L17:
 193 003e 00BF     		.align	2
 194              	.L16:
 195 0040 107AFF1F 		.word	536836624
 196              		.cfi_endproc
 197              	.LFE1375:
 199              		.section	.text.NVIC_Configuration,"ax",%progbits
 200              		.align	1
 201              		.global	NVIC_Configuration
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 206              	NVIC_Configuration:
 207              	.LFB1376:
 296:flight/uvos/stm32f4xx/uvos_sys.c **** 
 297:flight/uvos/stm32f4xx/uvos_sys.c **** /**
 298:flight/uvos/stm32f4xx/uvos_sys.c ****  * Configures Vector Table base location and SysTick
 299:flight/uvos/stm32f4xx/uvos_sys.c ****  */
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 10


 300:flight/uvos/stm32f4xx/uvos_sys.c **** void NVIC_Configuration( void )
 301:flight/uvos/stm32f4xx/uvos_sys.c **** {
 208              		.loc 1 301 1 is_stmt 1 view -0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		@ link register save eliminated.
 302:flight/uvos/stm32f4xx/uvos_sys.c ****   /* Set the Vector Table base address as specified in .ld file */
 303:flight/uvos/stm32f4xx/uvos_sys.c ****   // extern void *uvos_isr_vector_table_base;
 304:flight/uvos/stm32f4xx/uvos_sys.c **** 
 305:flight/uvos/stm32f4xx/uvos_sys.c ****   // NVIC_SetVectorTable( ( uint32_t )&uvos_isr_vector_table_base, 0x0 );
 306:flight/uvos/stm32f4xx/uvos_sys.c **** 
 307:flight/uvos/stm32f4xx/uvos_sys.c ****   /* 4 bits for Interrupt priorities so no sub priorities */
 308:flight/uvos/stm32f4xx/uvos_sys.c ****   // NVIC_PriorityGroupConfig( NVIC_PriorityGroup_4 );
 309:flight/uvos/stm32f4xx/uvos_sys.c **** 
 310:flight/uvos/stm32f4xx/uvos_sys.c ****   /* 4 bits for Interrupt priorities so no sub priorities */
 311:flight/uvos/stm32f4xx/uvos_sys.c ****   NVIC_SetPriorityGrouping( NVIC_PRIORITYGROUP_4 );
 213              		.loc 1 311 3 view .LVU51
 214              	.LVL15:
 215              	.LBB25:
 216              	.LBI25:
 217              		.file 2 "./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h"
   1:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /*
   8:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  *
  10:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  *
  12:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  *
  16:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  *
  18:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
  24:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
  25:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #endif
  30:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
  31:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
  34:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 11


  36:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #endif
  39:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
  40:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
  41:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
  44:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
  47:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
  50:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
  53:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
  54:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
  55:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
  59:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   @{
  61:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
  62:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
  63:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
  65:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
  71:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
  73:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** */
  76:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #else
  81:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #endif
  84:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #else
  85:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #endif
  87:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
  88:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #else
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 12


  93:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #endif
  96:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #else
  97:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #endif
  99:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 100:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #else
 105:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #endif
 108:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #else
 109:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #endif
 111:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 112:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #else
 117:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #endif
 120:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #else
 121:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #endif
 123:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 124:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #else
 129:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #endif
 132:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #else
 133:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #endif
 135:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 136:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #else
 141:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #endif
 144:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #else
 145:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #endif
 147:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 148:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 13


 150:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #else
 153:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #endif
 156:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #else
 157:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #endif
 159:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 160:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #endif
 161:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 162:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 164:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 165:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** }
 167:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #endif
 168:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 169:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 171:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 173:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 176:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #endif
 179:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 180:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #endif
 186:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 187:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #endif
 191:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 192:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #endif
 196:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 197:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #endif
 201:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 202:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #endif
 206:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #endif
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 14


 207:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 208:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
 210:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 212:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** */
 216:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #else
 219:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #endif
 221:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 224:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 229:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 231:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 232:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 233:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   - Core Register
 237:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
 245:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** */
 248:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 249:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
 250:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   @{
 254:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
 255:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 256:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
 257:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
 259:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** typedef union
 260:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
 261:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   struct
 262:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   {
 263:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 15


 264:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 275:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 279:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 282:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 285:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 288:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 291:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 294:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 295:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
 296:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
 298:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** typedef union
 299:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
 300:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   struct
 301:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   {
 302:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 308:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 312:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 313:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
 314:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
 316:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** typedef union
 317:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
 318:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   struct
 319:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   {
 320:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 16


 321:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 336:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 340:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 343:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 346:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 349:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 352:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 355:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 358:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 361:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 364:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 367:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 368:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
 369:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
 371:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** typedef union
 372:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
 373:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   struct
 374:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   {
 375:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 17


 378:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 383:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 387:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 390:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 393:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 395:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 396:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
 397:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   @{
 401:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
 402:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 403:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
 404:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
 406:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** typedef struct
 407:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
 408:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 423:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 427:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 429:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 430:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
 431:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   @{
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 18


 435:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
 436:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 437:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
 438:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
 440:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** typedef struct
 441:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
 442:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 465:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 469:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 472:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 475:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 478:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 481:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 485:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 488:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 491:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 19


 492:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 494:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 497:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 500:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 503:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 506:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 509:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 512:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 516:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 520:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 523:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 526:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 529:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 532:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 535:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 538:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 542:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 545:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 548:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 20


 549:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 552:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 555:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 558:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 561:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 564:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 567:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 571:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 574:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 577:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 580:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 583:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 586:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 589:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 592:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 595:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 598:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 601:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 604:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 21


 606:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 607:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 610:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 614:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 617:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 620:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 624:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 627:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 630:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 633:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 636:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 639:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 643:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 646:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 649:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 652:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 655:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 658:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 661:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 22


 663:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 665:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 668:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 671:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 674:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 677:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 680:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 684:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 687:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 690:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 694:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 697:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 700:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 703:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 706:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 708:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 709:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
 710:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   @{
 714:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
 715:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 716:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
 717:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
 719:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** typedef struct
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 23


 720:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
 721:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 726:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 730:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 734:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 737:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 740:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 743:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 746:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 748:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 749:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
 750:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   @{
 754:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
 755:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 756:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
 757:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
 759:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** typedef struct
 760:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
 761:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 767:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 771:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 774:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 24


 777:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 780:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 784:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 788:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 792:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 795:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 798:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 800:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 801:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
 802:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   @{
 806:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
 807:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 808:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
 809:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
 811:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** typedef struct
 812:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
 813:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __OM  union
 814:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   {
 815:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 25


 834:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 847:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 851:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 855:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 858:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 861:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 864:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 867:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 870:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 873:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 876:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 879:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 883:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 887:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 26


 891:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 895:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 898:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 901:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 903:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 904:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
 905:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   @{
 909:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
 910:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 911:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
 912:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
 914:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** typedef struct
 915:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
 916:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 941:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 945:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 27


 948:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 951:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 954:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 957:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 960:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 963:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 966:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 969:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 972:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 975:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 978:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 981:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 984:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 987:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 990:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 993:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 996:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1000:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1004:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 28


1005:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1008:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1012:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1016:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1020:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1024:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1027:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1030:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1033:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1036:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1039:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1042:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1045:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1048:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1050:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1051:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1052:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   @{
1056:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1057:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1058:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1059:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1061:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** typedef struct
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 29


1062:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
1063:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1089:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1093:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1097:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1101:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1104:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1107:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1110:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1114:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1117:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 30


1119:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1121:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1125:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1128:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1131:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1134:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1137:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1140:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1143:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1147:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1150:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1154:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1157:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1160:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1163:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1166:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1169:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1172:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 31


1176:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1179:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1183:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1187:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1190:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1193:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1196:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1199:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1202:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1206:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1209:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1211:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1212:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1214:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   @{
1218:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1219:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1220:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1221:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1223:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** typedef struct
1224:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
1225:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 32


1233:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1238:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1240:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1244:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1247:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1250:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1254:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1257:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1260:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1264:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1268:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1271:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1274:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1278:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1281:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1284:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1287:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 33


1290:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1293:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1296:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1299:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1302:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1305:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1308:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1309:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1310:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   @{
1314:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1315:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1316:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1317:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1319:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** typedef struct
1320:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
1321:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1329:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1333:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1336:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1339:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1342:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1345:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 34


1347:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1348:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1351:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1354:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1357:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1361:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1365:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1368:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1371:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1374:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1378:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1381:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1384:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1387:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1390:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1393:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1396:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1399:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1403:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 35


1404:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1406:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1409:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1412:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1414:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1415:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1416:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   @{
1420:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1421:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1422:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1423:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1425:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** typedef struct
1426:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
1427:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1433:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1437:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1440:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1443:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1446:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1449:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1452:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1455:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1458:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 36


1461:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1464:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1467:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1470:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1474:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1477:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1481:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1484:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1487:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1490:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1493:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1496:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1499:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1502:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1505:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1508:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1511:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1514:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1517:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 37


1518:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1519:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1520:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1521:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   @{
1525:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1526:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1527:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1528:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** */
1533:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1535:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1536:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** */
1541:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1543:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1545:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1546:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1547:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   @{
1551:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1552:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1553:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1563:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1572:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 38


1575:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #endif
1576:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1577:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1580:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /*@} */
1581:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1582:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1583:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1584:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1593:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** */
1595:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1596:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1597:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1598:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1600:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   @{
1604:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1605:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1606:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #endif
1610:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #else
1612:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1626:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #endif
1630:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #else
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 39


1632:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1636:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1638:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1639:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1647:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1648:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1649:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1657:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 218              		.loc 2 1657 22 view .LVU52
 219              	.LBB26:
1658:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
1659:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
 220              		.loc 2 1659 3 view .LVU53
1660:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
 221              		.loc 2 1660 3 view .LVU54
1661:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1662:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
 222              		.loc 2 1662 3 view .LVU55
 223              		.loc 2 1662 14 is_stmt 0 view .LVU56
 224 0000 0749     		ldr	r1, .L19
 225 0002 CA68     		ldr	r2, [r1, #12]
 226              	.LVL16:
1663:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 227              		.loc 2 1663 3 is_stmt 1 view .LVU57
 228              		.loc 2 1663 13 is_stmt 0 view .LVU58
 229 0004 22F4E062 		bic	r2, r2, #1792
 230              	.LVL17:
 231              		.loc 2 1663 13 view .LVU59
 232 0008 1204     		lsls	r2, r2, #16
 233 000a 120C     		lsrs	r2, r2, #16
 234              	.LVL18:
1664:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
 235              		.loc 2 1664 3 is_stmt 1 view .LVU60
 236              		.loc 2 1664 14 is_stmt 0 view .LVU61
 237 000c 054B     		ldr	r3, .L19+4
 238 000e 1343     		orrs	r3, r3, r2
 239              	.LVL19:
1665:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 40


1667:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
 240              		.loc 2 1667 3 is_stmt 1 view .LVU62
 241              		.loc 2 1667 14 is_stmt 0 view .LVU63
 242 0010 CB60     		str	r3, [r1, #12]
 243              	.LVL20:
 244              		.loc 2 1667 14 view .LVU64
 245              	.LBE26:
 246              	.LBE25:
 312:flight/uvos/stm32f4xx/uvos_sys.c ****   // NVIC_SetPriorityGrouping( 0 );
 313:flight/uvos/stm32f4xx/uvos_sys.c **** 
 314:flight/uvos/stm32f4xx/uvos_sys.c ****   /* Configure HCLK clock as SysTick clock source. */
 315:flight/uvos/stm32f4xx/uvos_sys.c ****   // SysTick_CLKSourceConfig( SysTick_CLKSource_HCLK );
 316:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_SYSTICK_SetClkSource( LL_SYSTICK_CLKSOURCE_HCLK );
 247              		.loc 1 316 3 is_stmt 1 view .LVU65
 248              	.LBB27:
 249              	.LBI27:
 250              		.file 3 "./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h"
   1:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /**
   2:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   ******************************************************************************
   3:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @file    stm32f4xx_ll_cortex.h
   4:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @author  MCD Application Team
   5:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @brief   Header file of CORTEX LL module.
   6:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   @verbatim
   7:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   ==============================================================================
   8:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****                      ##### How to use this driver #####
   9:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   ==============================================================================
  10:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****     [..]
  11:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****     The LL CORTEX driver contains a set of generic APIs that can be
  12:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****     used by user:
  13:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****       (+) SYSTICK configuration used by LL_mDelay and LL_Init1msTick
  14:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****           functions
  15:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****       (+) Low power mode configuration (SCB register of Cortex-MCU)
  16:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****       (+) MPU API to configure and enable regions
  17:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****           (MPU services provided only on some devices)
  18:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****       (+) API to access to MCU info (CPUID register)
  19:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****       (+) API to enable fault handler (SHCSR accesses)
  20:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
  21:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   @endverbatim
  22:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   ******************************************************************************
  23:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @attention
  24:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   *
  25:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  26:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * All rights reserved.</center></h2>
  27:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   *
  28:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  29:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * the "License"; You may not use this file except in compliance with the
  30:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * License. You may obtain a copy of the License at:
  31:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   *                        opensource.org/licenses/BSD-3-Clause
  32:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   *
  33:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   ******************************************************************************
  34:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
  35:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
  36:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #ifndef __STM32F4xx_LL_CORTEX_H
  38:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define __STM32F4xx_LL_CORTEX_H
  39:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
  40:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #ifdef __cplusplus
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 41


  41:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** extern "C" {
  42:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #endif
  43:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
  44:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /* Includes ------------------------------------------------------------------*/
  45:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #include "stm32f4xx.h"
  46:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
  47:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /** @addtogroup STM32F4xx_LL_Driver
  48:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @{
  49:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
  50:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
  51:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /** @defgroup CORTEX_LL CORTEX
  52:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @{
  53:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
  54:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
  55:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /* Private types -------------------------------------------------------------*/
  56:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /* Private variables ---------------------------------------------------------*/
  57:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
  58:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /* Private constants ---------------------------------------------------------*/
  59:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
  60:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /* Private macros ------------------------------------------------------------*/
  61:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
  62:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /* Exported types ------------------------------------------------------------*/
  63:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /* Exported constants --------------------------------------------------------*/
  64:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_Exported_Constants CORTEX Exported Constants
  65:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @{
  66:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
  67:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
  68:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CLKSOURCE_HCLK SYSTICK Clock Source
  69:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @{
  70:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
  71:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_SYSTICK_CLKSOURCE_HCLK_DIV8     0x00000000U                 /*!< AHB clock divided by 8 
  72:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_SYSTICK_CLKSOURCE_HCLK          SysTick_CTRL_CLKSOURCE_Msk  /*!< AHB clock selected as S
  73:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /**
  74:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @}
  75:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
  76:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
  77:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_FAULT Handler Fault type
  78:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @{
  79:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
  80:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_HANDLER_FAULT_USG               SCB_SHCSR_USGFAULTENA_Msk              /*!< Usage fault 
  81:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_HANDLER_FAULT_BUS               SCB_SHCSR_BUSFAULTENA_Msk              /*!< Bus fault */
  82:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_HANDLER_FAULT_MEM               SCB_SHCSR_MEMFAULTENA_Msk              /*!< Memory manag
  83:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /**
  84:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @}
  85:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
  86:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
  87:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #if __MPU_PRESENT
  88:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
  89:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CTRL_HFNMI_PRIVDEF MPU Control
  90:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @{
  91:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
  92:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_CTRL_HFNMI_PRIVDEF_NONE     0x00000000U                                       /*!< D
  93:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_CTRL_HARDFAULT_NMI          MPU_CTRL_HFNMIENA_Msk                             /*!< E
  94:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_CTRL_PRIVILEGED_DEFAULT     MPU_CTRL_PRIVDEFENA_Msk                           /*!< E
  95:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_CTRL_HFNMI_PRIVDEF          (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) /*!< E
  96:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /**
  97:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @}
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 42


  98:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
  99:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
 100:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION MPU Region Number
 101:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @{
 102:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
 103:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER0              0x00U /*!< REGION Number 0 */
 104:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER1              0x01U /*!< REGION Number 1 */
 105:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER2              0x02U /*!< REGION Number 2 */
 106:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER3              0x03U /*!< REGION Number 3 */
 107:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER4              0x04U /*!< REGION Number 4 */
 108:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER5              0x05U /*!< REGION Number 5 */
 109:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER6              0x06U /*!< REGION Number 6 */
 110:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER7              0x07U /*!< REGION Number 7 */
 111:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /**
 112:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @}
 113:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
 114:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
 115:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION_SIZE MPU Region Size
 116:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @{
 117:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
 118:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32B             (0x04U << MPU_RASR_SIZE_Pos) /*!< 32B Size of the MPU pr
 119:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64B             (0x05U << MPU_RASR_SIZE_Pos) /*!< 64B Size of the MPU pr
 120:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128B            (0x06U << MPU_RASR_SIZE_Pos) /*!< 128B Size of the MPU p
 121:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256B            (0x07U << MPU_RASR_SIZE_Pos) /*!< 256B Size of the MPU p
 122:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512B            (0x08U << MPU_RASR_SIZE_Pos) /*!< 512B Size of the MPU p
 123:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1KB             (0x09U << MPU_RASR_SIZE_Pos) /*!< 1KB Size of the MPU pr
 124:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2KB             (0x0AU << MPU_RASR_SIZE_Pos) /*!< 2KB Size of the MPU pr
 125:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4KB             (0x0BU << MPU_RASR_SIZE_Pos) /*!< 4KB Size of the MPU pr
 126:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_8KB             (0x0CU << MPU_RASR_SIZE_Pos) /*!< 8KB Size of the MPU pr
 127:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_16KB            (0x0DU << MPU_RASR_SIZE_Pos) /*!< 16KB Size of the MPU p
 128:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32KB            (0x0EU << MPU_RASR_SIZE_Pos) /*!< 32KB Size of the MPU p
 129:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64KB            (0x0FU << MPU_RASR_SIZE_Pos) /*!< 64KB Size of the MPU p
 130:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128KB           (0x10U << MPU_RASR_SIZE_Pos) /*!< 128KB Size of the MPU 
 131:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256KB           (0x11U << MPU_RASR_SIZE_Pos) /*!< 256KB Size of the MPU 
 132:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512KB           (0x12U << MPU_RASR_SIZE_Pos) /*!< 512KB Size of the MPU 
 133:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1MB             (0x13U << MPU_RASR_SIZE_Pos) /*!< 1MB Size of the MPU pr
 134:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2MB             (0x14U << MPU_RASR_SIZE_Pos) /*!< 2MB Size of the MPU pr
 135:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4MB             (0x15U << MPU_RASR_SIZE_Pos) /*!< 4MB Size of the MPU pr
 136:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_8MB             (0x16U << MPU_RASR_SIZE_Pos) /*!< 8MB Size of the MPU pr
 137:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_16MB            (0x17U << MPU_RASR_SIZE_Pos) /*!< 16MB Size of the MPU p
 138:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32MB            (0x18U << MPU_RASR_SIZE_Pos) /*!< 32MB Size of the MPU p
 139:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64MB            (0x19U << MPU_RASR_SIZE_Pos) /*!< 64MB Size of the MPU p
 140:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128MB           (0x1AU << MPU_RASR_SIZE_Pos) /*!< 128MB Size of the MPU 
 141:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256MB           (0x1BU << MPU_RASR_SIZE_Pos) /*!< 256MB Size of the MPU 
 142:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512MB           (0x1CU << MPU_RASR_SIZE_Pos) /*!< 512MB Size of the MPU 
 143:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1GB             (0x1DU << MPU_RASR_SIZE_Pos) /*!< 1GB Size of the MPU pr
 144:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2GB             (0x1EU << MPU_RASR_SIZE_Pos) /*!< 2GB Size of the MPU pr
 145:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4GB             (0x1FU << MPU_RASR_SIZE_Pos) /*!< 4GB Size of the MPU pr
 146:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /**
 147:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @}
 148:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
 149:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
 150:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION_PRIVILEDGES MPU Region Privileges
 151:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @{
 152:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
 153:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_NO_ACCESS            (0x00U << MPU_RASR_AP_Pos) /*!< No access*/
 154:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RW              (0x01U << MPU_RASR_AP_Pos) /*!< RW privileged (privilege
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 43


 155:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RW_URO          (0x02U << MPU_RASR_AP_Pos) /*!< RW privileged - RO user 
 156:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_FULL_ACCESS          (0x03U << MPU_RASR_AP_Pos) /*!< RW privileged & user (Fu
 157:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RO              (0x05U << MPU_RASR_AP_Pos) /*!< RO privileged (privilege
 158:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RO_URO          (0x06U << MPU_RASR_AP_Pos) /*!< RO privileged & user (re
 159:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /**
 160:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @}
 161:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
 162:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
 163:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_TEX MPU TEX Level
 164:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @{
 165:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
 166:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL0                  (0x00U << MPU_RASR_TEX_Pos) /*!< b000 for TEX bits */
 167:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL1                  (0x01U << MPU_RASR_TEX_Pos) /*!< b001 for TEX bits */
 168:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL2                  (0x02U << MPU_RASR_TEX_Pos) /*!< b010 for TEX bits */
 169:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL4                  (0x04U << MPU_RASR_TEX_Pos) /*!< b100 for TEX bits */
 170:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /**
 171:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @}
 172:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
 173:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
 174:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_INSTRUCTION_ACCESS MPU Instruction Access
 175:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @{
 176:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
 177:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_INSTRUCTION_ACCESS_ENABLE   0x00U            /*!< Instruction fetches enabled */
 178:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_INSTRUCTION_ACCESS_DISABLE  MPU_RASR_XN_Msk  /*!< Instruction fetches disabled*/
 179:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /**
 180:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @}
 181:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
 182:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
 183:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_SHAREABLE_ACCESS MPU Shareable Access
 184:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @{
 185:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
 186:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_ACCESS_SHAREABLE            MPU_RASR_S_Msk   /*!< Shareable memory attribute */
 187:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_SHAREABLE        0x00U            /*!< Not Shareable memory attribute */
 188:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /**
 189:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @}
 190:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
 191:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
 192:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CACHEABLE_ACCESS MPU Cacheable Access
 193:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @{
 194:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
 195:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_ACCESS_CACHEABLE            MPU_RASR_C_Msk   /*!< Cacheable memory attribute */
 196:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_CACHEABLE        0x00U            /*!< Not Cacheable memory attribute */
 197:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /**
 198:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @}
 199:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
 200:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
 201:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_BUFFERABLE_ACCESS MPU Bufferable Access
 202:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @{
 203:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
 204:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_ACCESS_BUFFERABLE           MPU_RASR_B_Msk   /*!< Bufferable memory attribute */
 205:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_BUFFERABLE       0x00U            /*!< Not Bufferable memory attribute */
 206:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /**
 207:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @}
 208:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
 209:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** #endif /* __MPU_PRESENT */
 210:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /**
 211:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @}
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 44


 212:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
 213:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
 214:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /* Exported macro ------------------------------------------------------------*/
 215:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
 216:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /* Exported functions --------------------------------------------------------*/
 217:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_Exported_Functions CORTEX Exported Functions
 218:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @{
 219:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
 220:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
 221:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EF_SYSTICK SYSTICK
 222:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @{
 223:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
 224:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
 225:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /**
 226:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @brief  This function checks if the Systick counter flag is active or not.
 227:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @note   It can be used in timeout function on application side.
 228:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
 229:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @retval State of bit (1 or 0).
 230:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
 231:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** __STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
 232:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** {
 233:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 234:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** }
 235:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** 
 236:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** /**
 237:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @brief  Configures the SysTick clock source
 238:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @rmtoll STK_CTRL     CLKSOURCE     LL_SYSTICK_SetClkSource
 239:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @param  Source This parameter can be one of the following values:
 240:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
 241:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
 242:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   * @retval None
 243:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   */
 244:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** __STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
 251              		.loc 3 244 22 view .LVU66
 252              	.LBB28:
 245:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h **** {
 246:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 253              		.loc 3 246 3 view .LVU67
 247:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****   {
 248:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h ****     SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 254              		.loc 3 248 5 view .LVU68
 255 0012 4FF0E022 		mov	r2, #-536813568
 256 0016 1369     		ldr	r3, [r2, #16]
 257 0018 43F00403 		orr	r3, r3, #4
 258 001c 1361     		str	r3, [r2, #16]
 259              	.LVL21:
 260              		.loc 3 248 5 is_stmt 0 view .LVU69
 261              	.LBE28:
 262              	.LBE27:
 317:flight/uvos/stm32f4xx/uvos_sys.c **** 
 318:flight/uvos/stm32f4xx/uvos_sys.c **** }
 263              		.loc 1 318 1 view .LVU70
 264 001e 7047     		bx	lr
 265              	.L20:
 266              		.align	2
 267              	.L19:
 268 0020 00ED00E0 		.word	-536810240
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 45


 269 0024 0003FA05 		.word	100270848
 270              		.cfi_endproc
 271              	.LFE1376:
 273              		.section	.text.UVOS_SYS_Init,"ax",%progbits
 274              		.align	1
 275              		.global	UVOS_SYS_Init
 276              		.syntax unified
 277              		.thumb
 278              		.thumb_func
 280              	UVOS_SYS_Init:
 281              	.LFB1372:
  18:flight/uvos/stm32f4xx/uvos_sys.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 282              		.loc 1 18 1 is_stmt 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 48
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286 0000 10B5     		push	{r4, lr}
 287              	.LCFI0:
 288              		.cfi_def_cfa_offset 8
 289              		.cfi_offset 4, -8
 290              		.cfi_offset 14, -4
 291 0002 8CB0     		sub	sp, sp, #48
 292              	.LCFI1:
 293              		.cfi_def_cfa_offset 56
  20:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR );
 294              		.loc 1 20 3 view .LVU72
 295              	.LVL22:
 296              	.LBB47:
 297              	.LBI47:
 298              		.file 4 "./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h"
   1:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
   2:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   ******************************************************************************
   3:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @file    stm32f4xx_ll_bus.h
   4:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @author  MCD Application Team
   5:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
   7:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   @verbatim
   8:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   ==============================================================================
  10:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****     [..]
  11:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  12:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  13:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****       from/to registers.
  14:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  17:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****     [..]
  18:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****       Workarounds:
  19:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  22:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   @endverbatim
  23:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   ******************************************************************************
  24:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @attention
  25:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
  26:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  27:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * All rights reserved.</center></h2>
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 46


  28:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
  29:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  30:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * the "License"; You may not use this file except in compliance with the
  31:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * License. You may obtain a copy of the License at:
  32:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *                        opensource.org/licenses/BSD-3-Clause
  33:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
  34:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   ******************************************************************************
  35:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
  36:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  37:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  38:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #ifndef __STM32F4xx_LL_BUS_H
  39:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define __STM32F4xx_LL_BUS_H
  40:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  41:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #ifdef __cplusplus
  42:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** extern "C" {
  43:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif
  44:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  45:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  46:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #include "stm32f4xx.h"
  47:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  48:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @addtogroup STM32F4xx_LL_Driver
  49:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
  50:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
  51:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  52:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC)
  53:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  54:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  55:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
  56:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
  57:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  58:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  59:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  60:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  61:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  62:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  63:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  64:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  65:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
  66:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
  67:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  68:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  69:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
  70:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
  71:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL             0xFFFFFFFFU
  72:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOA           RCC_AHB1ENR_GPIOAEN
  73:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOB           RCC_AHB1ENR_GPIOBEN
  74:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOC           RCC_AHB1ENR_GPIOCEN
  75:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOD)
  76:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOD           RCC_AHB1ENR_GPIODEN
  77:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOD */
  78:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOE)
  79:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOE           RCC_AHB1ENR_GPIOEEN
  80:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOE */
  81:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOF)
  82:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOF           RCC_AHB1ENR_GPIOFEN
  83:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOF */
  84:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOG)
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 47


  85:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOG           RCC_AHB1ENR_GPIOGEN
  86:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOG */
  87:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOH)
  88:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOH           RCC_AHB1ENR_GPIOHEN
  89:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOH */
  90:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOI)
  91:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOI           RCC_AHB1ENR_GPIOIEN
  92:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOI */
  93:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOJ)
  94:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOJ           RCC_AHB1ENR_GPIOJEN
  95:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOJ */
  96:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOK)
  97:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOK           RCC_AHB1ENR_GPIOKEN
  98:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOK */
  99:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC             RCC_AHB1ENR_CRCEN
 100:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB1ENR_BKPSRAMEN)
 101:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_BKPSRAM         RCC_AHB1ENR_BKPSRAMEN
 102:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB1ENR_BKPSRAMEN */
 103:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB1ENR_CCMDATARAMEN)
 104:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CCMDATARAM      RCC_AHB1ENR_CCMDATARAMEN
 105:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB1ENR_CCMDATARAMEN */
 106:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1            RCC_AHB1ENR_DMA1EN
 107:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2            RCC_AHB1ENR_DMA2EN
 108:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB1ENR_RNGEN)
 109:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_RNG             RCC_AHB1ENR_RNGEN
 110:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB1ENR_RNGEN */
 111:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(DMA2D)
 112:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2D           RCC_AHB1ENR_DMA2DEN
 113:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* DMA2D */
 114:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(ETH)
 115:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ETHMAC          RCC_AHB1ENR_ETHMACEN
 116:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ETHMACTX        RCC_AHB1ENR_ETHMACTXEN
 117:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ETHMACRX        RCC_AHB1ENR_ETHMACRXEN
 118:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ETHMACPTP       RCC_AHB1ENR_ETHMACPTPEN
 119:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* ETH */
 120:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(USB_OTG_HS)
 121:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_OTGHS           RCC_AHB1ENR_OTGHSEN
 122:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_OTGHSULPI       RCC_AHB1ENR_OTGHSULPIEN
 123:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* USB_OTG_HS */
 124:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLITF           RCC_AHB1LPENR_FLITFLPEN
 125:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM1           RCC_AHB1LPENR_SRAM1LPEN
 126:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB1LPENR_SRAM2LPEN)
 127:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM2           RCC_AHB1LPENR_SRAM2LPEN
 128:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB1LPENR_SRAM2LPEN */
 129:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB1LPENR_SRAM3LPEN)
 130:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM3           RCC_AHB1LPENR_SRAM3LPEN
 131:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB1LPENR_SRAM3LPEN */
 132:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 133:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 134:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 135:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 136:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB2_SUPPORT)
 137:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
 138:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 139:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 140:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 141:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(DCMI)
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 48


 142:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DCMI           RCC_AHB2ENR_DCMIEN
 143:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* DCMI */
 144:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(CRYP)
 145:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_CRYP           RCC_AHB2ENR_CRYPEN
 146:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* CRYP */
 147:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(AES)
 148:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_AES            RCC_AHB2ENR_AESEN
 149:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* AES */
 150:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(HASH)
 151:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_HASH           RCC_AHB2ENR_HASHEN
 152:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* HASH */
 153:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB2ENR_RNGEN)
 154:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_RNG            RCC_AHB2ENR_RNGEN
 155:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB2ENR_RNGEN */
 156:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(USB_OTG_FS)
 157:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_OTGFS          RCC_AHB2ENR_OTGFSEN
 158:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* USB_OTG_FS */
 159:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 160:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 161:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 162:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB2_SUPPORT */
 163:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 164:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB3_SUPPORT)
 165:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
 166:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 167:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 168:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            0xFFFFFFFFU
 169:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(FSMC_Bank1)
 170:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FSMC           RCC_AHB3ENR_FSMCEN
 171:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* FSMC_Bank1 */
 172:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(FMC_Bank1)
 173:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FMC            RCC_AHB3ENR_FMCEN
 174:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* FMC_Bank1 */
 175:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(QUADSPI)
 176:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_QSPI           RCC_AHB3ENR_QSPIEN
 177:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* QUADSPI */
 178:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 179:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 180:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 181:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB3_SUPPORT */
 182:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 183:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 184:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 185:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 186:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
 187:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM2)
 188:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR_TIM2EN
 189:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM2 */
 190:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM3)
 191:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR_TIM3EN
 192:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM3 */
 193:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM4)
 194:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR_TIM4EN
 195:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM4 */
 196:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR_TIM5EN
 197:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM6)
 198:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR_TIM6EN
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 49


 199:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM6 */
 200:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM7)
 201:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR_TIM7EN
 202:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM7 */
 203:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM12)
 204:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM12          RCC_APB1ENR_TIM12EN
 205:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM12 */
 206:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM13)
 207:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM13          RCC_APB1ENR_TIM13EN
 208:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM13 */
 209:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM14)
 210:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM14          RCC_APB1ENR_TIM14EN
 211:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM14 */
 212:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(LPTIM1)
 213:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR_LPTIM1EN
 214:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* LPTIM1 */
 215:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_APB1ENR_RTCAPBEN)
 216:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_RTCAPB         RCC_APB1ENR_RTCAPBEN
 217:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_APB1ENR_RTCAPBEN */
 218:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR_WWDGEN
 219:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SPI2)
 220:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR_SPI2EN
 221:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SPI2 */
 222:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SPI3)
 223:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR_SPI3EN
 224:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SPI3 */
 225:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SPDIFRX)
 226:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPDIFRX        RCC_APB1ENR_SPDIFRXEN
 227:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SPDIFRX */
 228:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR_USART2EN
 229:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(USART3)
 230:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR_USART3EN
 231:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* USART3 */
 232:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(UART4)
 233:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR_UART4EN
 234:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* UART4 */
 235:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(UART5)
 236:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR_UART5EN
 237:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* UART5 */
 238:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR_I2C1EN
 239:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR_I2C2EN
 240:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(I2C3)
 241:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR_I2C3EN
 242:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* I2C3 */
 243:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(FMPI2C1)
 244:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_FMPI2C1        RCC_APB1ENR_FMPI2C1EN
 245:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* FMPI2C1 */
 246:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(CAN1)
 247:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN1           RCC_APB1ENR_CAN1EN
 248:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* CAN1 */
 249:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(CAN2)
 250:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN2           RCC_APB1ENR_CAN2EN
 251:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* CAN2 */
 252:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(CAN3)
 253:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN3           RCC_APB1ENR_CAN3EN
 254:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* CAN3 */
 255:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(CEC)
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 50


 256:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CEC            RCC_APB1ENR_CECEN
 257:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* CEC */
 258:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR_PWREN
 259:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(DAC1)
 260:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1           RCC_APB1ENR_DACEN
 261:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* DAC1 */
 262:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(UART7)
 263:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART7          RCC_APB1ENR_UART7EN
 264:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* UART7 */
 265:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(UART8)
 266:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART8          RCC_APB1ENR_UART8EN
 267:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* UART8 */
 268:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 269:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 270:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 271:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 272:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 273:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 274:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 275:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL          0xFFFFFFFFU
 276:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1         RCC_APB2ENR_TIM1EN
 277:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM8)
 278:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM8         RCC_APB2ENR_TIM8EN
 279:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM8 */
 280:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1       RCC_APB2ENR_USART1EN
 281:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(USART6)
 282:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART6       RCC_APB2ENR_USART6EN
 283:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* USART6 */
 284:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(UART9)
 285:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_UART9        RCC_APB2ENR_UART9EN
 286:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* UART9 */
 287:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(UART10)
 288:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_UART10       RCC_APB2ENR_UART10EN
 289:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* UART10 */
 290:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC1         RCC_APB2ENR_ADC1EN
 291:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(ADC2)
 292:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC2         RCC_APB2ENR_ADC2EN
 293:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* ADC2 */
 294:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(ADC3)
 295:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC3         RCC_APB2ENR_ADC3EN
 296:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* ADC3 */
 297:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SDIO)
 298:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SDIO         RCC_APB2ENR_SDIOEN
 299:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SDIO */
 300:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1         RCC_APB2ENR_SPI1EN
 301:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SPI4)
 302:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI4         RCC_APB2ENR_SPI4EN
 303:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SPI4 */
 304:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG       RCC_APB2ENR_SYSCFGEN
 305:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_APB2ENR_EXTITEN)
 306:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_EXTI         RCC_APB2ENR_EXTITEN
 307:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_APB2ENR_EXTITEN */
 308:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM9         RCC_APB2ENR_TIM9EN
 309:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM10)
 310:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM10        RCC_APB2ENR_TIM10EN
 311:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM10 */
 312:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM11        RCC_APB2ENR_TIM11EN
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 51


 313:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SPI5)
 314:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI5         RCC_APB2ENR_SPI5EN
 315:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SPI5 */
 316:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SPI6)
 317:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI6         RCC_APB2ENR_SPI6EN
 318:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SPI6 */
 319:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SAI1)
 320:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI1         RCC_APB2ENR_SAI1EN
 321:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SAI1 */
 322:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SAI2)
 323:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI2         RCC_APB2ENR_SAI2EN
 324:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SAI2 */
 325:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(LTDC)
 326:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_LTDC         RCC_APB2ENR_LTDCEN
 327:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* LTDC */
 328:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(DSI)
 329:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DSI          RCC_APB2ENR_DSIEN
 330:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* DSI */
 331:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(DFSDM1_Channel0)
 332:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DFSDM1       RCC_APB2ENR_DFSDM1EN
 333:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* DFSDM1_Channel0 */
 334:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(DFSDM2_Channel0)
 335:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DFSDM2       RCC_APB2ENR_DFSDM2EN
 336:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* DFSDM2_Channel0 */
 337:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC          RCC_APB2RSTR_ADCRST
 338:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 339:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 340:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 341:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 342:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 343:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 344:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 345:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 346:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 347:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 348:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 349:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 350:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 351:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 352:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 353:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 354:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 355:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 356:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 357:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 358:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB1ENR      GPIOAEN            LL_AHB1_GRP1_EnableClock\n
 359:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOBEN            LL_AHB1_GRP1_EnableClock\n
 360:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOCEN            LL_AHB1_GRP1_EnableClock\n
 361:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIODEN            LL_AHB1_GRP1_EnableClock\n
 362:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOEEN            LL_AHB1_GRP1_EnableClock\n
 363:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOFEN            LL_AHB1_GRP1_EnableClock\n
 364:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOGEN            LL_AHB1_GRP1_EnableClock\n
 365:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOHEN            LL_AHB1_GRP1_EnableClock\n
 366:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOIEN            LL_AHB1_GRP1_EnableClock\n
 367:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOJEN            LL_AHB1_GRP1_EnableClock\n
 368:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOKEN            LL_AHB1_GRP1_EnableClock\n
 369:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      CRCEN              LL_AHB1_GRP1_EnableClock\n
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 52


 370:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      BKPSRAMEN          LL_AHB1_GRP1_EnableClock\n
 371:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      CCMDATARAMEN       LL_AHB1_GRP1_EnableClock\n
 372:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA1EN             LL_AHB1_GRP1_EnableClock\n
 373:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN             LL_AHB1_GRP1_EnableClock\n
 374:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      RNGEN              LL_AHB1_GRP1_EnableClock\n
 375:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA2DEN            LL_AHB1_GRP1_EnableClock\n
 376:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACEN           LL_AHB1_GRP1_EnableClock\n
 377:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACTXEN         LL_AHB1_GRP1_EnableClock\n
 378:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACRXEN         LL_AHB1_GRP1_EnableClock\n
 379:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACPTPEN        LL_AHB1_GRP1_EnableClock\n
 380:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      OTGHSEN            LL_AHB1_GRP1_EnableClock\n
 381:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      OTGHSULPIEN        LL_AHB1_GRP1_EnableClock
 382:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 383:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 384:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 385:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 386:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
 387:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 388:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 389:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 390:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 391:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
 392:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
 393:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
 394:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 395:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM (*)
 396:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CCMDATARAM (*)
 397:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 398:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 399:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 400:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 401:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
 402:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACTX (*)
 403:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACRX (*)
 404:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACPTP (*)
 405:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
 406:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)
 407:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 408:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 409:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 410:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 411:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 412:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 413:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 414:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 415:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 416:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 417:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 418:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 419:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 420:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 421:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 422:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB1ENR      GPIOAEN            LL_AHB1_GRP1_IsEnabledClock\n
 423:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOBEN            LL_AHB1_GRP1_IsEnabledClock\n
 424:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOCEN            LL_AHB1_GRP1_IsEnabledClock\n
 425:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIODEN            LL_AHB1_GRP1_IsEnabledClock\n
 426:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOEEN            LL_AHB1_GRP1_IsEnabledClock\n
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 53


 427:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOFEN            LL_AHB1_GRP1_IsEnabledClock\n
 428:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOGEN            LL_AHB1_GRP1_IsEnabledClock\n
 429:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOHEN            LL_AHB1_GRP1_IsEnabledClock\n
 430:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOIEN            LL_AHB1_GRP1_IsEnabledClock\n
 431:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOJEN            LL_AHB1_GRP1_IsEnabledClock\n
 432:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOKEN            LL_AHB1_GRP1_IsEnabledClock\n
 433:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      CRCEN              LL_AHB1_GRP1_IsEnabledClock\n
 434:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      BKPSRAMEN          LL_AHB1_GRP1_IsEnabledClock\n
 435:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      CCMDATARAMEN       LL_AHB1_GRP1_IsEnabledClock\n
 436:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA1EN             LL_AHB1_GRP1_IsEnabledClock\n
 437:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN             LL_AHB1_GRP1_IsEnabledClock\n
 438:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      RNGEN              LL_AHB1_GRP1_IsEnabledClock\n
 439:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA2DEN            LL_AHB1_GRP1_IsEnabledClock\n
 440:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACEN           LL_AHB1_GRP1_IsEnabledClock\n
 441:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACTXEN         LL_AHB1_GRP1_IsEnabledClock\n
 442:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACRXEN         LL_AHB1_GRP1_IsEnabledClock\n
 443:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACPTPEN        LL_AHB1_GRP1_IsEnabledClock\n
 444:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      OTGHSEN            LL_AHB1_GRP1_IsEnabledClock\n
 445:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      OTGHSULPIEN        LL_AHB1_GRP1_IsEnabledClock
 446:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 447:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 448:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 449:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 450:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
 451:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 452:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 453:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 454:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 455:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
 456:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
 457:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
 458:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 459:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM (*)
 460:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CCMDATARAM (*)
 461:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 462:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 463:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 464:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 465:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
 466:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACTX (*)
 467:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACRX (*)
 468:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACPTP (*)
 469:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
 470:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)
 471:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 472:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 473:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 474:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 475:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 476:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 477:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   return (READ_BIT(RCC->AHB1ENR, Periphs) == Periphs);
 478:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 479:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 480:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 481:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 482:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB1ENR      GPIOAEN            LL_AHB1_GRP1_DisableClock\n
 483:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOBEN            LL_AHB1_GRP1_DisableClock\n
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 54


 484:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOCEN            LL_AHB1_GRP1_DisableClock\n
 485:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIODEN            LL_AHB1_GRP1_DisableClock\n
 486:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOEEN            LL_AHB1_GRP1_DisableClock\n
 487:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOFEN            LL_AHB1_GRP1_DisableClock\n
 488:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOGEN            LL_AHB1_GRP1_DisableClock\n
 489:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOHEN            LL_AHB1_GRP1_DisableClock\n
 490:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOIEN            LL_AHB1_GRP1_DisableClock\n
 491:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOJEN            LL_AHB1_GRP1_DisableClock\n
 492:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOKEN            LL_AHB1_GRP1_DisableClock\n
 493:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      CRCEN              LL_AHB1_GRP1_DisableClock\n
 494:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      BKPSRAMEN          LL_AHB1_GRP1_DisableClock\n
 495:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      CCMDATARAMEN       LL_AHB1_GRP1_DisableClock\n
 496:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA1EN             LL_AHB1_GRP1_DisableClock\n
 497:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN             LL_AHB1_GRP1_DisableClock\n
 498:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      RNGEN              LL_AHB1_GRP1_DisableClock\n
 499:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA2DEN            LL_AHB1_GRP1_DisableClock\n
 500:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACEN           LL_AHB1_GRP1_DisableClock\n
 501:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACTXEN         LL_AHB1_GRP1_DisableClock\n
 502:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACRXEN         LL_AHB1_GRP1_DisableClock\n
 503:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACPTPEN        LL_AHB1_GRP1_DisableClock\n
 504:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      OTGHSEN            LL_AHB1_GRP1_DisableClock\n
 505:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      OTGHSULPIEN        LL_AHB1_GRP1_DisableClock
 506:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 507:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 508:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 509:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 510:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
 511:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 512:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 513:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 514:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 515:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
 516:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
 517:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
 518:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 519:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM (*)
 520:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CCMDATARAM (*)
 521:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 522:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 523:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 524:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 525:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
 526:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACTX (*)
 527:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACRX (*)
 528:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACPTP (*)
 529:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
 530:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)
 531:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 532:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 533:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 534:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 535:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 536:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 537:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1ENR, Periphs);
 538:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 539:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 540:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 55


 541:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 542:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB1RSTR     GPIOARST      LL_AHB1_GRP1_ForceReset\n
 543:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOBRST      LL_AHB1_GRP1_ForceReset\n
 544:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOCRST      LL_AHB1_GRP1_ForceReset\n
 545:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIODRST      LL_AHB1_GRP1_ForceReset\n
 546:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOERST      LL_AHB1_GRP1_ForceReset\n
 547:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOFRST      LL_AHB1_GRP1_ForceReset\n
 548:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOGRST      LL_AHB1_GRP1_ForceReset\n
 549:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOHRST      LL_AHB1_GRP1_ForceReset\n
 550:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOIRST      LL_AHB1_GRP1_ForceReset\n
 551:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOJRST      LL_AHB1_GRP1_ForceReset\n
 552:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOKRST      LL_AHB1_GRP1_ForceReset\n
 553:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ForceReset\n
 554:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ForceReset\n
 555:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ForceReset\n
 556:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     RNGRST        LL_AHB1_GRP1_ForceReset\n
 557:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     DMA2DRST      LL_AHB1_GRP1_ForceReset\n
 558:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     ETHMACRST     LL_AHB1_GRP1_ForceReset\n
 559:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     OTGHSRST      LL_AHB1_GRP1_ForceReset
 560:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 561:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 562:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 563:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 564:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 565:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
 566:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 567:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 568:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 569:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 570:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
 571:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
 572:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
 573:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 574:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 575:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 576:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 577:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 578:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
 579:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
 580:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 581:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 582:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 583:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 584:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 585:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 586:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB1RSTR, Periphs);
 587:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 588:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 589:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 590:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 591:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB1RSTR     GPIOARST      LL_AHB1_GRP1_ReleaseReset\n
 592:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOBRST      LL_AHB1_GRP1_ReleaseReset\n
 593:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOCRST      LL_AHB1_GRP1_ReleaseReset\n
 594:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIODRST      LL_AHB1_GRP1_ReleaseReset\n
 595:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOERST      LL_AHB1_GRP1_ReleaseReset\n
 596:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOFRST      LL_AHB1_GRP1_ReleaseReset\n
 597:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOGRST      LL_AHB1_GRP1_ReleaseReset\n
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 56


 598:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOHRST      LL_AHB1_GRP1_ReleaseReset\n
 599:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOIRST      LL_AHB1_GRP1_ReleaseReset\n
 600:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOJRST      LL_AHB1_GRP1_ReleaseReset\n
 601:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOKRST      LL_AHB1_GRP1_ReleaseReset\n
 602:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ReleaseReset\n
 603:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 604:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 605:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     RNGRST        LL_AHB1_GRP1_ReleaseReset\n
 606:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     DMA2DRST      LL_AHB1_GRP1_ReleaseReset\n
 607:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     ETHMACRST     LL_AHB1_GRP1_ReleaseReset\n
 608:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     OTGHSRST      LL_AHB1_GRP1_ReleaseReset
 609:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 610:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 611:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 612:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 613:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 614:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
 615:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 616:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 617:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 618:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 619:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
 620:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
 621:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
 622:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 623:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 624:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 625:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 626:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 627:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
 628:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
 629:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 630:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 631:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 632:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 633:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 634:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 635:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 636:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 637:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 638:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 639:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable AHB1 peripheral clocks in low-power mode
 640:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB1LPENR    GPIOALPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 641:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOBLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 642:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOCLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 643:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIODLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 644:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOELPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 645:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOFLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 646:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOGLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 647:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOHLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 648:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOILPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 649:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOJLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 650:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOKLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 651:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    CRCLPEN        LL_AHB1_GRP1_EnableClockLowPower\n
 652:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    BKPSRAMLPEN    LL_AHB1_GRP1_EnableClockLowPower\n
 653:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    FLITFLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 654:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    SRAM1LPEN      LL_AHB1_GRP1_EnableClockLowPower\n
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 57


 655:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    SRAM2LPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 656:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    SRAM3LPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 657:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    BKPSRAMLPEN    LL_AHB1_GRP1_EnableClockLowPower\n
 658:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    DMA1LPEN       LL_AHB1_GRP1_EnableClockLowPower\n
 659:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    DMA2LPEN       LL_AHB1_GRP1_EnableClockLowPower\n
 660:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    DMA2DLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 661:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    RNGLPEN        LL_AHB1_GRP1_EnableClockLowPower\n
 662:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACLPEN     LL_AHB1_GRP1_EnableClockLowPower\n
 663:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACTXLPEN   LL_AHB1_GRP1_EnableClockLowPower\n
 664:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACRXLPEN   LL_AHB1_GRP1_EnableClockLowPower\n
 665:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACPTPLPEN  LL_AHB1_GRP1_EnableClockLowPower\n
 666:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    OTGHSLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 667:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    OTGHSULPILPEN  LL_AHB1_GRP1_EnableClockLowPower
 668:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 669:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 670:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 671:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 672:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
 673:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 674:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 675:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 676:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 677:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
 678:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
 679:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
 680:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 681:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM (*)
 682:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLITF
 683:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 684:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM2 (*)
 685:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM3 (*)
 686:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 687:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 688:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 689:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 690:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
 691:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACTX (*)
 692:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACRX (*)
 693:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACPTP (*)
 694:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
 695:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)
 696:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 697:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 698:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 699:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 700:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockLowPower(uint32_t Periphs)
 701:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 702:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 703:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB1LPENR, Periphs);
 704:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 705:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1LPENR, Periphs);
 706:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 707:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 708:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 709:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 710:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable AHB1 peripheral clocks in low-power mode
 711:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB1LPENR    GPIOALPEN      LL_AHB1_GRP1_DisableClockLowPower\n
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 58


 712:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOBLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 713:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOCLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 714:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIODLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 715:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOELPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 716:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOFLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 717:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOGLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 718:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOHLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 719:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOILPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 720:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOJLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 721:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOKLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 722:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    CRCLPEN        LL_AHB1_GRP1_DisableClockLowPower\n
 723:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    BKPSRAMLPEN    LL_AHB1_GRP1_DisableClockLowPower\n
 724:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    FLITFLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 725:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    SRAM1LPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 726:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    SRAM2LPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 727:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    SRAM3LPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 728:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    BKPSRAMLPEN    LL_AHB1_GRP1_DisableClockLowPower\n
 729:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    DMA1LPEN       LL_AHB1_GRP1_DisableClockLowPower\n
 730:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    DMA2LPEN       LL_AHB1_GRP1_DisableClockLowPower\n
 731:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    DMA2DLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 732:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    RNGLPEN        LL_AHB1_GRP1_DisableClockLowPower\n
 733:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACLPEN     LL_AHB1_GRP1_DisableClockLowPower\n
 734:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACTXLPEN   LL_AHB1_GRP1_DisableClockLowPower\n
 735:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACRXLPEN   LL_AHB1_GRP1_DisableClockLowPower\n
 736:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACPTPLPEN  LL_AHB1_GRP1_DisableClockLowPower\n
 737:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    OTGHSLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 738:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    OTGHSULPILPEN  LL_AHB1_GRP1_DisableClockLowPower
 739:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 740:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 741:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 742:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 743:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
 744:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 745:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 746:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 747:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 748:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
 749:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
 750:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
 751:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 752:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM (*)
 753:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLITF
 754:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 755:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM2 (*)
 756:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM3 (*)
 757:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 758:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 759:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 760:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 761:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
 762:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACTX (*)
 763:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACRX (*)
 764:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACPTP (*)
 765:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
 766:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)
 767:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 768:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 59


 769:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 770:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 771:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockLowPower(uint32_t Periphs)
 772:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 773:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1LPENR, Periphs);
 774:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 775:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 776:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 777:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 778:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 779:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 780:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB2_SUPPORT)
 781:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2 AHB2
 782:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 783:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 784:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 785:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 786:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
 787:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB2ENR      DCMIEN       LL_AHB2_GRP1_EnableClock\n
 788:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      CRYPEN       LL_AHB2_GRP1_EnableClock\n
 789:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      AESEN        LL_AHB2_GRP1_EnableClock\n
 790:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      HASHEN       LL_AHB2_GRP1_EnableClock\n
 791:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      RNGEN        LL_AHB2_GRP1_EnableClock\n
 792:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      OTGFSEN      LL_AHB2_GRP1_EnableClock
 793:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 794:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 795:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
 796:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
 797:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 798:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
 799:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 800:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 801:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 802:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 803:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 804:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
 805:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 806:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 807:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 808:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 809:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 810:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 811:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 812:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 813:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 814:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled or not
 815:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB2ENR      DCMIEN       LL_AHB2_GRP1_IsEnabledClock\n
 816:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      CRYPEN       LL_AHB2_GRP1_IsEnabledClock\n
 817:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      AESEN        LL_AHB2_GRP1_IsEnabledClock\n
 818:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      HASHEN       LL_AHB2_GRP1_IsEnabledClock\n
 819:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      RNGEN        LL_AHB2_GRP1_IsEnabledClock\n
 820:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      OTGFSEN      LL_AHB2_GRP1_IsEnabledClock
 821:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 822:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 823:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
 824:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
 825:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 60


 826:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
 827:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 828:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 829:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 830:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 831:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 832:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)
 833:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 834:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   return (READ_BIT(RCC->AHB2ENR, Periphs) == Periphs);
 835:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 836:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 837:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 838:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock.
 839:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB2ENR      DCMIEN       LL_AHB2_GRP1_DisableClock\n
 840:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      CRYPEN       LL_AHB2_GRP1_DisableClock\n
 841:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      AESEN        LL_AHB2_GRP1_DisableClock\n
 842:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      HASHEN       LL_AHB2_GRP1_DisableClock\n
 843:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      RNGEN        LL_AHB2_GRP1_DisableClock\n
 844:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      OTGFSEN      LL_AHB2_GRP1_DisableClock
 845:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 846:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 847:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
 848:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
 849:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 850:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
 851:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 852:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 853:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 854:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 855:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 856:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
 857:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 858:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2ENR, Periphs);
 859:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 860:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 861:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 862:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Force AHB2 peripherals reset.
 863:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB2RSTR     DCMIRST      LL_AHB2_GRP1_ForceReset\n
 864:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     CRYPRST      LL_AHB2_GRP1_ForceReset\n
 865:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     AESRST       LL_AHB2_GRP1_ForceReset\n
 866:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     HASHRST      LL_AHB2_GRP1_ForceReset\n
 867:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     RNGRST       LL_AHB2_GRP1_ForceReset\n
 868:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     OTGFSRST     LL_AHB2_GRP1_ForceReset
 869:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 870:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 871:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 872:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
 873:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
 874:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 875:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
 876:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 877:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 878:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 879:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 880:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 881:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs)
 882:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 61


 883:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB2RSTR, Periphs);
 884:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 885:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 886:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 887:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Release AHB2 peripherals reset.
 888:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB2RSTR     DCMIRST      LL_AHB2_GRP1_ReleaseReset\n
 889:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     CRYPRST      LL_AHB2_GRP1_ReleaseReset\n
 890:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     AESRST       LL_AHB2_GRP1_ReleaseReset\n
 891:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     HASHRST      LL_AHB2_GRP1_ReleaseReset\n
 892:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     RNGRST       LL_AHB2_GRP1_ReleaseReset\n
 893:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     OTGFSRST     LL_AHB2_GRP1_ReleaseReset
 894:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 895:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 896:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 897:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
 898:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
 899:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 900:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
 901:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 902:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 903:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 904:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 905:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 906:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)
 907:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 908:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2RSTR, Periphs);
 909:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 910:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 911:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 912:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable AHB2 peripheral clocks in low-power mode
 913:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB2LPENR    DCMILPEN     LL_AHB2_GRP1_EnableClockLowPower\n
 914:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    CRYPLPEN     LL_AHB2_GRP1_EnableClockLowPower\n
 915:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    AESLPEN      LL_AHB2_GRP1_EnableClockLowPower\n
 916:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    HASHLPEN     LL_AHB2_GRP1_EnableClockLowPower\n
 917:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    RNGLPEN      LL_AHB2_GRP1_EnableClockLowPower\n
 918:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    OTGFSLPEN    LL_AHB2_GRP1_EnableClockLowPower
 919:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 920:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 921:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
 922:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
 923:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 924:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
 925:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 926:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 927:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 928:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 929:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 930:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClockLowPower(uint32_t Periphs)
 931:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 932:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 933:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB2LPENR, Periphs);
 934:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 935:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2LPENR, Periphs);
 936:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 937:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 938:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 939:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 62


 940:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable AHB2 peripheral clocks in low-power mode
 941:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB2LPENR    DCMILPEN     LL_AHB2_GRP1_DisableClockLowPower\n
 942:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    CRYPLPEN     LL_AHB2_GRP1_DisableClockLowPower\n
 943:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    AESLPEN      LL_AHB2_GRP1_DisableClockLowPower\n
 944:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    HASHLPEN     LL_AHB2_GRP1_DisableClockLowPower\n
 945:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    RNGLPEN      LL_AHB2_GRP1_DisableClockLowPower\n
 946:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    OTGFSLPEN    LL_AHB2_GRP1_DisableClockLowPower
 947:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 948:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 949:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
 950:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
 951:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 952:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
 953:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 954:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 955:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 956:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 957:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 958:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClockLowPower(uint32_t Periphs)
 959:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 960:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2LPENR, Periphs);
 961:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 962:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 963:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 964:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 965:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 966:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB2_SUPPORT */
 967:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 968:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB3_SUPPORT)
 969:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB3 AHB3
 970:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 971:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 972:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 973:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 974:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
 975:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_EnableClock\n
 976:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3ENR      FSMCEN        LL_AHB3_GRP1_EnableClock\n
 977:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_EnableClock
 978:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 979:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 980:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
 981:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 982:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 983:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 984:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 985:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 986:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
 987:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 988:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 989:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB3ENR, Periphs);
 990:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 991:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 992:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 993:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 994:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 995:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 996:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled or not
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 63


 997:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_IsEnabledClock\n
 998:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3ENR      FSMCEN        LL_AHB3_GRP1_IsEnabledClock\n
 999:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_IsEnabledClock
1000:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1001:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
1002:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
1003:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
1004:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1005:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1006:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
1007:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1008:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs)
1009:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1010:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   return (READ_BIT(RCC->AHB3ENR, Periphs) == Periphs);
1011:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1012:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1013:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1014:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock.
1015:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_DisableClock\n
1016:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3ENR      FSMCEN        LL_AHB3_GRP1_DisableClock\n
1017:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_DisableClock
1018:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1019:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
1020:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
1021:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
1022:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1023:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1024:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1025:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1026:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs)
1027:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1028:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3ENR, Periphs);
1029:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1030:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1031:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1032:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Force AHB3 peripherals reset.
1033:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB3RSTR     FMCRST        LL_AHB3_GRP1_ForceReset\n
1034:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3RSTR     FSMCRST       LL_AHB3_GRP1_ForceReset\n
1035:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3RSTR     QSPIRST       LL_AHB3_GRP1_ForceReset
1036:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1037:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
1038:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
1039:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
1040:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
1041:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1042:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1043:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1044:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1045:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs)
1046:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1047:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB3RSTR, Periphs);
1048:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1049:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1050:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1051:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Release AHB3 peripherals reset.
1052:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB3RSTR     FMCRST        LL_AHB3_GRP1_ReleaseReset\n
1053:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3RSTR     FSMCRST       LL_AHB3_GRP1_ReleaseReset\n
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 64


1054:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3RSTR     QSPIRST       LL_AHB3_GRP1_ReleaseReset
1055:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1056:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
1057:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
1058:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
1059:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
1060:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1061:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1062:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1063:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1064:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs)
1065:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1066:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3RSTR, Periphs);
1067:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1068:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1069:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1070:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable AHB3 peripheral clocks in low-power mode
1071:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB3LPENR    FMCLPEN       LL_AHB3_GRP1_EnableClockLowPower\n
1072:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3LPENR    FSMCLPEN      LL_AHB3_GRP1_EnableClockLowPower\n
1073:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3LPENR    QSPILPEN      LL_AHB3_GRP1_EnableClockLowPower
1074:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1075:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
1076:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
1077:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
1078:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1079:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1080:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1081:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1082:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClockLowPower(uint32_t Periphs)
1083:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1084:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1085:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB3LPENR, Periphs);
1086:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1087:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3LPENR, Periphs);
1088:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
1089:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1090:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1091:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1092:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable AHB3 peripheral clocks in low-power mode
1093:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB3LPENR    FMCLPEN       LL_AHB3_GRP1_DisableClockLowPower\n
1094:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3LPENR    FSMCLPEN      LL_AHB3_GRP1_DisableClockLowPower\n
1095:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3LPENR    QSPILPEN      LL_AHB3_GRP1_DisableClockLowPower
1096:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1097:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
1098:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
1099:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
1100:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1101:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1102:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1103:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1104:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClockLowPower(uint32_t Periphs)
1105:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1106:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3LPENR, Periphs);
1107:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1108:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1109:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1110:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 65


1111:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
1112:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB3_SUPPORT */
1113:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1114:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
1115:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
1116:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
1117:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1118:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1119:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
1120:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB1ENR     TIM2EN        LL_APB1_GRP1_EnableClock\n
1121:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM3EN        LL_APB1_GRP1_EnableClock\n
1122:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM4EN        LL_APB1_GRP1_EnableClock\n
1123:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM5EN        LL_APB1_GRP1_EnableClock\n
1124:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM6EN        LL_APB1_GRP1_EnableClock\n
1125:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM7EN        LL_APB1_GRP1_EnableClock\n
1126:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM12EN       LL_APB1_GRP1_EnableClock\n
1127:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM13EN       LL_APB1_GRP1_EnableClock\n
1128:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM14EN       LL_APB1_GRP1_EnableClock\n
1129:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     LPTIM1EN      LL_APB1_GRP1_EnableClock\n
1130:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     WWDGEN        LL_APB1_GRP1_EnableClock\n
1131:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPI2EN        LL_APB1_GRP1_EnableClock\n
1132:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPI3EN        LL_APB1_GRP1_EnableClock\n
1133:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPDIFRXEN     LL_APB1_GRP1_EnableClock\n
1134:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     USART2EN      LL_APB1_GRP1_EnableClock\n
1135:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     USART3EN      LL_APB1_GRP1_EnableClock\n
1136:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART4EN       LL_APB1_GRP1_EnableClock\n
1137:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART5EN       LL_APB1_GRP1_EnableClock\n
1138:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C1EN        LL_APB1_GRP1_EnableClock\n
1139:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C2EN        LL_APB1_GRP1_EnableClock\n
1140:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C3EN        LL_APB1_GRP1_EnableClock\n
1141:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     FMPI2C1EN     LL_APB1_GRP1_EnableClock\n
1142:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN1EN        LL_APB1_GRP1_EnableClock\n
1143:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN2EN        LL_APB1_GRP1_EnableClock\n
1144:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN3EN        LL_APB1_GRP1_EnableClock\n
1145:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CECEN         LL_APB1_GRP1_EnableClock\n
1146:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     PWREN         LL_APB1_GRP1_EnableClock\n
1147:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     DACEN         LL_APB1_GRP1_EnableClock\n
1148:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART7EN       LL_APB1_GRP1_EnableClock\n
1149:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART8EN       LL_APB1_GRP1_EnableClock\n
1150:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     RTCAPBEN      LL_APB1_GRP1_EnableClock
1151:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1152:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
1153:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1154:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1155:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
1156:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
1157:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
1158:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
1159:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
1160:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
1161:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
1162:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1163:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1164:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
1165:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
1166:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1167:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 66


1168:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1169:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1170:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1171:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1172:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
1173:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
1174:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
1175:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1176:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
1177:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC  (*)
1178:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1179:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
1180:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
1181:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
1182:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
1183:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1184:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1185:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1186:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1187:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
1188:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1189:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1190:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
1191:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1192:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
1193:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
1194:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1195:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1196:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1197:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
1198:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB1ENR     TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
1199:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM3EN        LL_APB1_GRP1_IsEnabledClock\n
1200:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM4EN        LL_APB1_GRP1_IsEnabledClock\n
1201:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM5EN        LL_APB1_GRP1_IsEnabledClock\n
1202:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM6EN        LL_APB1_GRP1_IsEnabledClock\n
1203:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM7EN        LL_APB1_GRP1_IsEnabledClock\n
1204:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM12EN       LL_APB1_GRP1_IsEnabledClock\n
1205:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM13EN       LL_APB1_GRP1_IsEnabledClock\n
1206:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM14EN       LL_APB1_GRP1_IsEnabledClock\n
1207:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     LPTIM1EN      LL_APB1_GRP1_IsEnabledClock\n
1208:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
1209:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
1210:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPI3EN        LL_APB1_GRP1_IsEnabledClock\n
1211:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPDIFRXEN     LL_APB1_GRP1_IsEnabledClock\n
1212:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     USART2EN      LL_APB1_GRP1_IsEnabledClock\n
1213:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     USART3EN      LL_APB1_GRP1_IsEnabledClock\n
1214:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART4EN       LL_APB1_GRP1_IsEnabledClock\n
1215:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART5EN       LL_APB1_GRP1_IsEnabledClock\n
1216:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
1217:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
1218:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C3EN        LL_APB1_GRP1_IsEnabledClock\n
1219:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     FMPI2C1EN     LL_APB1_GRP1_IsEnabledClock\n
1220:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN1EN        LL_APB1_GRP1_IsEnabledClock\n
1221:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN2EN        LL_APB1_GRP1_IsEnabledClock\n
1222:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN3EN        LL_APB1_GRP1_IsEnabledClock\n
1223:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CECEN         LL_APB1_GRP1_IsEnabledClock\n
1224:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     PWREN         LL_APB1_GRP1_IsEnabledClock\n
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 67


1225:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     DACEN         LL_APB1_GRP1_IsEnabledClock\n
1226:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART7EN       LL_APB1_GRP1_IsEnabledClock\n
1227:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART8EN       LL_APB1_GRP1_IsEnabledClock\n
1228:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     RTCAPBEN      LL_APB1_GRP1_IsEnabledClock
1229:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1230:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
1231:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1232:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1233:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
1234:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
1235:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
1236:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
1237:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
1238:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
1239:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
1240:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1241:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1242:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
1243:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
1244:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1245:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1246:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1247:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1248:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1249:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1250:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
1251:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
1252:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
1253:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1254:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
1255:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
1256:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1257:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
1258:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
1259:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
1260:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
1261:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1262:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1263:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
1264:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1265:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
1266:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1267:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   return (READ_BIT(RCC->APB1ENR, Periphs) == Periphs);
1268:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1269:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1270:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1271:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
1272:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB1ENR     TIM2EN        LL_APB1_GRP1_DisableClock\n
1273:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM3EN        LL_APB1_GRP1_DisableClock\n
1274:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM4EN        LL_APB1_GRP1_DisableClock\n
1275:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM5EN        LL_APB1_GRP1_DisableClock\n
1276:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM6EN        LL_APB1_GRP1_DisableClock\n
1277:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM7EN        LL_APB1_GRP1_DisableClock\n
1278:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM12EN       LL_APB1_GRP1_DisableClock\n
1279:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM13EN       LL_APB1_GRP1_DisableClock\n
1280:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM14EN       LL_APB1_GRP1_DisableClock\n
1281:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     LPTIM1EN      LL_APB1_GRP1_DisableClock\n
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 68


1282:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     WWDGEN        LL_APB1_GRP1_DisableClock\n
1283:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPI2EN        LL_APB1_GRP1_DisableClock\n
1284:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPI3EN        LL_APB1_GRP1_DisableClock\n
1285:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPDIFRXEN     LL_APB1_GRP1_DisableClock\n
1286:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     USART2EN      LL_APB1_GRP1_DisableClock\n
1287:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     USART3EN      LL_APB1_GRP1_DisableClock\n
1288:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART4EN       LL_APB1_GRP1_DisableClock\n
1289:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART5EN       LL_APB1_GRP1_DisableClock\n
1290:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C1EN        LL_APB1_GRP1_DisableClock\n
1291:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C2EN        LL_APB1_GRP1_DisableClock\n
1292:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C3EN        LL_APB1_GRP1_DisableClock\n
1293:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     FMPI2C1EN     LL_APB1_GRP1_DisableClock\n
1294:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN1EN        LL_APB1_GRP1_DisableClock\n
1295:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN2EN        LL_APB1_GRP1_DisableClock\n
1296:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN3EN        LL_APB1_GRP1_DisableClock\n
1297:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CECEN         LL_APB1_GRP1_DisableClock\n
1298:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     PWREN         LL_APB1_GRP1_DisableClock\n
1299:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     DACEN         LL_APB1_GRP1_DisableClock\n
1300:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART7EN       LL_APB1_GRP1_DisableClock\n
1301:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART8EN       LL_APB1_GRP1_DisableClock\n
1302:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     RTCAPBEN      LL_APB1_GRP1_DisableClock
1303:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1304:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
1305:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1306:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1307:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
1308:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
1309:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
1310:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
1311:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
1312:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
1313:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
1314:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1315:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1316:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
1317:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
1318:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1319:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1320:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1321:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1322:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1323:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1324:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
1325:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
1326:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
1327:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1328:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
1329:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
1330:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1331:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
1332:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
1333:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
1334:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
1335:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1336:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1337:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1338:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 69


1339:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
1340:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1341:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR, Periphs);
1342:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1343:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1344:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1345:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
1346:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST        LL_APB1_GRP1_ForceReset\n
1347:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM3RST        LL_APB1_GRP1_ForceReset\n
1348:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM4RST        LL_APB1_GRP1_ForceReset\n
1349:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM5RST        LL_APB1_GRP1_ForceReset\n
1350:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM6RST        LL_APB1_GRP1_ForceReset\n
1351:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM7RST        LL_APB1_GRP1_ForceReset\n
1352:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM12RST       LL_APB1_GRP1_ForceReset\n
1353:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM13RST       LL_APB1_GRP1_ForceReset\n
1354:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM14RST       LL_APB1_GRP1_ForceReset\n
1355:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     LPTIM1RST      LL_APB1_GRP1_ForceReset\n
1356:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     WWDGRST        LL_APB1_GRP1_ForceReset\n
1357:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     SPI2RST        LL_APB1_GRP1_ForceReset\n
1358:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     SPI3RST        LL_APB1_GRP1_ForceReset\n
1359:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     SPDIFRXRST     LL_APB1_GRP1_ForceReset\n
1360:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     USART2RST      LL_APB1_GRP1_ForceReset\n
1361:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     USART3RST      LL_APB1_GRP1_ForceReset\n
1362:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART4RST       LL_APB1_GRP1_ForceReset\n
1363:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART5RST       LL_APB1_GRP1_ForceReset\n
1364:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     I2C1RST        LL_APB1_GRP1_ForceReset\n
1365:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     I2C2RST        LL_APB1_GRP1_ForceReset\n
1366:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     I2C3RST        LL_APB1_GRP1_ForceReset\n
1367:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     FMPI2C1RST     LL_APB1_GRP1_ForceReset\n
1368:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CAN1RST        LL_APB1_GRP1_ForceReset\n
1369:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CAN2RST        LL_APB1_GRP1_ForceReset\n
1370:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CAN3RST        LL_APB1_GRP1_ForceReset\n
1371:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CECRST         LL_APB1_GRP1_ForceReset\n
1372:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     PWRRST         LL_APB1_GRP1_ForceReset\n
1373:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     DACRST         LL_APB1_GRP1_ForceReset\n
1374:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART7RST       LL_APB1_GRP1_ForceReset\n
1375:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART8RST       LL_APB1_GRP1_ForceReset
1376:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1377:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
1378:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1379:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1380:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
1381:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
1382:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
1383:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
1384:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
1385:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
1386:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
1387:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1388:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1389:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
1390:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
1391:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1392:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1393:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1394:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1395:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 70


1396:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1397:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
1398:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
1399:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
1400:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1401:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
1402:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
1403:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1404:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
1405:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
1406:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
1407:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1408:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1409:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1410:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1411:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
1412:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1413:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR, Periphs);
1414:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1415:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1416:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1417:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
1418:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST        LL_APB1_GRP1_ReleaseReset\n
1419:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM3RST        LL_APB1_GRP1_ReleaseReset\n
1420:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM4RST        LL_APB1_GRP1_ReleaseReset\n
1421:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM5RST        LL_APB1_GRP1_ReleaseReset\n
1422:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM6RST        LL_APB1_GRP1_ReleaseReset\n
1423:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM7RST        LL_APB1_GRP1_ReleaseReset\n
1424:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM12RST       LL_APB1_GRP1_ReleaseReset\n
1425:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM13RST       LL_APB1_GRP1_ReleaseReset\n
1426:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM14RST       LL_APB1_GRP1_ReleaseReset\n
1427:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     LPTIM1RST      LL_APB1_GRP1_ReleaseReset\n
1428:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     WWDGRST        LL_APB1_GRP1_ReleaseReset\n
1429:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     SPI2RST        LL_APB1_GRP1_ReleaseReset\n
1430:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     SPI3RST        LL_APB1_GRP1_ReleaseReset\n
1431:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     SPDIFRXRST     LL_APB1_GRP1_ReleaseReset\n
1432:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     USART2RST      LL_APB1_GRP1_ReleaseReset\n
1433:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     USART3RST      LL_APB1_GRP1_ReleaseReset\n
1434:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART4RST       LL_APB1_GRP1_ReleaseReset\n
1435:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART5RST       LL_APB1_GRP1_ReleaseReset\n
1436:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     I2C1RST        LL_APB1_GRP1_ReleaseReset\n
1437:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     I2C2RST        LL_APB1_GRP1_ReleaseReset\n
1438:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     I2C3RST        LL_APB1_GRP1_ReleaseReset\n
1439:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     FMPI2C1RST     LL_APB1_GRP1_ReleaseReset\n
1440:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CAN1RST        LL_APB1_GRP1_ReleaseReset\n
1441:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CAN2RST        LL_APB1_GRP1_ReleaseReset\n
1442:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CAN3RST        LL_APB1_GRP1_ReleaseReset\n
1443:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CECRST         LL_APB1_GRP1_ReleaseReset\n
1444:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     PWRRST         LL_APB1_GRP1_ReleaseReset\n
1445:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     DACRST         LL_APB1_GRP1_ReleaseReset\n
1446:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART7RST       LL_APB1_GRP1_ReleaseReset\n
1447:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART8RST       LL_APB1_GRP1_ReleaseReset
1448:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1449:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
1450:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1451:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1452:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 71


1453:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
1454:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
1455:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
1456:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
1457:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
1458:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
1459:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1460:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1461:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
1462:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
1463:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1464:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1465:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1466:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1467:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1468:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1469:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
1470:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
1471:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
1472:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1473:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
1474:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
1475:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1476:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
1477:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
1478:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
1479:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1480:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1481:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1482:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1483:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
1484:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1485:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR, Periphs);
1486:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1487:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1488:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1489:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable APB1 peripheral clocks in low-power mode
1490:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB1LPENR     TIM2LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1491:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM3LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1492:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM4LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1493:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM5LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1494:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM6LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1495:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM7LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1496:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM12LPEN       LL_APB1_GRP1_EnableClockLowPower\n
1497:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM13LPEN       LL_APB1_GRP1_EnableClockLowPower\n
1498:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM14LPEN       LL_APB1_GRP1_EnableClockLowPower\n
1499:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     LPTIM1LPEN      LL_APB1_GRP1_EnableClockLowPower\n
1500:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     WWDGLPEN        LL_APB1_GRP1_EnableClockLowPower\n
1501:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     SPI2LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1502:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     SPI3LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1503:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     SPDIFRXLPEN     LL_APB1_GRP1_EnableClockLowPower\n
1504:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     USART2LPEN      LL_APB1_GRP1_EnableClockLowPower\n
1505:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     USART3LPEN      LL_APB1_GRP1_EnableClockLowPower\n
1506:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART4LPEN       LL_APB1_GRP1_EnableClockLowPower\n
1507:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART5LPEN       LL_APB1_GRP1_EnableClockLowPower\n
1508:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     I2C1LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1509:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     I2C2LPEN        LL_APB1_GRP1_EnableClockLowPower\n
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 72


1510:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     I2C3LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1511:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     FMPI2C1LPEN     LL_APB1_GRP1_EnableClockLowPower\n
1512:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CAN1LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1513:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CAN2LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1514:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CAN3LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1515:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CECLPEN         LL_APB1_GRP1_EnableClockLowPower\n
1516:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     PWRLPEN         LL_APB1_GRP1_EnableClockLowPower\n
1517:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     DACLPEN         LL_APB1_GRP1_EnableClockLowPower\n
1518:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART7LPEN       LL_APB1_GRP1_EnableClockLowPower\n
1519:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART8LPEN       LL_APB1_GRP1_EnableClockLowPower\n
1520:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     RTCAPBLPEN      LL_APB1_GRP1_EnableClockLowPower
1521:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1522:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
1523:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1524:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1525:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
1526:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
1527:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
1528:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
1529:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
1530:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
1531:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
1532:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1533:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1534:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
1535:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
1536:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1537:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1538:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1539:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1540:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1541:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1542:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
1543:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
1544:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
1545:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1546:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
1547:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
1548:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1549:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
1550:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
1551:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
1552:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
1553:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1554:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1555:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1556:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1557:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClockLowPower(uint32_t Periphs)
1558:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1559:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1560:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->APB1LPENR, Periphs);
1561:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1562:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1LPENR, Periphs);
1563:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
1564:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1565:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1566:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 73


1567:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable APB1 peripheral clocks in low-power mode
1568:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB1LPENR     TIM2LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1569:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM3LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1570:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM4LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1571:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM5LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1572:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM6LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1573:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM7LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1574:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM12LPEN       LL_APB1_GRP1_DisableClockLowPower\n
1575:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM13LPEN       LL_APB1_GRP1_DisableClockLowPower\n
1576:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM14LPEN       LL_APB1_GRP1_DisableClockLowPower\n
1577:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     LPTIM1LPEN      LL_APB1_GRP1_DisableClockLowPower\n
1578:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     WWDGLPEN        LL_APB1_GRP1_DisableClockLowPower\n
1579:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     SPI2LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1580:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     SPI3LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1581:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     SPDIFRXLPEN     LL_APB1_GRP1_DisableClockLowPower\n
1582:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     USART2LPEN      LL_APB1_GRP1_DisableClockLowPower\n
1583:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     USART3LPEN      LL_APB1_GRP1_DisableClockLowPower\n
1584:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART4LPEN       LL_APB1_GRP1_DisableClockLowPower\n
1585:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART5LPEN       LL_APB1_GRP1_DisableClockLowPower\n
1586:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     I2C1LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1587:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     I2C2LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1588:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     I2C3LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1589:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     FMPI2C1LPEN     LL_APB1_GRP1_DisableClockLowPower\n
1590:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CAN1LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1591:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CAN2LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1592:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CAN3LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1593:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CECLPEN         LL_APB1_GRP1_DisableClockLowPower\n
1594:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     PWRLPEN         LL_APB1_GRP1_DisableClockLowPower\n
1595:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     DACLPEN         LL_APB1_GRP1_DisableClockLowPower\n
1596:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART7LPEN       LL_APB1_GRP1_DisableClockLowPower\n
1597:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART8LPEN       LL_APB1_GRP1_DisableClockLowPower\n
1598:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     RTCAPBLPEN      LL_APB1_GRP1_DisableClockLowPower
1599:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1600:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
1601:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1602:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1603:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
1604:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
1605:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
1606:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
1607:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
1608:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
1609:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
1610:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1611:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1612:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
1613:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
1614:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1615:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1616:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1617:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1618:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1619:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1620:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
1621:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
1622:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
1623:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 74


1624:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
1625:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
1626:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1627:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
1628:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
1629:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
1630:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
1631:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1632:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1633:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1634:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1635:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClockLowPower(uint32_t Periphs)
1636:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1637:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1LPENR, Periphs);
1638:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1639:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1640:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1641:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
1642:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
1643:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1644:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB2 APB2
1645:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
1646:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
1647:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1648:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1649:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock.
1650:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB2ENR     TIM1EN        LL_APB2_GRP1_EnableClock\n
1651:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     TIM8EN        LL_APB2_GRP1_EnableClock\n
1652:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     USART1EN      LL_APB2_GRP1_EnableClock\n
1653:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     USART6EN      LL_APB2_GRP1_EnableClock\n
1654:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     UART9EN       LL_APB2_GRP1_EnableClock\n
1655:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     UART10EN      LL_APB2_GRP1_EnableClock\n
1656:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     ADC1EN        LL_APB2_GRP1_EnableClock\n
1657:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     ADC2EN        LL_APB2_GRP1_EnableClock\n
1658:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     ADC3EN        LL_APB2_GRP1_EnableClock\n
1659:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SDIOEN        LL_APB2_GRP1_EnableClock\n
1660:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SPI1EN        LL_APB2_GRP1_EnableClock\n
1661:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SPI4EN        LL_APB2_GRP1_EnableClock\n
1662:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SYSCFGEN      LL_APB2_GRP1_EnableClock\n
1663:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     EXTITEN       LL_APB2_GRP1_EnableClock\n
1664:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     TIM9EN        LL_APB2_GRP1_EnableClock\n
1665:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     TIM10EN       LL_APB2_GRP1_EnableClock\n
1666:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     TIM11EN       LL_APB2_GRP1_EnableClock\n
1667:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SPI5EN        LL_APB2_GRP1_EnableClock\n
1668:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SPI6EN        LL_APB2_GRP1_EnableClock\n
1669:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SAI1EN        LL_APB2_GRP1_EnableClock\n
1670:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SAI2EN        LL_APB2_GRP1_EnableClock\n
1671:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     LTDCEN        LL_APB2_GRP1_EnableClock\n
1672:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     DSIEN         LL_APB2_GRP1_EnableClock\n
1673:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     DFSDM1EN      LL_APB2_GRP1_EnableClock\n
1674:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     DFSDM2EN      LL_APB2_GRP1_EnableClock
1675:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1676:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1677:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*)
1678:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1679:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART6 (*)
1680:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_UART9 (*)
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 75


1681:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_UART10 (*)
1682:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1
1683:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC2 (*)
1684:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC3 (*)
1685:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SDIO (*)
1686:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1687:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4 (*)
1688:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
1689:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_EXTI (*)
1690:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM9
1691:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM10 (*)
1692:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM11
1693:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI5 (*)
1694:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI6 (*)
1695:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
1696:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*)
1697:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_LTDC (*)
1698:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DSI  (*)
1699:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 (*)
1700:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM2 (*)
1701:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1702:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1703:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1704:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1705:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1706:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
 299              		.loc 4 1706 22 view .LVU73
 300              	.LBB48:
1707:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1708:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 301              		.loc 4 1708 3 view .LVU74
1709:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
 302              		.loc 4 1709 3 view .LVU75
 303 0004 404B     		ldr	r3, .L25
 304 0006 5A6C     		ldr	r2, [r3, #68]
 305 0008 42F48042 		orr	r2, r2, #16384
 306 000c 5A64     		str	r2, [r3, #68]
1710:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1711:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 307              		.loc 4 1711 3 view .LVU76
 308              		.loc 4 1711 12 is_stmt 0 view .LVU77
 309 000e 5A6C     		ldr	r2, [r3, #68]
 310 0010 02F48042 		and	r2, r2, #16384
 311              		.loc 4 1711 10 view .LVU78
 312 0014 0592     		str	r2, [sp, #20]
1712:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 313              		.loc 4 1712 3 is_stmt 1 view .LVU79
 314 0016 059A     		ldr	r2, [sp, #20]
 315              	.LVL23:
 316              		.loc 4 1712 3 is_stmt 0 view .LVU80
 317              	.LBE48:
 318              	.LBE47:
  21:flight/uvos/stm32f4xx/uvos_sys.c **** 
 319              		.loc 1 21 3 is_stmt 1 view .LVU81
 320              	.LBB49:
 321              	.LBI49:
1187:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 76


 322              		.loc 4 1187 22 view .LVU82
 323              	.LBB50:
1189:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
 324              		.loc 4 1189 3 view .LVU83
1190:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 325              		.loc 4 1190 3 view .LVU84
 326 0018 1A6C     		ldr	r2, [r3, #64]
 327 001a 42F08052 		orr	r2, r2, #268435456
 328 001e 1A64     		str	r2, [r3, #64]
1192:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 329              		.loc 4 1192 3 view .LVU85
1192:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 330              		.loc 4 1192 12 is_stmt 0 view .LVU86
 331 0020 1B6C     		ldr	r3, [r3, #64]
 332 0022 03F08053 		and	r3, r3, #268435456
1192:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 333              		.loc 4 1192 10 view .LVU87
 334 0026 0493     		str	r3, [sp, #16]
1193:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 335              		.loc 4 1193 3 is_stmt 1 view .LVU88
 336 0028 049B     		ldr	r3, [sp, #16]
 337              	.LVL24:
1193:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 338              		.loc 4 1193 3 is_stmt 0 view .LVU89
 339              	.LBE50:
 340              	.LBE49:
  25:flight/uvos/stm32f4xx/uvos_sys.c **** 
 341              		.loc 1 25 3 is_stmt 1 view .LVU90
 342 002a FFF7FEFF 		bl	NVIC_Configuration
 343              	.LVL25:
  28:flight/uvos/stm32f4xx/uvos_sys.c **** 
 344              		.loc 1 28 3 view .LVU91
 345              	.LBB51:
 346              	.LBI51:
1668:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** }
1669:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1670:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1671:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1672:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1676:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
 347              		.loc 2 1676 26 view .LVU92
 348              	.LBB52:
1677:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
1678:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 349              		.loc 2 1678 3 view .LVU93
 350              		.loc 2 1678 26 is_stmt 0 view .LVU94
 351 002e 374B     		ldr	r3, .L25+4
 352 0030 DA68     		ldr	r2, [r3, #12]
 353              		.loc 2 1678 11 view .LVU95
 354 0032 C2F30222 		ubfx	r2, r2, #8, #3
 355              	.LVL26:
 356              		.loc 2 1678 11 view .LVU96
 357              	.LBE52:
 358              	.LBE51:
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 77


 359              	.LBB53:
 360              	.LBI53:
1679:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** }
1680:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1681:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1682:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1683:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1688:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
1690:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   {
1692:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   }
1694:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** }
1695:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1696:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1697:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1698:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1705:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
1707:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   {
1709:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   }
1711:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   else
1712:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   {
1713:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     return(0U);
1714:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   }
1715:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** }
1716:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1717:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1718:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1719:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1724:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
1726:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   {
1728:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     __DSB();
1730:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     __ISB();
1731:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   }
1732:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** }
1733:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 78


1734:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1735:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1736:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1743:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
1745:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   {
1747:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   }
1749:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   else
1750:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   {
1751:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     return(0U);
1752:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   }
1753:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** }
1754:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1755:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1756:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1757:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1762:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
1764:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   {
1766:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   }
1768:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** }
1769:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1770:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1771:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1772:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1777:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
1779:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   {
1781:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   }
1783:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** }
1784:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1785:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1786:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1787:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1788:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 79


1791:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1793:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1794:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
1796:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   {
1798:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   }
1800:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   else
1801:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   {
1802:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     return(0U);
1803:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   }
1804:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** }
1805:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1806:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1807:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1808:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1812:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1816:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
1818:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   {
1820:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   }
1822:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   else
1823:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   {
1824:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   }
1826:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** }
1827:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1828:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1829:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1830:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1831:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1834:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1836:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1838:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
1840:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1841:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1842:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   {
1843:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1844:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   }
1845:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   else
1846:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   {
1847:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 80


1848:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   }
1849:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** }
1850:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1851:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1852:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** /**
1853:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1854:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1856:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1857:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1858:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****  */
1863:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
 361              		.loc 2 1863 26 is_stmt 1 view .LVU97
 362              	.LBB54:
1864:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
1865:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 363              		.loc 2 1865 3 view .LVU98
1866:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
 364              		.loc 2 1866 3 view .LVU99
1867:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
 365              		.loc 2 1867 3 view .LVU100
1868:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1869:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 366              		.loc 2 1869 3 view .LVU101
 367              		.loc 2 1869 31 is_stmt 0 view .LVU102
 368 0036 C2F10703 		rsb	r3, r2, #7
 369              		.loc 2 1869 23 view .LVU103
 370 003a 042B     		cmp	r3, #4
 371 003c 28BF     		it	cs
 372 003e 0423     		movcs	r3, #4
 373 0040 1946     		mov	r1, r3
 374              	.LVL27:
1870:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 375              		.loc 2 1870 3 is_stmt 1 view .LVU104
 376              		.loc 2 1870 44 is_stmt 0 view .LVU105
 377 0042 131D     		adds	r3, r2, #4
 378              		.loc 2 1870 109 view .LVU106
 379 0044 062B     		cmp	r3, #6
 380 0046 5CD9     		bls	.L23
 381 0048 033A     		subs	r2, r2, #3
 382              	.LVL28:
 383              	.L22:
1871:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
1872:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   return (
 384              		.loc 2 1872 3 is_stmt 1 view .LVU107
1873:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 385              		.loc 2 1873 30 is_stmt 0 view .LVU108
 386 004a 4FF0FF33 		mov	r3, #-1
 387              	.LVL29:
 388              		.loc 2 1873 30 view .LVU109
 389 004e 8B40     		lsls	r3, r3, r1
 390 0050 DB43     		mvns	r3, r3
 391 0052 03F00F03 		and	r3, r3, #15
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 81


 392              		.loc 2 1873 82 view .LVU110
 393 0056 9340     		lsls	r3, r3, r2
 394              	.LVL30:
 395              		.loc 2 1873 82 view .LVU111
 396              	.LBE54:
 397              	.LBE53:
 398              	.LBB56:
 399              	.LBI56:
1816:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** {
 400              		.loc 2 1816 22 is_stmt 1 view .LVU112
 401              	.LBB57:
1818:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   {
 402              		.loc 2 1818 3 view .LVU113
1824:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   }
 403              		.loc 2 1824 5 view .LVU114
1824:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   }
 404              		.loc 2 1824 48 is_stmt 0 view .LVU115
 405 0058 1B01     		lsls	r3, r3, #4
 406              	.LVL31:
1824:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   }
 407              		.loc 2 1824 48 view .LVU116
 408 005a DBB2     		uxtb	r3, r3
1824:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   }
 409              		.loc 2 1824 46 view .LVU117
 410 005c 2B4A     		ldr	r2, .L25+4
 411              	.LVL32:
1824:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   }
 412              		.loc 2 1824 46 view .LVU118
 413 005e 82F82330 		strb	r3, [r2, #35]
 414              	.LVL33:
1824:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h ****   }
 415              		.loc 2 1824 46 view .LVU119
 416              	.LBE57:
 417              	.LBE56:
  31:flight/uvos/stm32f4xx/uvos_sys.c **** 
 418              		.loc 1 31 3 is_stmt 1 view .LVU120
 419 0062 FFF7FEFF 		bl	SystemClock_Config
 420              	.LVL34:
  34:flight/uvos/stm32f4xx/uvos_sys.c **** 
 421              		.loc 1 34 3 view .LVU121
 422 0066 FFF7FEFF 		bl	UVOS_DELAY_Init
 423              	.LVL35:
  46:flight/uvos/stm32f4xx/uvos_sys.c ****     0
 424              		.loc 1 46 3 view .LVU122
 425              	.LBB58:
 426              	.LBI58:
 411:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 427              		.loc 4 411 22 view .LVU123
 428              	.LBB59:
 413:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 429              		.loc 4 413 3 view .LVU124
 414:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 430              		.loc 4 414 3 view .LVU125
 431 006a 274B     		ldr	r3, .L25
 432 006c 1A6B     		ldr	r2, [r3, #48]
 433 006e 42F4C002 		orr	r2, r2, #6291456
 434 0072 42F09F02 		orr	r2, r2, #159
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 82


 435 0076 1A63     		str	r2, [r3, #48]
 416:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 436              		.loc 4 416 3 view .LVU126
 416:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 437              		.loc 4 416 12 is_stmt 0 view .LVU127
 438 0078 196B     		ldr	r1, [r3, #48]
 439 007a 254A     		ldr	r2, .L25+8
 440 007c 0A40     		ands	r2, r2, r1
 416:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 441              		.loc 4 416 10 view .LVU128
 442 007e 0392     		str	r2, [sp, #12]
 417:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 443              		.loc 4 417 3 is_stmt 1 view .LVU129
 444 0080 039A     		ldr	r2, [sp, #12]
 445              	.LVL36:
 417:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 446              		.loc 4 417 3 is_stmt 0 view .LVU130
 447              	.LBE59:
 448              	.LBE58:
  97:flight/uvos/stm32f4xx/uvos_sys.c ****     0
 449              		.loc 1 97 3 is_stmt 1 view .LVU131
 450              	.LBB60:
 451              	.LBI60:
 804:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 452              		.loc 4 804 22 view .LVU132
 453              	.LBB61:
 806:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 454              		.loc 4 806 3 view .LVU133
 807:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 455              		.loc 4 807 3 view .LVU134
 456 0082 5A6B     		ldr	r2, [r3, #52]
 457 0084 5A63     		str	r2, [r3, #52]
 809:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 458              		.loc 4 809 3 view .LVU135
 809:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 459              		.loc 4 809 12 is_stmt 0 view .LVU136
 460 0086 5A6B     		ldr	r2, [r3, #52]
 809:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 461              		.loc 4 809 10 view .LVU137
 462 0088 0022     		movs	r2, #0
 463 008a 0292     		str	r2, [sp, #8]
 810:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 464              		.loc 4 810 3 is_stmt 1 view .LVU138
 465 008c 029A     		ldr	r2, [sp, #8]
 466              	.LVL37:
 810:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 467              		.loc 4 810 3 is_stmt 0 view .LVU139
 468              	.LBE61:
 469              	.LBE60:
 116:flight/uvos/stm32f4xx/uvos_sys.c ****     0
 470              		.loc 1 116 3 is_stmt 1 view .LVU140
 471              	.LBB62:
 472              	.LBI62:
1187:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 473              		.loc 4 1187 22 view .LVU141
 474              	.LBB63:
1189:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 83


 475              		.loc 4 1189 3 view .LVU142
1190:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 476              		.loc 4 1190 3 view .LVU143
 477 008e 196C     		ldr	r1, [r3, #64]
 478 0090 2048     		ldr	r0, .L25+12
 479 0092 0143     		orrs	r1, r1, r0
 480 0094 1964     		str	r1, [r3, #64]
1192:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 481              		.loc 4 1192 3 view .LVU144
1192:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 482              		.loc 4 1192 12 is_stmt 0 view .LVU145
 483 0096 1A6C     		ldr	r2, [r3, #64]
 484 0098 0240     		ands	r2, r2, r0
1192:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 485              		.loc 4 1192 10 view .LVU146
 486 009a 0192     		str	r2, [sp, #4]
1193:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 487              		.loc 4 1193 3 is_stmt 1 view .LVU147
 488 009c 019A     		ldr	r2, [sp, #4]
 489              	.LVL38:
1193:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 490              		.loc 4 1193 3 is_stmt 0 view .LVU148
 491              	.LBE63:
 492              	.LBE62:
 173:flight/uvos/stm32f4xx/uvos_sys.c ****     0
 493              		.loc 1 173 3 is_stmt 1 view .LVU149
 494              	.LBB64:
 495              	.LBI64:
1706:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 496              		.loc 4 1706 22 view .LVU150
 497              	.LBB65:
1708:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
 498              		.loc 4 1708 3 view .LVU151
1709:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 499              		.loc 4 1709 3 view .LVU152
 500 009e 5A6C     		ldr	r2, [r3, #68]
 501 00a0 1D49     		ldr	r1, .L25+16
 502 00a2 0A43     		orrs	r2, r2, r1
 503 00a4 5A64     		str	r2, [r3, #68]
1711:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 504              		.loc 4 1711 3 view .LVU153
1711:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 505              		.loc 4 1711 12 is_stmt 0 view .LVU154
 506 00a6 5B6C     		ldr	r3, [r3, #68]
 507 00a8 0B40     		ands	r3, r3, r1
1711:./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 508              		.loc 4 1711 10 view .LVU155
 509 00aa 0093     		str	r3, [sp]
 510              		.loc 4 1712 3 is_stmt 1 view .LVU156
 511 00ac 009B     		ldr	r3, [sp]
 512              	.LVL39:
 513              		.loc 4 1712 3 is_stmt 0 view .LVU157
 514              	.LBE65:
 515              	.LBE64:
 209:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_GPIO_StructInit( &GPIO_InitStructure );
 516              		.loc 1 209 3 is_stmt 1 view .LVU158
 210:flight/uvos/stm32f4xx/uvos_sys.c ****   GPIO_InitStructure.Pull = LL_GPIO_PULL_UP; // default is un-pulled input
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 84


 517              		.loc 1 210 3 view .LVU159
 518 00ae 06A8     		add	r0, sp, #24
 519 00b0 FFF7FEFF 		bl	LL_GPIO_StructInit
 520              	.LVL40:
 211:flight/uvos/stm32f4xx/uvos_sys.c **** 
 521              		.loc 1 211 3 view .LVU160
 211:flight/uvos/stm32f4xx/uvos_sys.c **** 
 522              		.loc 1 211 27 is_stmt 0 view .LVU161
 523 00b4 0123     		movs	r3, #1
 524 00b6 0A93     		str	r3, [sp, #40]
 213:flight/uvos/stm32f4xx/uvos_sys.c **** #if (UVOS_USB_ENABLED)
 525              		.loc 1 213 3 is_stmt 1 view .LVU162
 213:flight/uvos/stm32f4xx/uvos_sys.c **** #if (UVOS_USB_ENABLED)
 526              		.loc 1 213 27 is_stmt 0 view .LVU163
 527 00b8 4FF6FF74 		movw	r4, #65535
 528 00bc 0694     		str	r4, [sp, #24]
 215:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 529              		.loc 1 215 3 is_stmt 1 view .LVU164
 215:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 530              		.loc 1 215 26 is_stmt 0 view .LVU165
 531 00be 4EF2FF73 		movw	r3, #59391
 532 00c2 0693     		str	r3, [sp, #24]
 217:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_GPIO_Init( GPIOA, &GPIO_InitStructure );
 533              		.loc 1 217 3 is_stmt 1 view .LVU166
 217:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_GPIO_Init( GPIOA, &GPIO_InitStructure );
 534              		.loc 1 217 26 is_stmt 0 view .LVU167
 535 00c4 48F2FF73 		movw	r3, #34815
 536 00c8 0693     		str	r3, [sp, #24]
 218:flight/uvos/stm32f4xx/uvos_sys.c **** 
 537              		.loc 1 218 3 is_stmt 1 view .LVU168
 538 00ca 06A9     		add	r1, sp, #24
 539 00cc 1348     		ldr	r0, .L25+20
 540 00ce FFF7FEFF 		bl	LL_GPIO_Init
 541              	.LVL41:
 220:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_GPIO_Init( GPIOB, &GPIO_InitStructure );
 542              		.loc 1 220 3 view .LVU169
 220:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_GPIO_Init( GPIOB, &GPIO_InitStructure );
 543              		.loc 1 220 27 is_stmt 0 view .LVU170
 544 00d2 0694     		str	r4, [sp, #24]
 221:flight/uvos/stm32f4xx/uvos_sys.c **** 
 545              		.loc 1 221 3 is_stmt 1 view .LVU171
 546 00d4 06A9     		add	r1, sp, #24
 547 00d6 1248     		ldr	r0, .L25+24
 548 00d8 FFF7FEFF 		bl	LL_GPIO_Init
 549              	.LVL42:
 223:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_GPIO_Init( GPIOC, &GPIO_InitStructure );
 550              		.loc 1 223 3 view .LVU172
 223:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_GPIO_Init( GPIOC, &GPIO_InitStructure );
 551              		.loc 1 223 27 is_stmt 0 view .LVU173
 552 00dc 0694     		str	r4, [sp, #24]
 224:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_GPIO_Init( GPIOD, &GPIO_InitStructure );
 553              		.loc 1 224 3 is_stmt 1 view .LVU174
 554 00de 06A9     		add	r1, sp, #24
 555 00e0 1048     		ldr	r0, .L25+28
 556 00e2 FFF7FEFF 		bl	LL_GPIO_Init
 557              	.LVL43:
 225:flight/uvos/stm32f4xx/uvos_sys.c ****   LL_GPIO_Init( GPIOE, &GPIO_InitStructure );
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 85


 558              		.loc 1 225 3 view .LVU175
 559 00e6 06A9     		add	r1, sp, #24
 560 00e8 0F48     		ldr	r0, .L25+32
 561 00ea FFF7FEFF 		bl	LL_GPIO_Init
 562              	.LVL44:
 226:flight/uvos/stm32f4xx/uvos_sys.c **** #if defined(GPIOF)
 563              		.loc 1 226 3 view .LVU176
 564 00ee 06A9     		add	r1, sp, #24
 565 00f0 0E48     		ldr	r0, .L25+36
 566 00f2 FFF7FEFF 		bl	LL_GPIO_Init
 567              	.LVL45:
 234:flight/uvos/stm32f4xx/uvos_sys.c **** #endif
 568              		.loc 1 234 3 view .LVU177
 569 00f6 06A9     		add	r1, sp, #24
 570 00f8 0D48     		ldr	r0, .L25+40
 571 00fa FFF7FEFF 		bl	LL_GPIO_Init
 572              	.LVL46:
 240:flight/uvos/stm32f4xx/uvos_sys.c **** 
 573              		.loc 1 240 1 is_stmt 0 view .LVU178
 574 00fe 0CB0     		add	sp, sp, #48
 575              	.LCFI2:
 576              		.cfi_remember_state
 577              		.cfi_def_cfa_offset 8
 578              		@ sp needed
 579 0100 10BD     		pop	{r4, pc}
 580              	.LVL47:
 581              	.L23:
 582              	.LCFI3:
 583              		.cfi_restore_state
 584              	.LBB66:
 585              	.LBB55:
1870:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 586              		.loc 2 1870 109 view .LVU179
 587 0102 0022     		movs	r2, #0
 588              	.LVL48:
1870:./flight/uvos/stm32f4xx/libraries/CMSIS/Include/core_cm4.h **** 
 589              		.loc 2 1870 109 view .LVU180
 590 0104 A1E7     		b	.L22
 591              	.L26:
 592 0106 00BF     		.align	2
 593              	.L25:
 594 0108 00380240 		.word	1073887232
 595 010c 00ED00E0 		.word	-536810240
 596 0110 9F006000 		.word	6291615
 597 0114 0FC8E210 		.word	283297807
 598 0118 31590700 		.word	481585
 599 011c 00000240 		.word	1073872896
 600 0120 00040240 		.word	1073873920
 601 0124 00080240 		.word	1073874944
 602 0128 000C0240 		.word	1073875968
 603 012c 00100240 		.word	1073876992
 604 0130 001C0240 		.word	1073880064
 605              	.LBE55:
 606              	.LBE66:
 607              		.cfi_endproc
 608              	.LFE1372:
 610              		.text
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 86


 611              	.Letext0:
 612              		.file 5 "c:\\program files (x86)\\gnu arm embedded toolchain\\10.3-2021.10\\arm-none-eabi\\include
 613              		.file 6 "c:\\program files (x86)\\gnu arm embedded toolchain\\10.3-2021.10\\arm-none-eabi\\include
 614              		.file 7 "./flight/uvos/stm32f4xx/libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 615              		.file 8 "./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h"
 616              		.file 9 "./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h"
 617              		.file 10 "./flight/uvos/stm32f4xx/libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h"
 618              		.file 11 "./flight/targets/nucleo_f411re/uvos_board.h"
 619              		.file 12 "./flight/uvos/inc/uvos_delay.h"
ARM GAS  C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s 			page 87


DEFINED SYMBOLS
                            *ABS*:00000000 uvos_sys.c
C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s:20     .text.UVOS_SYS_getCPUFlashSize:00000000 $t
C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s:26     .text.UVOS_SYS_getCPUFlashSize:00000000 UVOS_SYS_getCPUFlashSize
C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s:45     .text.UVOS_SYS_getCPUFlashSize:0000000c $d
C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s:50     .text.UVOS_SYS_SerialNumberGetBinary:00000000 $t
C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s:56     .text.UVOS_SYS_SerialNumberGetBinary:00000000 UVOS_SYS_SerialNumberGetBinary
C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s:100    .text.UVOS_SYS_SerialNumberGetBinary:00000014 $d
C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s:105    .text.UVOS_SYS_SerialNumberGet:00000000 $t
C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s:111    .text.UVOS_SYS_SerialNumberGet:00000000 UVOS_SYS_SerialNumberGet
C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s:195    .text.UVOS_SYS_SerialNumberGet:00000040 $d
C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s:200    .text.NVIC_Configuration:00000000 $t
C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s:206    .text.NVIC_Configuration:00000000 NVIC_Configuration
C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s:268    .text.NVIC_Configuration:00000020 $d
C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s:274    .text.UVOS_SYS_Init:00000000 $t
C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s:280    .text.UVOS_SYS_Init:00000000 UVOS_SYS_Init
C:\Users\geoma\AppData\Local\Temp\ccPxSSoL.s:594    .text.UVOS_SYS_Init:00000108 $d

UNDEFINED SYMBOLS
SystemClock_Config
UVOS_DELAY_Init
LL_GPIO_StructInit
LL_GPIO_Init
