
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-urand-183.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000002 cycles: 3729855 heartbeat IPC: 2.68107 cumulative IPC: 2.68107 (Simulation time: 0 hr 0 min 36 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 7459590 heartbeat IPC: 2.68116 cumulative IPC: 2.68111 (Simulation time: 0 hr 1 min 12 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 11189204 heartbeat IPC: 2.68124 cumulative IPC: 2.68116 (Simulation time: 0 hr 1 min 48 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 14918780 heartbeat IPC: 2.68127 cumulative IPC: 2.68118 (Simulation time: 0 hr 2 min 24 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 14918780 (Simulation time: 0 hr 2 min 24 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 367636741 heartbeat IPC: 0.0283513 cumulative IPC: 0.0283513 (Simulation time: 0 hr 19 min 18 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 717948591 heartbeat IPC: 0.028546 cumulative IPC: 0.0284483 (Simulation time: 0 hr 36 min 5 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 1070311358 heartbeat IPC: 0.0283798 cumulative IPC: 0.0284254 (Simulation time: 0 hr 52 min 53 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 1420934660 heartbeat IPC: 0.0285206 cumulative IPC: 0.0284492 (Simulation time: 1 hr 9 min 37 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 1769935911 heartbeat IPC: 0.0286532 cumulative IPC: 0.0284897 (Simulation time: 1 hr 26 min 20 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 2122586616 heartbeat IPC: 0.0283567 cumulative IPC: 0.0284675 (Simulation time: 1 hr 43 min 13 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 2470128406 heartbeat IPC: 0.0287735 cumulative IPC: 0.0285108 (Simulation time: 1 hr 59 min 56 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 2826435271 heartbeat IPC: 0.0280657 cumulative IPC: 0.0284544 (Simulation time: 2 hr 17 min 3 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 3179331203 heartbeat IPC: 0.028337 cumulative IPC: 0.0284413 (Simulation time: 2 hr 34 min 3 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 3534662638 heartbeat IPC: 0.0281427 cumulative IPC: 0.0284112 (Simulation time: 2 hr 51 min 6 sec) 
Finished CPU 0 instructions: 100000000 cycles: 3519743858 cumulative IPC: 0.0284112 (Simulation time: 2 hr 51 min 6 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.0284112 instructions: 100000000 cycles: 3519743858
cpu0_DTLB TOTAL     ACCESS:   37110909  HIT:   19555313  MISS:   17555596
cpu0_DTLB LOAD      ACCESS:   36055107  HIT:   18649047  MISS:   17406060
cpu0_DTLB RFO       ACCESS:    1055802  HIT:     906266  MISS:     149536
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 16.0656 cycles
cpu0_DTLB MSHR FULL EVENTS: 2640 MSHR MERGE EVENTS: 56306
cpu0_ITLB TOTAL     ACCESS:    5873144  HIT:    5873144  MISS:          0
cpu0_ITLB LOAD      ACCESS:    5873144  HIT:    5873144  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   17555596  HIT:     440982  MISS:   17114614
cpu0_STLB LOAD      ACCESS:   17406060  HIT:     292344  MISS:   17113716
cpu0_STLB RFO       ACCESS:     149536  HIT:     148638  MISS:        898
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 8.24271 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   52619524  HIT:   34082914  MISS:   18536610
cpu0_L1D LOAD      ACCESS:   34425080  HIT:   15946637  MISS:   18478443
cpu0_L1D RFO       ACCESS:    1079977  HIT:    1046129  MISS:      33848
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:   17114467  HIT:   17090148  MISS:      24319
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 194.907 cycles
cpu0_L1D MSHR FULL EVENTS: 4391 MSHR MERGE EVENTS: 339187
cpu0_L2C TOTAL     ACCESS:   18604277  HIT:     120908  MISS:   18483369
cpu0_L2C LOAD      ACCESS:   18478443  HIT:      30196  MISS:   18448247
cpu0_L2C RFO       ACCESS:      33848  HIT:         61  MISS:      33787
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      67667  HIT:      67667  MISS:          0
cpu0_L2C TRANSLATION ACCESS:      24319  HIT:      22984  MISS:       1335
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 185.436 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   18551031  HIT:     100060  MISS:   18450950
LLC LOAD      ACCESS:   18448248  HIT:      31765  MISS:   18416483
LLC RFO       ACCESS:      33787  HIT:         63  MISS:      33724
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      67661  HIT:      67640  MISS:         21
LLC TRANSLATION ACCESS:       1335  HIT:        592  MISS:        743
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 165.725 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1378  ROW_BUFFER_MISS:   18449529
 DBUS AVG_CONGESTED_CYCLE:    3.51275
 WQ ROW_BUFFER_HIT:      29125  ROW_BUFFER_MISS:      38493  FULL:          0

Summary: DRAM events
Added_to_RQ : 18450907
Added_to_WQ : 67664
Merged_WQ_READ : 42
 DBUS congested total cycle: 4800244
 DBUS delay total cycle: 165692995763

CPU 0 Branch Prediction Accuracy: 94.1173% MPKI: 10.8114 Average ROB Occupancy at Mispredict: 348.992
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 10.8114
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

