Classic Timing Analyzer report for DDS
Tue Aug 05 09:54:56 2014
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'pll1:inst8|altpll:altpll_component|_clk2'
  8. Clock Hold: 'pll1:inst8|altpll:altpll_component|_clk2'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------+-----------+----------------------------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+
; Type                                                    ; Slack     ; Required Time                    ; Actual Time                                    ; From                                                                                                          ; To                                                                                                           ; From Clock                               ; To Clock                                 ; Failed Paths ;
+---------------------------------------------------------+-----------+----------------------------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+
; Worst-case tsu                                          ; N/A       ; None                             ; 6.066 ns                                       ; AD[8]                                                                                                         ; LATCH_ADDR:inst|CS1                                                                                          ; --                                       ; NADV                                     ; 0            ;
; Worst-case tco                                          ; N/A       ; None                             ; 13.580 ns                                      ; LATCH_DATA:inst21|DATA[0]_102                                                                                 ; AD[1]                                                                                                        ; NWE                                      ; --                                       ; 0            ;
; Worst-case tpd                                          ; N/A       ; None                             ; 9.444 ns                                       ; NADV                                                                                                          ; AD[1]                                                                                                        ; --                                       ; --                                       ; 0            ;
; Worst-case th                                           ; N/A       ; None                             ; 3.400 ns                                       ; NOE                                                                                                           ; LATCH_DATA:inst21|DATA[0]_102                                                                                ; --                                       ; NWE                                      ; 0            ;
; Clock Setup: 'pll1:inst8|altpll:altpll_component|_clk2' ; 20.998 ns ; 40.00 MHz ( period = 25.000 ns ) ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0            ;
; Clock Hold: 'pll1:inst8|altpll:altpll_component|_clk2'  ; 2.943 ns  ; 40.00 MHz ( period = 25.000 ns ) ; N/A                                            ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0            ;
; Total number of failed paths                            ;           ;                                  ;                                                ;                                                                                                               ;                                                                                                              ;                                          ;                                          ; 0            ;
+---------------------------------------------------------+-----------+----------------------------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                          ;
+------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+----------+--------------+
; Clock Node Name                          ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset   ; Phase offset ;
+------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+----------+--------------+
; pll1:inst8|altpll:altpll_component|_clk2 ;                    ; PLL output ; 40.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK25M   ; 8                     ; 5                   ; 4.007 ns ;              ;
; CLK25M                                   ;                    ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A      ;              ;
; NADV                                     ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A      ;              ;
; NOE                                      ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A      ;              ;
; NWE                                      ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A      ;              ;
+------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+----------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pll1:inst8|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                                                                          ; To                                                                                                           ; From Clock                               ; To Clock                                 ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 20.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.637 ns                 ; 3.639 ns                ;
; 21.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.675 ns                 ; 2.931 ns                ;
; 21.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a6~porta_memory_reg0 ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.675 ns                 ; 2.931 ns                ;
; 21.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a5~porta_memory_reg0 ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.675 ns                 ; 2.931 ns                ;
; 21.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a4~porta_memory_reg0 ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.675 ns                 ; 2.931 ns                ;
; 21.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a3~porta_memory_reg0 ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.675 ns                 ; 2.931 ns                ;
; 21.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a2~porta_memory_reg0 ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.675 ns                 ; 2.931 ns                ;
; 21.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a1~porta_memory_reg0 ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.675 ns                 ; 2.931 ns                ;
; 21.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_memory_reg0 ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 25.000 ns                   ; 24.675 ns                 ; 2.931 ns                ;
+-----------+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'pll1:inst8|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                                                                          ; To                                                                                                           ; From Clock                               ; To Clock                                 ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+----------------------------+----------------------------+--------------------------+
; 2.943 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.012 ns                  ; 2.931 ns                 ;
; 2.943 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a6~porta_memory_reg0 ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.012 ns                  ; 2.931 ns                 ;
; 2.943 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a5~porta_memory_reg0 ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.012 ns                  ; 2.931 ns                 ;
; 2.943 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a4~porta_memory_reg0 ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.012 ns                  ; 2.931 ns                 ;
; 2.943 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a3~porta_memory_reg0 ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.012 ns                  ; 2.931 ns                 ;
; 2.943 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a2~porta_memory_reg0 ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.012 ns                  ; 2.931 ns                 ;
; 2.943 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a1~porta_memory_reg0 ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.012 ns                  ; 2.931 ns                 ;
; 2.943 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_memory_reg0 ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.012 ns                  ; 2.931 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                         ; pll1:inst8|altpll:altpll_component|_clk2 ; pll1:inst8|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
+---------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                             ;
+-------+--------------+------------+--------+---------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                                                                      ; To Clock ;
+-------+--------------+------------+--------+---------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.066 ns   ; AD[8]  ; LATCH_ADDR:inst|CS1                                                                                     ; NADV     ;
; N/A   ; None         ; 6.049 ns   ; AD[10] ; LATCH_ADDR:inst|CS1                                                                                     ; NADV     ;
; N/A   ; None         ; 5.689 ns   ; AD[9]  ; LATCH_ADDR:inst|CS1                                                                                     ; NADV     ;
; N/A   ; None         ; 5.549 ns   ; AD[11] ; LATCH_ADDR:inst|CS1                                                                                     ; NADV     ;
; N/A   ; None         ; 5.496 ns   ; A16    ; LATCH_ADDR:inst|CS1                                                                                     ; NADV     ;
; N/A   ; None         ; 5.207 ns   ; AD[12] ; LATCH_ADDR:inst|CS1                                                                                     ; NADV     ;
; N/A   ; None         ; 5.143 ns   ; AD[15] ; LATCH_ADDR:inst|CS1                                                                                     ; NADV     ;
; N/A   ; None         ; 5.075 ns   ; A16    ; LATCH_ADDR:inst|nCS                                                                                     ; NADV     ;
; N/A   ; None         ; 5.068 ns   ; AD[5]  ; LATCH_ADDR:inst|ADDR[5]                                                                                 ; NADV     ;
; N/A   ; None         ; 4.926 ns   ; AD[7]  ; LATCH_ADDR:inst|ADDR[7]                                                                                 ; NADV     ;
; N/A   ; None         ; 4.895 ns   ; AD[6]  ; LATCH_ADDR:inst|ADDR[6]                                                                                 ; NADV     ;
; N/A   ; None         ; 4.894 ns   ; AD[4]  ; LATCH_ADDR:inst|ADDR[4]                                                                                 ; NADV     ;
; N/A   ; None         ; 4.887 ns   ; AD[1]  ; LATCH_ADDR:inst|ADDR[1]                                                                                 ; NADV     ;
; N/A   ; None         ; 4.865 ns   ; AD[14] ; LATCH_ADDR:inst|CS1                                                                                     ; NADV     ;
; N/A   ; None         ; 4.749 ns   ; AD[13] ; LATCH_ADDR:inst|CS1                                                                                     ; NADV     ;
; N/A   ; None         ; 4.625 ns   ; AD[3]  ; LATCH_ADDR:inst|ADDR[3]                                                                                 ; NADV     ;
; N/A   ; None         ; 4.618 ns   ; AD[2]  ; LATCH_ADDR:inst|ADDR[2]                                                                                 ; NADV     ;
; N/A   ; None         ; 4.587 ns   ; AD[0]  ; LATCH_ADDR:inst|ADDR[0]                                                                                 ; NADV     ;
; N/A   ; None         ; 2.695 ns   ; AD[7]  ; LATCH_DATA:inst21|DATA[7]$latch                                                                         ; NADV     ;
; N/A   ; None         ; 2.572 ns   ; AD[7]  ; LATCH_DATA:inst21|DATA[7]$latch                                                                         ; NOE      ;
; N/A   ; None         ; 2.511 ns   ; NWE    ; LATCH_ADDR:inst|CS1                                                                                     ; NADV     ;
; N/A   ; None         ; 2.487 ns   ; NWE    ; LATCH_ADDR:inst|ADDR[0]                                                                                 ; NADV     ;
; N/A   ; None         ; 2.487 ns   ; NWE    ; LATCH_ADDR:inst|ADDR[1]                                                                                 ; NADV     ;
; N/A   ; None         ; 2.487 ns   ; NWE    ; LATCH_ADDR:inst|ADDR[2]                                                                                 ; NADV     ;
; N/A   ; None         ; 2.487 ns   ; NWE    ; LATCH_ADDR:inst|ADDR[3]                                                                                 ; NADV     ;
; N/A   ; None         ; 2.487 ns   ; NWE    ; LATCH_ADDR:inst|ADDR[4]                                                                                 ; NADV     ;
; N/A   ; None         ; 2.487 ns   ; NWE    ; LATCH_ADDR:inst|ADDR[5]                                                                                 ; NADV     ;
; N/A   ; None         ; 2.487 ns   ; NWE    ; LATCH_ADDR:inst|ADDR[6]                                                                                 ; NADV     ;
; N/A   ; None         ; 2.487 ns   ; NWE    ; LATCH_ADDR:inst|nCS                                                                                     ; NADV     ;
; N/A   ; None         ; 2.425 ns   ; NOE    ; LATCH_ADDR:inst|CS1                                                                                     ; NADV     ;
; N/A   ; None         ; 2.401 ns   ; NOE    ; LATCH_ADDR:inst|ADDR[0]                                                                                 ; NADV     ;
; N/A   ; None         ; 2.401 ns   ; NOE    ; LATCH_ADDR:inst|ADDR[1]                                                                                 ; NADV     ;
; N/A   ; None         ; 2.401 ns   ; NOE    ; LATCH_ADDR:inst|ADDR[2]                                                                                 ; NADV     ;
; N/A   ; None         ; 2.401 ns   ; NOE    ; LATCH_ADDR:inst|ADDR[3]                                                                                 ; NADV     ;
; N/A   ; None         ; 2.401 ns   ; NOE    ; LATCH_ADDR:inst|ADDR[4]                                                                                 ; NADV     ;
; N/A   ; None         ; 2.401 ns   ; NOE    ; LATCH_ADDR:inst|ADDR[5]                                                                                 ; NADV     ;
; N/A   ; None         ; 2.401 ns   ; NOE    ; LATCH_ADDR:inst|ADDR[6]                                                                                 ; NADV     ;
; N/A   ; None         ; 2.401 ns   ; NOE    ; LATCH_ADDR:inst|nCS                                                                                     ; NADV     ;
; N/A   ; None         ; 2.327 ns   ; AD[7]  ; LATCH_DATA:inst21|DATA[7]$latch                                                                         ; NWE      ;
; N/A   ; None         ; 2.215 ns   ; AD[6]  ; LATCH_DATA:inst21|DATA[6]$latch                                                                         ; NADV     ;
; N/A   ; None         ; 2.189 ns   ; AD[4]  ; LATCH_DATA:inst21|DATA[4]$latch                                                                         ; NADV     ;
; N/A   ; None         ; 2.092 ns   ; AD[6]  ; LATCH_DATA:inst21|DATA[6]$latch                                                                         ; NOE      ;
; N/A   ; None         ; 2.066 ns   ; AD[4]  ; LATCH_DATA:inst21|DATA[4]$latch                                                                         ; NOE      ;
; N/A   ; None         ; 2.065 ns   ; AD[3]  ; LATCH_DATA:inst21|DATA[3]$latch                                                                         ; NADV     ;
; N/A   ; None         ; 2.002 ns   ; AD[5]  ; LATCH_DATA:inst21|DATA[5]$latch                                                                         ; NADV     ;
; N/A   ; None         ; 1.952 ns   ; AD[2]  ; LATCH_DATA:inst21|DATA[2]$latch                                                                         ; NADV     ;
; N/A   ; None         ; 1.942 ns   ; AD[3]  ; LATCH_DATA:inst21|DATA[3]$latch                                                                         ; NOE      ;
; N/A   ; None         ; 1.879 ns   ; AD[5]  ; LATCH_DATA:inst21|DATA[5]$latch                                                                         ; NOE      ;
; N/A   ; None         ; 1.847 ns   ; AD[6]  ; LATCH_DATA:inst21|DATA[6]$latch                                                                         ; NWE      ;
; N/A   ; None         ; 1.829 ns   ; AD[2]  ; LATCH_DATA:inst21|DATA[2]$latch                                                                         ; NOE      ;
; N/A   ; None         ; 1.821 ns   ; AD[4]  ; LATCH_DATA:inst21|DATA[4]$latch                                                                         ; NWE      ;
; N/A   ; None         ; 1.817 ns   ; AD[11] ; LATCH_DATA:inst21|DATA[11]$latch                                                                        ; NADV     ;
; N/A   ; None         ; 1.762 ns   ; AD[1]  ; LATCH_DATA:inst21|DATA[1]$latch                                                                         ; NADV     ;
; N/A   ; None         ; 1.697 ns   ; AD[3]  ; LATCH_DATA:inst21|DATA[3]$latch                                                                         ; NWE      ;
; N/A   ; None         ; 1.694 ns   ; AD[11] ; LATCH_DATA:inst21|DATA[11]$latch                                                                        ; NOE      ;
; N/A   ; None         ; 1.639 ns   ; AD[1]  ; LATCH_DATA:inst21|DATA[1]$latch                                                                         ; NOE      ;
; N/A   ; None         ; 1.634 ns   ; AD[5]  ; LATCH_DATA:inst21|DATA[5]$latch                                                                         ; NWE      ;
; N/A   ; None         ; 1.584 ns   ; AD[10] ; LATCH_DATA:inst21|DATA[10]$latch                                                                        ; NADV     ;
; N/A   ; None         ; 1.584 ns   ; AD[2]  ; LATCH_DATA:inst21|DATA[2]$latch                                                                         ; NWE      ;
; N/A   ; None         ; 1.547 ns   ; AD[8]  ; LATCH_DATA:inst21|DATA[8]$latch                                                                         ; NADV     ;
; N/A   ; None         ; 1.529 ns   ; AD[9]  ; LATCH_DATA:inst21|DATA[9]$latch                                                                         ; NADV     ;
; N/A   ; None         ; 1.524 ns   ; AD[0]  ; LATCH_DATA:inst21|DATA[0]$latch                                                                         ; NADV     ;
; N/A   ; None         ; 1.480 ns   ; AD[13] ; LATCH_DATA:inst21|DATA[13]$latch                                                                        ; NADV     ;
; N/A   ; None         ; 1.461 ns   ; AD[10] ; LATCH_DATA:inst21|DATA[10]$latch                                                                        ; NOE      ;
; N/A   ; None         ; 1.449 ns   ; AD[11] ; LATCH_DATA:inst21|DATA[11]$latch                                                                        ; NWE      ;
; N/A   ; None         ; 1.436 ns   ; NWE    ; LATCH_ADDR:inst|ADDR[7]                                                                                 ; NADV     ;
; N/A   ; None         ; 1.424 ns   ; AD[8]  ; LATCH_DATA:inst21|DATA[8]$latch                                                                         ; NOE      ;
; N/A   ; None         ; 1.406 ns   ; AD[9]  ; LATCH_DATA:inst21|DATA[9]$latch                                                                         ; NOE      ;
; N/A   ; None         ; 1.401 ns   ; AD[0]  ; LATCH_DATA:inst21|DATA[0]$latch                                                                         ; NOE      ;
; N/A   ; None         ; 1.394 ns   ; AD[1]  ; LATCH_DATA:inst21|DATA[1]$latch                                                                         ; NWE      ;
; N/A   ; None         ; 1.357 ns   ; AD[13] ; LATCH_DATA:inst21|DATA[13]$latch                                                                        ; NOE      ;
; N/A   ; None         ; 1.350 ns   ; NOE    ; LATCH_ADDR:inst|ADDR[7]                                                                                 ; NADV     ;
; N/A   ; None         ; 1.233 ns   ; AD[12] ; LATCH_DATA:inst21|DATA[12]$latch                                                                        ; NADV     ;
; N/A   ; None         ; 1.216 ns   ; AD[10] ; LATCH_DATA:inst21|DATA[10]$latch                                                                        ; NWE      ;
; N/A   ; None         ; 1.179 ns   ; AD[8]  ; LATCH_DATA:inst21|DATA[8]$latch                                                                         ; NWE      ;
; N/A   ; None         ; 1.175 ns   ; AD[14] ; LATCH_DATA:inst21|DATA[14]$latch                                                                        ; NADV     ;
; N/A   ; None         ; 1.164 ns   ; AD[15] ; LATCH_DATA:inst21|DATA[15]$latch                                                                        ; NADV     ;
; N/A   ; None         ; 1.161 ns   ; AD[9]  ; LATCH_DATA:inst21|DATA[9]$latch                                                                         ; NWE      ;
; N/A   ; None         ; 1.156 ns   ; AD[0]  ; LATCH_DATA:inst21|DATA[0]$latch                                                                         ; NWE      ;
; N/A   ; None         ; 1.112 ns   ; AD[13] ; LATCH_DATA:inst21|DATA[13]$latch                                                                        ; NWE      ;
; N/A   ; None         ; 1.110 ns   ; AD[12] ; LATCH_DATA:inst21|DATA[12]$latch                                                                        ; NOE      ;
; N/A   ; None         ; 1.052 ns   ; AD[14] ; LATCH_DATA:inst21|DATA[14]$latch                                                                        ; NOE      ;
; N/A   ; None         ; 1.041 ns   ; AD[15] ; LATCH_DATA:inst21|DATA[15]$latch                                                                        ; NOE      ;
; N/A   ; None         ; 0.865 ns   ; AD[12] ; LATCH_DATA:inst21|DATA[12]$latch                                                                        ; NWE      ;
; N/A   ; None         ; 0.807 ns   ; AD[14] ; LATCH_DATA:inst21|DATA[14]$latch                                                                        ; NWE      ;
; N/A   ; None         ; 0.796 ns   ; AD[15] ; LATCH_DATA:inst21|DATA[15]$latch                                                                        ; NWE      ;
; N/A   ; None         ; -1.208 ns  ; NWE    ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_we_reg ; CLK25M   ;
; N/A   ; None         ; -1.572 ns  ; NADV   ; LATCH_DATA:inst21|DATA[0]_102                                                                           ; NADV     ;
; N/A   ; None         ; -1.695 ns  ; NADV   ; LATCH_DATA:inst21|DATA[0]_102                                                                           ; NOE      ;
; N/A   ; None         ; -1.887 ns  ; NWE    ; LATCH_DATA:inst21|DATA[0]_102                                                                           ; NADV     ;
; N/A   ; None         ; -1.940 ns  ; NADV   ; LATCH_DATA:inst21|DATA[0]_102                                                                           ; NWE      ;
; N/A   ; None         ; -2.010 ns  ; NWE    ; LATCH_DATA:inst21|DATA[0]_102                                                                           ; NOE      ;
; N/A   ; None         ; -2.026 ns  ; NOE    ; LATCH_DATA:inst21|DATA[0]_102                                                                           ; NADV     ;
; N/A   ; None         ; -2.149 ns  ; NOE    ; LATCH_DATA:inst21|DATA[0]_102                                                                           ; NOE      ;
; N/A   ; None         ; -2.255 ns  ; NWE    ; LATCH_DATA:inst21|DATA[0]_102                                                                           ; NWE      ;
; N/A   ; None         ; -2.394 ns  ; NOE    ; LATCH_DATA:inst21|DATA[0]_102                                                                           ; NWE      ;
+-------+--------------+------------+--------+---------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                             ;
+-------+--------------+------------+--------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                 ; To      ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 13.580 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[1]   ; NWE        ;
; N/A   ; None         ; 13.570 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[3]   ; NWE        ;
; N/A   ; None         ; 13.570 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[2]   ; NWE        ;
; N/A   ; None         ; 13.353 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[6]   ; NWE        ;
; N/A   ; None         ; 13.353 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[5]   ; NWE        ;
; N/A   ; None         ; 13.342 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[4]   ; NWE        ;
; N/A   ; None         ; 13.335 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[1]   ; NOE        ;
; N/A   ; None         ; 13.325 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[3]   ; NOE        ;
; N/A   ; None         ; 13.325 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[2]   ; NOE        ;
; N/A   ; None         ; 13.279 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[0]   ; NWE        ;
; N/A   ; None         ; 13.212 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[1]   ; NADV       ;
; N/A   ; None         ; 13.202 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[3]   ; NADV       ;
; N/A   ; None         ; 13.202 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[2]   ; NADV       ;
; N/A   ; None         ; 13.108 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[6]   ; NOE        ;
; N/A   ; None         ; 13.108 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[5]   ; NOE        ;
; N/A   ; None         ; 13.097 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[4]   ; NOE        ;
; N/A   ; None         ; 13.034 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[0]   ; NOE        ;
; N/A   ; None         ; 13.006 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[9]   ; NWE        ;
; N/A   ; None         ; 13.006 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[8]   ; NWE        ;
; N/A   ; None         ; 13.006 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[7]   ; NWE        ;
; N/A   ; None         ; 12.991 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[10]  ; NWE        ;
; N/A   ; None         ; 12.985 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[6]   ; NADV       ;
; N/A   ; None         ; 12.985 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[5]   ; NADV       ;
; N/A   ; None         ; 12.981 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[11]  ; NWE        ;
; N/A   ; None         ; 12.974 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[4]   ; NADV       ;
; N/A   ; None         ; 12.911 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[0]   ; NADV       ;
; N/A   ; None         ; 12.761 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[9]   ; NOE        ;
; N/A   ; None         ; 12.761 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[8]   ; NOE        ;
; N/A   ; None         ; 12.761 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[7]   ; NOE        ;
; N/A   ; None         ; 12.746 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[10]  ; NOE        ;
; N/A   ; None         ; 12.736 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[11]  ; NOE        ;
; N/A   ; None         ; 12.713 ns  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7] ; DACD[7] ; CLK25M     ;
; N/A   ; None         ; 12.659 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[13]  ; NWE        ;
; N/A   ; None         ; 12.659 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[12]  ; NWE        ;
; N/A   ; None         ; 12.638 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[9]   ; NADV       ;
; N/A   ; None         ; 12.638 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[8]   ; NADV       ;
; N/A   ; None         ; 12.638 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[7]   ; NADV       ;
; N/A   ; None         ; 12.630 ns  ; LATCH_DATA:inst21|DATA[6]$latch                                                      ; AD[6]   ; NWE        ;
; N/A   ; None         ; 12.626 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[14]  ; NWE        ;
; N/A   ; None         ; 12.623 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[10]  ; NADV       ;
; N/A   ; None         ; 12.613 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[11]  ; NADV       ;
; N/A   ; None         ; 12.606 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[15]  ; NWE        ;
; N/A   ; None         ; 12.596 ns  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6] ; DACD[6] ; CLK25M     ;
; N/A   ; None         ; 12.508 ns  ; LATCH_DATA:inst21|DATA[3]$latch                                                      ; AD[3]   ; NWE        ;
; N/A   ; None         ; 12.507 ns  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4] ; DACD[4] ; CLK25M     ;
; N/A   ; None         ; 12.435 ns  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2] ; DACD[2] ; CLK25M     ;
; N/A   ; None         ; 12.414 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[13]  ; NOE        ;
; N/A   ; None         ; 12.414 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[12]  ; NOE        ;
; N/A   ; None         ; 12.399 ns  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3] ; DACD[3] ; CLK25M     ;
; N/A   ; None         ; 12.385 ns  ; LATCH_DATA:inst21|DATA[6]$latch                                                      ; AD[6]   ; NOE        ;
; N/A   ; None         ; 12.382 ns  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1] ; DACD[1] ; CLK25M     ;
; N/A   ; None         ; 12.381 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[14]  ; NOE        ;
; N/A   ; None         ; 12.362 ns  ; LATCH_DATA:inst21|DATA[2]$latch                                                      ; AD[2]   ; NWE        ;
; N/A   ; None         ; 12.361 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[15]  ; NOE        ;
; N/A   ; None         ; 12.299 ns  ; LATCH_DATA:inst21|DATA[5]$latch                                                      ; AD[5]   ; NWE        ;
; N/A   ; None         ; 12.291 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[13]  ; NADV       ;
; N/A   ; None         ; 12.291 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[12]  ; NADV       ;
; N/A   ; None         ; 12.274 ns  ; LATCH_DATA:inst21|DATA[4]$latch                                                      ; AD[4]   ; NWE        ;
; N/A   ; None         ; 12.263 ns  ; LATCH_DATA:inst21|DATA[7]$latch                                                      ; AD[7]   ; NWE        ;
; N/A   ; None         ; 12.263 ns  ; LATCH_DATA:inst21|DATA[3]$latch                                                      ; AD[3]   ; NOE        ;
; N/A   ; None         ; 12.262 ns  ; LATCH_DATA:inst21|DATA[6]$latch                                                      ; AD[6]   ; NADV       ;
; N/A   ; None         ; 12.258 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[14]  ; NADV       ;
; N/A   ; None         ; 12.239 ns  ; LATCH_DATA:inst21|DATA[1]$latch                                                      ; AD[1]   ; NWE        ;
; N/A   ; None         ; 12.238 ns  ; LATCH_DATA:inst21|DATA[0]_102                                                        ; AD[15]  ; NADV       ;
; N/A   ; None         ; 12.140 ns  ; LATCH_DATA:inst21|DATA[3]$latch                                                      ; AD[3]   ; NADV       ;
; N/A   ; None         ; 12.117 ns  ; LATCH_DATA:inst21|DATA[2]$latch                                                      ; AD[2]   ; NOE        ;
; N/A   ; None         ; 12.101 ns  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0] ; DACD[0] ; CLK25M     ;
; N/A   ; None         ; 12.054 ns  ; LATCH_DATA:inst21|DATA[5]$latch                                                      ; AD[5]   ; NOE        ;
; N/A   ; None         ; 12.029 ns  ; LATCH_DATA:inst21|DATA[4]$latch                                                      ; AD[4]   ; NOE        ;
; N/A   ; None         ; 12.018 ns  ; LATCH_DATA:inst21|DATA[7]$latch                                                      ; AD[7]   ; NOE        ;
; N/A   ; None         ; 11.994 ns  ; LATCH_DATA:inst21|DATA[2]$latch                                                      ; AD[2]   ; NADV       ;
; N/A   ; None         ; 11.994 ns  ; LATCH_DATA:inst21|DATA[1]$latch                                                      ; AD[1]   ; NOE        ;
; N/A   ; None         ; 11.931 ns  ; LATCH_DATA:inst21|DATA[5]$latch                                                      ; AD[5]   ; NADV       ;
; N/A   ; None         ; 11.929 ns  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5] ; DACD[5] ; CLK25M     ;
; N/A   ; None         ; 11.906 ns  ; LATCH_DATA:inst21|DATA[4]$latch                                                      ; AD[4]   ; NADV       ;
; N/A   ; None         ; 11.895 ns  ; LATCH_DATA:inst21|DATA[7]$latch                                                      ; AD[7]   ; NADV       ;
; N/A   ; None         ; 11.880 ns  ; LATCH_DATA:inst21|DATA[14]$latch                                                     ; AD[14]  ; NWE        ;
; N/A   ; None         ; 11.874 ns  ; LATCH_DATA:inst21|DATA[9]$latch                                                      ; AD[9]   ; NWE        ;
; N/A   ; None         ; 11.871 ns  ; LATCH_DATA:inst21|DATA[8]$latch                                                      ; AD[8]   ; NWE        ;
; N/A   ; None         ; 11.871 ns  ; LATCH_DATA:inst21|DATA[1]$latch                                                      ; AD[1]   ; NADV       ;
; N/A   ; None         ; 11.869 ns  ; LATCH_DATA:inst21|DATA[10]$latch                                                     ; AD[10]  ; NWE        ;
; N/A   ; None         ; 11.866 ns  ; LATCH_DATA:inst21|DATA[15]$latch                                                     ; AD[15]  ; NWE        ;
; N/A   ; None         ; 11.859 ns  ; LATCH_DATA:inst21|DATA[11]$latch                                                     ; AD[11]  ; NWE        ;
; N/A   ; None         ; 11.809 ns  ; LATCH_DATA:inst21|DATA[0]$latch                                                      ; AD[0]   ; NWE        ;
; N/A   ; None         ; 11.635 ns  ; LATCH_DATA:inst21|DATA[14]$latch                                                     ; AD[14]  ; NOE        ;
; N/A   ; None         ; 11.629 ns  ; LATCH_DATA:inst21|DATA[9]$latch                                                      ; AD[9]   ; NOE        ;
; N/A   ; None         ; 11.626 ns  ; LATCH_DATA:inst21|DATA[8]$latch                                                      ; AD[8]   ; NOE        ;
; N/A   ; None         ; 11.624 ns  ; LATCH_DATA:inst21|DATA[10]$latch                                                     ; AD[10]  ; NOE        ;
; N/A   ; None         ; 11.621 ns  ; LATCH_DATA:inst21|DATA[15]$latch                                                     ; AD[15]  ; NOE        ;
; N/A   ; None         ; 11.614 ns  ; LATCH_DATA:inst21|DATA[11]$latch                                                     ; AD[11]  ; NOE        ;
; N/A   ; None         ; 11.564 ns  ; LATCH_DATA:inst21|DATA[0]$latch                                                      ; AD[0]   ; NOE        ;
; N/A   ; None         ; 11.519 ns  ; LATCH_DATA:inst21|DATA[13]$latch                                                     ; AD[13]  ; NWE        ;
; N/A   ; None         ; 11.517 ns  ; LATCH_DATA:inst21|DATA[12]$latch                                                     ; AD[12]  ; NWE        ;
; N/A   ; None         ; 11.512 ns  ; LATCH_DATA:inst21|DATA[14]$latch                                                     ; AD[14]  ; NADV       ;
; N/A   ; None         ; 11.506 ns  ; LATCH_DATA:inst21|DATA[9]$latch                                                      ; AD[9]   ; NADV       ;
; N/A   ; None         ; 11.503 ns  ; LATCH_DATA:inst21|DATA[8]$latch                                                      ; AD[8]   ; NADV       ;
; N/A   ; None         ; 11.501 ns  ; LATCH_DATA:inst21|DATA[10]$latch                                                     ; AD[10]  ; NADV       ;
; N/A   ; None         ; 11.498 ns  ; LATCH_DATA:inst21|DATA[15]$latch                                                     ; AD[15]  ; NADV       ;
; N/A   ; None         ; 11.491 ns  ; LATCH_DATA:inst21|DATA[11]$latch                                                     ; AD[11]  ; NADV       ;
; N/A   ; None         ; 11.441 ns  ; LATCH_DATA:inst21|DATA[0]$latch                                                      ; AD[0]   ; NADV       ;
; N/A   ; None         ; 11.335 ns  ; LATCH_ADDR:inst|nCS                                                                  ; AD[1]   ; NADV       ;
; N/A   ; None         ; 11.325 ns  ; LATCH_ADDR:inst|nCS                                                                  ; AD[3]   ; NADV       ;
; N/A   ; None         ; 11.325 ns  ; LATCH_ADDR:inst|nCS                                                                  ; AD[2]   ; NADV       ;
; N/A   ; None         ; 11.274 ns  ; LATCH_DATA:inst21|DATA[13]$latch                                                     ; AD[13]  ; NOE        ;
; N/A   ; None         ; 11.272 ns  ; LATCH_DATA:inst21|DATA[12]$latch                                                     ; AD[12]  ; NOE        ;
; N/A   ; None         ; 11.151 ns  ; LATCH_DATA:inst21|DATA[13]$latch                                                     ; AD[13]  ; NADV       ;
; N/A   ; None         ; 11.149 ns  ; LATCH_DATA:inst21|DATA[12]$latch                                                     ; AD[12]  ; NADV       ;
; N/A   ; None         ; 11.108 ns  ; LATCH_ADDR:inst|nCS                                                                  ; AD[6]   ; NADV       ;
; N/A   ; None         ; 11.108 ns  ; LATCH_ADDR:inst|nCS                                                                  ; AD[5]   ; NADV       ;
; N/A   ; None         ; 11.097 ns  ; LATCH_ADDR:inst|nCS                                                                  ; AD[4]   ; NADV       ;
; N/A   ; None         ; 11.034 ns  ; LATCH_ADDR:inst|nCS                                                                  ; AD[0]   ; NADV       ;
; N/A   ; None         ; 10.761 ns  ; LATCH_ADDR:inst|nCS                                                                  ; AD[9]   ; NADV       ;
; N/A   ; None         ; 10.761 ns  ; LATCH_ADDR:inst|nCS                                                                  ; AD[8]   ; NADV       ;
; N/A   ; None         ; 10.761 ns  ; LATCH_ADDR:inst|nCS                                                                  ; AD[7]   ; NADV       ;
; N/A   ; None         ; 10.746 ns  ; LATCH_ADDR:inst|nCS                                                                  ; AD[10]  ; NADV       ;
; N/A   ; None         ; 10.736 ns  ; LATCH_ADDR:inst|nCS                                                                  ; AD[11]  ; NADV       ;
; N/A   ; None         ; 10.414 ns  ; LATCH_ADDR:inst|nCS                                                                  ; AD[13]  ; NADV       ;
; N/A   ; None         ; 10.414 ns  ; LATCH_ADDR:inst|nCS                                                                  ; AD[12]  ; NADV       ;
; N/A   ; None         ; 10.381 ns  ; LATCH_ADDR:inst|nCS                                                                  ; AD[14]  ; NADV       ;
; N/A   ; None         ; 10.361 ns  ; LATCH_ADDR:inst|nCS                                                                  ; AD[15]  ; NADV       ;
; N/A   ; None         ; 9.255 ns   ; pll1:inst8|altpll:altpll_component|_clk2                                             ; DACLK   ; CLK25M     ;
+-------+--------------+------------+--------------------------------------------------------------------------------------+---------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 9.444 ns        ; NADV ; AD[1]  ;
; N/A   ; None              ; 9.434 ns        ; NADV ; AD[3]  ;
; N/A   ; None              ; 9.434 ns        ; NADV ; AD[2]  ;
; N/A   ; None              ; 9.338 ns        ; NWE  ; AD[1]  ;
; N/A   ; None              ; 9.328 ns        ; NWE  ; AD[3]  ;
; N/A   ; None              ; 9.328 ns        ; NWE  ; AD[2]  ;
; N/A   ; None              ; 9.217 ns        ; NADV ; AD[6]  ;
; N/A   ; None              ; 9.217 ns        ; NADV ; AD[5]  ;
; N/A   ; None              ; 9.206 ns        ; NADV ; AD[4]  ;
; N/A   ; None              ; 9.143 ns        ; NADV ; AD[0]  ;
; N/A   ; None              ; 9.111 ns        ; NWE  ; AD[6]  ;
; N/A   ; None              ; 9.111 ns        ; NWE  ; AD[5]  ;
; N/A   ; None              ; 9.100 ns        ; NWE  ; AD[4]  ;
; N/A   ; None              ; 9.037 ns        ; NWE  ; AD[0]  ;
; N/A   ; None              ; 8.948 ns        ; NOE  ; AD[1]  ;
; N/A   ; None              ; 8.938 ns        ; NOE  ; AD[3]  ;
; N/A   ; None              ; 8.938 ns        ; NOE  ; AD[2]  ;
; N/A   ; None              ; 8.870 ns        ; NADV ; AD[9]  ;
; N/A   ; None              ; 8.870 ns        ; NADV ; AD[8]  ;
; N/A   ; None              ; 8.870 ns        ; NADV ; AD[7]  ;
; N/A   ; None              ; 8.855 ns        ; NADV ; AD[10] ;
; N/A   ; None              ; 8.845 ns        ; NADV ; AD[11] ;
; N/A   ; None              ; 8.764 ns        ; NWE  ; AD[9]  ;
; N/A   ; None              ; 8.764 ns        ; NWE  ; AD[8]  ;
; N/A   ; None              ; 8.764 ns        ; NWE  ; AD[7]  ;
; N/A   ; None              ; 8.749 ns        ; NWE  ; AD[10] ;
; N/A   ; None              ; 8.739 ns        ; NWE  ; AD[11] ;
; N/A   ; None              ; 8.721 ns        ; NOE  ; AD[6]  ;
; N/A   ; None              ; 8.721 ns        ; NOE  ; AD[5]  ;
; N/A   ; None              ; 8.710 ns        ; NOE  ; AD[4]  ;
; N/A   ; None              ; 8.647 ns        ; NOE  ; AD[0]  ;
; N/A   ; None              ; 8.523 ns        ; NADV ; AD[13] ;
; N/A   ; None              ; 8.523 ns        ; NADV ; AD[12] ;
; N/A   ; None              ; 8.490 ns        ; NADV ; AD[14] ;
; N/A   ; None              ; 8.470 ns        ; NADV ; AD[15] ;
; N/A   ; None              ; 8.417 ns        ; NWE  ; AD[13] ;
; N/A   ; None              ; 8.417 ns        ; NWE  ; AD[12] ;
; N/A   ; None              ; 8.384 ns        ; NWE  ; AD[14] ;
; N/A   ; None              ; 8.374 ns        ; NOE  ; AD[9]  ;
; N/A   ; None              ; 8.374 ns        ; NOE  ; AD[8]  ;
; N/A   ; None              ; 8.374 ns        ; NOE  ; AD[7]  ;
; N/A   ; None              ; 8.364 ns        ; NWE  ; AD[15] ;
; N/A   ; None              ; 8.359 ns        ; NOE  ; AD[10] ;
; N/A   ; None              ; 8.349 ns        ; NOE  ; AD[11] ;
; N/A   ; None              ; 8.027 ns        ; NOE  ; AD[13] ;
; N/A   ; None              ; 8.027 ns        ; NOE  ; AD[12] ;
; N/A   ; None              ; 7.994 ns        ; NOE  ; AD[14] ;
; N/A   ; None              ; 7.974 ns        ; NOE  ; AD[15] ;
+-------+-------------------+-----------------+------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                    ;
+---------------+-------------+-----------+--------+---------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                                                                      ; To Clock ;
+---------------+-------------+-----------+--------+---------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 3.400 ns  ; NOE    ; LATCH_DATA:inst21|DATA[0]_102                                                                           ; NWE      ;
; N/A           ; None        ; 3.261 ns  ; NWE    ; LATCH_DATA:inst21|DATA[0]_102                                                                           ; NWE      ;
; N/A           ; None        ; 3.155 ns  ; NOE    ; LATCH_DATA:inst21|DATA[0]_102                                                                           ; NOE      ;
; N/A           ; None        ; 3.032 ns  ; NOE    ; LATCH_DATA:inst21|DATA[0]_102                                                                           ; NADV     ;
; N/A           ; None        ; 3.016 ns  ; NWE    ; LATCH_DATA:inst21|DATA[0]_102                                                                           ; NOE      ;
; N/A           ; None        ; 2.946 ns  ; NADV   ; LATCH_DATA:inst21|DATA[0]_102                                                                           ; NWE      ;
; N/A           ; None        ; 2.893 ns  ; NWE    ; LATCH_DATA:inst21|DATA[0]_102                                                                           ; NADV     ;
; N/A           ; None        ; 2.701 ns  ; NADV   ; LATCH_DATA:inst21|DATA[0]_102                                                                           ; NOE      ;
; N/A           ; None        ; 2.578 ns  ; NADV   ; LATCH_DATA:inst21|DATA[0]_102                                                                           ; NADV     ;
; N/A           ; None        ; 1.521 ns  ; NWE    ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_we_reg ; CLK25M   ;
; N/A           ; None        ; 0.382 ns  ; AD[14] ; LATCH_DATA:inst21|DATA[14]$latch                                                                        ; NWE      ;
; N/A           ; None        ; 0.157 ns  ; AD[15] ; LATCH_DATA:inst21|DATA[15]$latch                                                                        ; NWE      ;
; N/A           ; None        ; 0.139 ns  ; AD[13] ; LATCH_DATA:inst21|DATA[13]$latch                                                                        ; NWE      ;
; N/A           ; None        ; 0.137 ns  ; AD[14] ; LATCH_DATA:inst21|DATA[14]$latch                                                                        ; NOE      ;
; N/A           ; None        ; 0.088 ns  ; AD[12] ; LATCH_DATA:inst21|DATA[12]$latch                                                                        ; NWE      ;
; N/A           ; None        ; 0.034 ns  ; AD[9]  ; LATCH_DATA:inst21|DATA[9]$latch                                                                         ; NWE      ;
; N/A           ; None        ; 0.014 ns  ; AD[14] ; LATCH_DATA:inst21|DATA[14]$latch                                                                        ; NADV     ;
; N/A           ; None        ; -0.088 ns ; AD[15] ; LATCH_DATA:inst21|DATA[15]$latch                                                                        ; NOE      ;
; N/A           ; None        ; -0.106 ns ; AD[13] ; LATCH_DATA:inst21|DATA[13]$latch                                                                        ; NOE      ;
; N/A           ; None        ; -0.157 ns ; AD[12] ; LATCH_DATA:inst21|DATA[12]$latch                                                                        ; NOE      ;
; N/A           ; None        ; -0.194 ns ; AD[1]  ; LATCH_DATA:inst21|DATA[1]$latch                                                                         ; NWE      ;
; N/A           ; None        ; -0.195 ns ; AD[0]  ; LATCH_DATA:inst21|DATA[0]$latch                                                                         ; NWE      ;
; N/A           ; None        ; -0.211 ns ; AD[15] ; LATCH_DATA:inst21|DATA[15]$latch                                                                        ; NADV     ;
; N/A           ; None        ; -0.211 ns ; AD[9]  ; LATCH_DATA:inst21|DATA[9]$latch                                                                         ; NOE      ;
; N/A           ; None        ; -0.226 ns ; AD[8]  ; LATCH_DATA:inst21|DATA[8]$latch                                                                         ; NWE      ;
; N/A           ; None        ; -0.229 ns ; AD[13] ; LATCH_DATA:inst21|DATA[13]$latch                                                                        ; NADV     ;
; N/A           ; None        ; -0.247 ns ; AD[11] ; LATCH_DATA:inst21|DATA[11]$latch                                                                        ; NWE      ;
; N/A           ; None        ; -0.263 ns ; AD[10] ; LATCH_DATA:inst21|DATA[10]$latch                                                                        ; NWE      ;
; N/A           ; None        ; -0.280 ns ; AD[12] ; LATCH_DATA:inst21|DATA[12]$latch                                                                        ; NADV     ;
; N/A           ; None        ; -0.334 ns ; AD[9]  ; LATCH_DATA:inst21|DATA[9]$latch                                                                         ; NADV     ;
; N/A           ; None        ; -0.377 ns ; AD[2]  ; LATCH_DATA:inst21|DATA[2]$latch                                                                         ; NWE      ;
; N/A           ; None        ; -0.439 ns ; AD[1]  ; LATCH_DATA:inst21|DATA[1]$latch                                                                         ; NOE      ;
; N/A           ; None        ; -0.440 ns ; AD[0]  ; LATCH_DATA:inst21|DATA[0]$latch                                                                         ; NOE      ;
; N/A           ; None        ; -0.471 ns ; AD[8]  ; LATCH_DATA:inst21|DATA[8]$latch                                                                         ; NOE      ;
; N/A           ; None        ; -0.492 ns ; AD[11] ; LATCH_DATA:inst21|DATA[11]$latch                                                                        ; NOE      ;
; N/A           ; None        ; -0.508 ns ; AD[10] ; LATCH_DATA:inst21|DATA[10]$latch                                                                        ; NOE      ;
; N/A           ; None        ; -0.562 ns ; AD[1]  ; LATCH_DATA:inst21|DATA[1]$latch                                                                         ; NADV     ;
; N/A           ; None        ; -0.563 ns ; AD[0]  ; LATCH_DATA:inst21|DATA[0]$latch                                                                         ; NADV     ;
; N/A           ; None        ; -0.594 ns ; AD[8]  ; LATCH_DATA:inst21|DATA[8]$latch                                                                         ; NADV     ;
; N/A           ; None        ; -0.614 ns ; AD[4]  ; LATCH_DATA:inst21|DATA[4]$latch                                                                         ; NWE      ;
; N/A           ; None        ; -0.615 ns ; AD[11] ; LATCH_DATA:inst21|DATA[11]$latch                                                                        ; NADV     ;
; N/A           ; None        ; -0.622 ns ; AD[2]  ; LATCH_DATA:inst21|DATA[2]$latch                                                                         ; NOE      ;
; N/A           ; None        ; -0.631 ns ; AD[10] ; LATCH_DATA:inst21|DATA[10]$latch                                                                        ; NADV     ;
; N/A           ; None        ; -0.654 ns ; AD[6]  ; LATCH_DATA:inst21|DATA[6]$latch                                                                         ; NWE      ;
; N/A           ; None        ; -0.677 ns ; AD[5]  ; LATCH_DATA:inst21|DATA[5]$latch                                                                         ; NWE      ;
; N/A           ; None        ; -0.745 ns ; AD[2]  ; LATCH_DATA:inst21|DATA[2]$latch                                                                         ; NADV     ;
; N/A           ; None        ; -0.751 ns ; AD[3]  ; LATCH_DATA:inst21|DATA[3]$latch                                                                         ; NWE      ;
; N/A           ; None        ; -0.859 ns ; AD[4]  ; LATCH_DATA:inst21|DATA[4]$latch                                                                         ; NOE      ;
; N/A           ; None        ; -0.899 ns ; AD[6]  ; LATCH_DATA:inst21|DATA[6]$latch                                                                         ; NOE      ;
; N/A           ; None        ; -0.922 ns ; AD[5]  ; LATCH_DATA:inst21|DATA[5]$latch                                                                         ; NOE      ;
; N/A           ; None        ; -0.982 ns ; AD[4]  ; LATCH_DATA:inst21|DATA[4]$latch                                                                         ; NADV     ;
; N/A           ; None        ; -0.996 ns ; AD[3]  ; LATCH_DATA:inst21|DATA[3]$latch                                                                         ; NOE      ;
; N/A           ; None        ; -1.022 ns ; AD[6]  ; LATCH_DATA:inst21|DATA[6]$latch                                                                         ; NADV     ;
; N/A           ; None        ; -1.045 ns ; AD[5]  ; LATCH_DATA:inst21|DATA[5]$latch                                                                         ; NADV     ;
; N/A           ; None        ; -1.084 ns ; NOE    ; LATCH_ADDR:inst|ADDR[7]                                                                                 ; NADV     ;
; N/A           ; None        ; -1.119 ns ; AD[3]  ; LATCH_DATA:inst21|DATA[3]$latch                                                                         ; NADV     ;
; N/A           ; None        ; -1.123 ns ; AD[7]  ; LATCH_DATA:inst21|DATA[7]$latch                                                                         ; NWE      ;
; N/A           ; None        ; -1.170 ns ; NWE    ; LATCH_ADDR:inst|ADDR[7]                                                                                 ; NADV     ;
; N/A           ; None        ; -1.368 ns ; AD[7]  ; LATCH_DATA:inst21|DATA[7]$latch                                                                         ; NOE      ;
; N/A           ; None        ; -1.491 ns ; AD[7]  ; LATCH_DATA:inst21|DATA[7]$latch                                                                         ; NADV     ;
; N/A           ; None        ; -2.135 ns ; NOE    ; LATCH_ADDR:inst|ADDR[0]                                                                                 ; NADV     ;
; N/A           ; None        ; -2.135 ns ; NOE    ; LATCH_ADDR:inst|ADDR[1]                                                                                 ; NADV     ;
; N/A           ; None        ; -2.135 ns ; NOE    ; LATCH_ADDR:inst|ADDR[2]                                                                                 ; NADV     ;
; N/A           ; None        ; -2.135 ns ; NOE    ; LATCH_ADDR:inst|ADDR[3]                                                                                 ; NADV     ;
; N/A           ; None        ; -2.135 ns ; NOE    ; LATCH_ADDR:inst|ADDR[4]                                                                                 ; NADV     ;
; N/A           ; None        ; -2.135 ns ; NOE    ; LATCH_ADDR:inst|ADDR[5]                                                                                 ; NADV     ;
; N/A           ; None        ; -2.135 ns ; NOE    ; LATCH_ADDR:inst|ADDR[6]                                                                                 ; NADV     ;
; N/A           ; None        ; -2.135 ns ; NOE    ; LATCH_ADDR:inst|nCS                                                                                     ; NADV     ;
; N/A           ; None        ; -2.159 ns ; NOE    ; LATCH_ADDR:inst|CS1                                                                                     ; NADV     ;
; N/A           ; None        ; -2.221 ns ; NWE    ; LATCH_ADDR:inst|ADDR[0]                                                                                 ; NADV     ;
; N/A           ; None        ; -2.221 ns ; NWE    ; LATCH_ADDR:inst|ADDR[1]                                                                                 ; NADV     ;
; N/A           ; None        ; -2.221 ns ; NWE    ; LATCH_ADDR:inst|ADDR[2]                                                                                 ; NADV     ;
; N/A           ; None        ; -2.221 ns ; NWE    ; LATCH_ADDR:inst|ADDR[3]                                                                                 ; NADV     ;
; N/A           ; None        ; -2.221 ns ; NWE    ; LATCH_ADDR:inst|ADDR[4]                                                                                 ; NADV     ;
; N/A           ; None        ; -2.221 ns ; NWE    ; LATCH_ADDR:inst|ADDR[5]                                                                                 ; NADV     ;
; N/A           ; None        ; -2.221 ns ; NWE    ; LATCH_ADDR:inst|ADDR[6]                                                                                 ; NADV     ;
; N/A           ; None        ; -2.221 ns ; NWE    ; LATCH_ADDR:inst|nCS                                                                                     ; NADV     ;
; N/A           ; None        ; -2.245 ns ; NWE    ; LATCH_ADDR:inst|CS1                                                                                     ; NADV     ;
; N/A           ; None        ; -4.321 ns ; AD[0]  ; LATCH_ADDR:inst|ADDR[0]                                                                                 ; NADV     ;
; N/A           ; None        ; -4.352 ns ; AD[2]  ; LATCH_ADDR:inst|ADDR[2]                                                                                 ; NADV     ;
; N/A           ; None        ; -4.359 ns ; AD[3]  ; LATCH_ADDR:inst|ADDR[3]                                                                                 ; NADV     ;
; N/A           ; None        ; -4.483 ns ; AD[13] ; LATCH_ADDR:inst|CS1                                                                                     ; NADV     ;
; N/A           ; None        ; -4.599 ns ; AD[14] ; LATCH_ADDR:inst|CS1                                                                                     ; NADV     ;
; N/A           ; None        ; -4.621 ns ; AD[1]  ; LATCH_ADDR:inst|ADDR[1]                                                                                 ; NADV     ;
; N/A           ; None        ; -4.628 ns ; AD[4]  ; LATCH_ADDR:inst|ADDR[4]                                                                                 ; NADV     ;
; N/A           ; None        ; -4.629 ns ; AD[6]  ; LATCH_ADDR:inst|ADDR[6]                                                                                 ; NADV     ;
; N/A           ; None        ; -4.660 ns ; AD[7]  ; LATCH_ADDR:inst|ADDR[7]                                                                                 ; NADV     ;
; N/A           ; None        ; -4.802 ns ; AD[5]  ; LATCH_ADDR:inst|ADDR[5]                                                                                 ; NADV     ;
; N/A           ; None        ; -4.809 ns ; A16    ; LATCH_ADDR:inst|nCS                                                                                     ; NADV     ;
; N/A           ; None        ; -4.877 ns ; AD[15] ; LATCH_ADDR:inst|CS1                                                                                     ; NADV     ;
; N/A           ; None        ; -4.941 ns ; AD[12] ; LATCH_ADDR:inst|CS1                                                                                     ; NADV     ;
; N/A           ; None        ; -5.230 ns ; A16    ; LATCH_ADDR:inst|CS1                                                                                     ; NADV     ;
; N/A           ; None        ; -5.283 ns ; AD[11] ; LATCH_ADDR:inst|CS1                                                                                     ; NADV     ;
; N/A           ; None        ; -5.423 ns ; AD[9]  ; LATCH_ADDR:inst|CS1                                                                                     ; NADV     ;
; N/A           ; None        ; -5.783 ns ; AD[10] ; LATCH_ADDR:inst|CS1                                                                                     ; NADV     ;
; N/A           ; None        ; -5.800 ns ; AD[8]  ; LATCH_ADDR:inst|CS1                                                                                     ; NADV     ;
+---------------+-------------+-----------+--------+---------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Aug 05 09:54:56 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDS -c DDS --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "LATCH_DATA:inst21|DATA[0]$latch" is a latch
    Warning: Node "LATCH_DATA:inst21|DATA[0]_102" is a latch
    Warning: Node "LATCH_DATA:inst21|DATA[1]$latch" is a latch
    Warning: Node "LATCH_DATA:inst21|DATA[2]$latch" is a latch
    Warning: Node "LATCH_DATA:inst21|DATA[3]$latch" is a latch
    Warning: Node "LATCH_DATA:inst21|DATA[4]$latch" is a latch
    Warning: Node "LATCH_DATA:inst21|DATA[5]$latch" is a latch
    Warning: Node "LATCH_DATA:inst21|DATA[6]$latch" is a latch
    Warning: Node "LATCH_DATA:inst21|DATA[7]$latch" is a latch
    Warning: Node "LATCH_DATA:inst21|DATA[8]$latch" is a latch
    Warning: Node "LATCH_DATA:inst21|DATA[10]$latch" is a latch
    Warning: Node "LATCH_DATA:inst21|DATA[9]$latch" is a latch
    Warning: Node "LATCH_DATA:inst21|DATA[11]$latch" is a latch
    Warning: Node "LATCH_DATA:inst21|DATA[12]$latch" is a latch
    Warning: Node "LATCH_DATA:inst21|DATA[15]$latch" is a latch
    Warning: Node "LATCH_DATA:inst21|DATA[14]$latch" is a latch
    Warning: Node "LATCH_DATA:inst21|DATA[13]$latch" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "NADV" is an undefined clock
    Info: Assuming node "NOE" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "NWE" is a latch enable. Will not compute fmax for this pin.
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "LATCH_DATA:inst21|DATA[0]~8" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 20.998 ns for clock "pll1:inst8|altpll:altpll_component|_clk2" between source memory "RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7" and destination memory "RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]"
    Info: Fmax is restricted to 163.03 MHz due to tcl and tch limits
    Info: + Largest memory to memory requirement is 24.637 ns
        Info: + Setup relationship between source and destination is 25.000 ns
            Info: + Latch edge is 29.007 ns
                Info: Clock period of Destination clock "pll1:inst8|altpll:altpll_component|_clk2" is 25.000 ns with  offset of 4.007 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 4.007 ns
                Info: Clock period of Source clock "pll1:inst8|altpll:altpll_component|_clk2" is 25.000 ns with  offset of 4.007 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.057 ns
            Info: + Shortest clock path from clock "pll1:inst8|altpll:altpll_component|_clk2" to destination memory is 2.424 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:inst8|altpll:altpll_component|_clk2'
                Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'pll1:inst8|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(0.766 ns) + CELL(0.821 ns) = 2.424 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]'
                Info: Total cell delay = 0.821 ns ( 33.87 % )
                Info: Total interconnect delay = 1.603 ns ( 66.13 % )
            Info: - Longest clock path from clock "pll1:inst8|altpll:altpll_component|_clk2" to source memory is 2.481 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:inst8|altpll:altpll_component|_clk2'
                Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'pll1:inst8|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(0.766 ns) + CELL(0.878 ns) = 2.481 ns; Loc. = M4K_X11_Y4; Fanout = 8; MEM Node = 'RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7'
                Info: Total cell delay = 0.878 ns ( 35.39 % )
                Info: Total interconnect delay = 1.603 ns ( 64.61 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest memory to memory delay is 3.639 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y4; Fanout = 8; MEM Node = 'RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7'
        Info: 2: + IC(0.000 ns) + CELL(3.639 ns) = 3.639 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]'
        Info: Total cell delay = 3.639 ns ( 100.00 % )
Info: No valid register-to-register data paths exist for clock "CLK25M"
Info: Minimum slack time is 2.943 ns for clock "pll1:inst8|altpll:altpll_component|_clk2" between source memory "RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7" and destination memory "RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0"
    Info: + Shortest memory to memory delay is 2.931 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7'
        Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y4; Fanout = 0; MEM Node = 'RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0'
        Info: Total cell delay = 2.931 ns ( 100.00 % )
    Info: - Smallest memory to memory requirement is -0.012 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 4.007 ns
                Info: Clock period of Destination clock "pll1:inst8|altpll:altpll_component|_clk2" is 25.000 ns with  offset of 4.007 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 4.007 ns
                Info: Clock period of Source clock "pll1:inst8|altpll:altpll_component|_clk2" is 25.000 ns with  offset of 4.007 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is -0.019 ns
            Info: + Longest clock path from clock "pll1:inst8|altpll:altpll_component|_clk2" to destination memory is 2.418 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:inst8|altpll:altpll_component|_clk2'
                Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'pll1:inst8|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(0.766 ns) + CELL(0.815 ns) = 2.418 ns; Loc. = M4K_X11_Y4; Fanout = 0; MEM Node = 'RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0'
                Info: Total cell delay = 0.815 ns ( 33.71 % )
                Info: Total interconnect delay = 1.603 ns ( 66.29 % )
            Info: - Shortest clock path from clock "pll1:inst8|altpll:altpll_component|_clk2" to source memory is 2.437 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:inst8|altpll:altpll_component|_clk2'
                Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'pll1:inst8|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(0.766 ns) + CELL(0.834 ns) = 2.437 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7'
                Info: Total cell delay = 0.834 ns ( 34.22 % )
                Info: Total interconnect delay = 1.603 ns ( 65.78 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: + Micro hold delay of destination is 0.267 ns
Info: tsu for register "LATCH_ADDR:inst|CS1" (data pin = "AD[8]", clock pin = "NADV") is 6.066 ns
    Info: + Longest pin to register delay is 8.872 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_44; Fanout = 1; PIN Node = 'AD[8]'
        Info: 2: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = IOC_X3_Y0_N1; Fanout = 2; COMB Node = 'AD~7'
        Info: 3: + IC(6.117 ns) + CELL(0.651 ns) = 7.722 ns; Loc. = LCCOMB_X8_Y1_N12; Fanout = 1; COMB Node = 'LATCH_ADDR:inst|CS1~1'
        Info: 4: + IC(0.391 ns) + CELL(0.651 ns) = 8.764 ns; Loc. = LCCOMB_X8_Y1_N8; Fanout = 1; COMB Node = 'LATCH_ADDR:inst|CS1~2'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 8.872 ns; Loc. = LCFF_X8_Y1_N9; Fanout = 1; REG Node = 'LATCH_ADDR:inst|CS1'
        Info: Total cell delay = 2.364 ns ( 26.65 % )
        Info: Total interconnect delay = 6.508 ns ( 73.35 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "NADV" to destination register is 2.766 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'NADV'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 10; COMB Node = 'NADV~clkctrl'
        Info: 3: + IC(0.847 ns) + CELL(0.666 ns) = 2.766 ns; Loc. = LCFF_X8_Y1_N9; Fanout = 1; REG Node = 'LATCH_ADDR:inst|CS1'
        Info: Total cell delay = 1.776 ns ( 64.21 % )
        Info: Total interconnect delay = 0.990 ns ( 35.79 % )
Info: tco from clock "NWE" to destination pin "AD[1]" through register "LATCH_DATA:inst21|DATA[0]_102" is 13.580 ns
    Info: + Longest clock path from clock "NWE" to source register is 7.348 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 5; CLK Node = 'NWE'
        Info: 2: + IC(1.630 ns) + CELL(0.623 ns) = 3.363 ns; Loc. = LCCOMB_X12_Y3_N26; Fanout = 1; COMB Node = 'LATCH_DATA:inst21|DATA[0]~8'
        Info: 3: + IC(2.433 ns) + CELL(0.000 ns) = 5.796 ns; Loc. = CLKCTRL_G7; Fanout = 17; COMB Node = 'LATCH_DATA:inst21|DATA[0]~8clkctrl'
        Info: 4: + IC(1.346 ns) + CELL(0.206 ns) = 7.348 ns; Loc. = LCCOMB_X12_Y3_N16; Fanout = 9; REG Node = 'LATCH_DATA:inst21|DATA[0]_102'
        Info: Total cell delay = 1.939 ns ( 26.39 % )
        Info: Total interconnect delay = 5.409 ns ( 73.61 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 6.232 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X12_Y3_N16; Fanout = 9; REG Node = 'LATCH_DATA:inst21|DATA[0]_102'
        Info: 2: + IC(0.443 ns) + CELL(0.366 ns) = 0.809 ns; Loc. = LCCOMB_X12_Y3_N8; Fanout = 16; COMB Node = 'LATCH_DATA:inst21|DATA[15]~10'
        Info: 3: + IC(2.318 ns) + CELL(3.105 ns) = 6.232 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'AD[1]'
        Info: Total cell delay = 3.471 ns ( 55.70 % )
        Info: Total interconnect delay = 2.761 ns ( 44.30 % )
Info: Longest tpd from source pin "NADV" to destination pin "AD[1]" is 9.444 ns
    Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'NADV'
    Info: 2: + IC(1.708 ns) + CELL(0.646 ns) = 3.464 ns; Loc. = LCCOMB_X12_Y3_N10; Fanout = 1; COMB Node = 'LATCH_DATA:inst21|DATA[15]~9'
    Info: 3: + IC(0.351 ns) + CELL(0.206 ns) = 4.021 ns; Loc. = LCCOMB_X12_Y3_N8; Fanout = 16; COMB Node = 'LATCH_DATA:inst21|DATA[15]~10'
    Info: 4: + IC(2.318 ns) + CELL(3.105 ns) = 9.444 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'AD[1]'
    Info: Total cell delay = 5.067 ns ( 53.65 % )
    Info: Total interconnect delay = 4.377 ns ( 46.35 % )
Info: th for register "LATCH_DATA:inst21|DATA[0]_102" (data pin = "NOE", clock pin = "NWE") is 3.400 ns
    Info: + Longest clock path from clock "NWE" to destination register is 7.348 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 5; CLK Node = 'NWE'
        Info: 2: + IC(1.630 ns) + CELL(0.623 ns) = 3.363 ns; Loc. = LCCOMB_X12_Y3_N26; Fanout = 1; COMB Node = 'LATCH_DATA:inst21|DATA[0]~8'
        Info: 3: + IC(2.433 ns) + CELL(0.000 ns) = 5.796 ns; Loc. = CLKCTRL_G7; Fanout = 17; COMB Node = 'LATCH_DATA:inst21|DATA[0]~8clkctrl'
        Info: 4: + IC(1.346 ns) + CELL(0.206 ns) = 7.348 ns; Loc. = LCCOMB_X12_Y3_N16; Fanout = 9; REG Node = 'LATCH_DATA:inst21|DATA[0]_102'
        Info: Total cell delay = 1.939 ns ( 26.39 % )
        Info: Total interconnect delay = 5.409 ns ( 73.61 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 3.948 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 4; CLK Node = 'NOE'
        Info: 2: + IC(1.657 ns) + CELL(0.206 ns) = 2.973 ns; Loc. = LCCOMB_X12_Y3_N28; Fanout = 1; COMB Node = 'LATCH_DATA:inst21|process_0~0'
        Info: 3: + IC(0.359 ns) + CELL(0.616 ns) = 3.948 ns; Loc. = LCCOMB_X12_Y3_N16; Fanout = 9; REG Node = 'LATCH_DATA:inst21|DATA[0]_102'
        Info: Total cell delay = 1.932 ns ( 48.94 % )
        Info: Total interconnect delay = 2.016 ns ( 51.06 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 210 megabytes
    Info: Processing ended: Tue Aug 05 09:54:56 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


