Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 10 Nov 2018 00:55:20 -0000
Received: from icoremail.net (unknown [209.85.215.179])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH8IlxeVbHFlpAQ--.32295S3;
	Sat, 10 Nov 2018 01:34:32 +0800 (CST)
Received: from mail-pg1-f179.google.com (unknown [209.85.215.179])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwCnjEgaxeVb+oUjAA--.1371S3;
	Sat, 10 Nov 2018 01:34:18 +0800 (CST)
Received: by mail-pg1-f179.google.com with SMTP id r9-v6so1127846pgv.6
        for <xuliker@zju.edu.cn>; Fri, 09 Nov 2018 09:34:18 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :message-id:in-reply-to:references:from:subject:to:cc:date:sender
         :precedence:list-id;
        bh=62BNlw/Nj52h96wIe0hWE8VzkP08RfTT8t9kicQZGck=;
        b=lIcILmkvW/SsSaLR89lqAr+5N+o2tYtK4t1ZnticH9H5Q4yRbgJG9IuWyB2OXkHNgn
         DU6OzYlOn11qFGC6mZBwxfdClbsyJwMRf8sgiflxgG4b86PPHgYNEe0X0MmC/VNYbMoQ
         acJkH4wZYRE8O3qIlOgNeNFpzS7dE7xwnwuVOwwm+xRbyAersvnSZUMVNKO0EJM8UoMZ
         z86eD5M7NYh6H7oH2IkA1oJ/jT75cmdL7nwat3B13JIaFVBXyJnkvksIXlF1m4eA1U92
         10g7REzEvgHFBuY7s7GYjSEv53Dd+4sgfwjkCFULiVvpvpKFTejyUV3iz4yOdCTHCLlG
         ZPLA==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gIMtjtEQm1U2rOCKjr6n6eTCeGPjm06i5n1fZutn5tfpSTB4ePS
	USBt4fmBkd1ZcZsm100uZOagYvWaxJTBDxDlAiv6yy3OADpN1fwJzQ==
X-Received: by 2002:a63:1e17:: with SMTP id e23mr8120554pge.130.1541784858543;
        Fri, 09 Nov 2018 09:34:18 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp171871pjt;
        Fri, 9 Nov 2018 09:34:17 -0800 (PST)
X-Google-Smtp-Source: AJdET5eya361O6zaOY8WfCevpV0lVkmeRE4rTzTJjBw9dHAPz9V9pi5Qhob5r+3sbWuG5BIO6cjn
X-Received: by 2002:a63:2214:: with SMTP id i20mr7548510pgi.83.1541784857850;
        Fri, 09 Nov 2018 09:34:17 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1541784857; cv=none;
        d=google.com; s=arc-20160816;
        b=1EU6fkpLS8hbXO8aVGkdpk0iWDoURur3dZuAbiFWqlK7BKM6ClBQrIgGK+eX/Befri
         1ZleiMdrCfX6PzYIfjipcJlibR40g4tO+pHiXf8utfaIdtmmjKMHqUe6KchkdD3o1whM
         ZrxTMRNdfGoMr/GINLC3NSsf5zsZsY57nbfZD6u3+wMrbY7Dr1PVSomVWhtzSNjp8kqs
         +TK45/86iAZFTpnd8M9KMIAMMDOShlBwimDGuWI3qDvLF0K3A3cFGn+hjE29nvYnLchd
         HzryJdont+emZ4LdFfrHA5zsGKWXGQmzbqOWESsvcvuzw1OZQWgqLshraQVh/lvB0cxq
         7Dlw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:date:cc:to:subject:from:references
         :in-reply-to:message-id;
        bh=62BNlw/Nj52h96wIe0hWE8VzkP08RfTT8t9kicQZGck=;
        b=ru3vnCSEcsfmaEdBwNlbgn0c7qoUUeRK/0NuINbtHX23/q8P9iwM4M3mKNc3dxZvC+
         5Ej9oWIeh3TZSO6aDnyAVQM2Uwmp1zgVRcpUKsyP+I5n2PCAoy0ckOFerigA6TpFlUG8
         nfbzgj+vVai8oRDplitmj8KtGe3RBW7op6pdEHHbsvG/ZEilHWp9yVwhSJU5jYmsoDiE
         0Nf/lMeIqDc+WvwOQS1aXpjiJtHkv9s0KjiHqg0Pum6/WVUbwfXiVQQx9aGyUd7Dzs0j
         loEbv2hWX0/BVOUzpV86W5nCgBIip6H7YkWSmUhJ/14tmskvkHpuuQgWbyezFWMYzyjK
         llUg==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id f4-v6si1622494plo.111.2018.11.09.09.33.59;
        Fri, 09 Nov 2018 09:34:17 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728858AbeKJDPG (ORCPT <rfc822;tu.k.phung@gmail.com>
        + 99 others); Fri, 9 Nov 2018 22:15:06 -0500
Received: from pegase1.c-s.fr ([93.17.236.30]:54927 "EHLO pegase1.c-s.fr"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1727995AbeKJDPF (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Fri, 9 Nov 2018 22:15:05 -0500
Received: from localhost (mailhub1-int [192.168.12.234])
        by localhost (Postfix) with ESMTP id 42s6gm5Mr7z9v0XS;
        Fri,  9 Nov 2018 18:33:24 +0100 (CET)
X-Virus-Scanned: Debian amavisd-new at c-s.fr
Received: from pegase1.c-s.fr ([192.168.12.234])
        by localhost (pegase1.c-s.fr [192.168.12.234]) (amavisd-new, port 10024)
        with ESMTP id rj0crbc1WPPR; Fri,  9 Nov 2018 18:33:24 +0100 (CET)
Received: from messagerie.si.c-s.fr (messagerie.si.c-s.fr [192.168.25.192])
        by pegase1.c-s.fr (Postfix) with ESMTP id 42s6gm4tl9z9v0XL;
        Fri,  9 Nov 2018 18:33:24 +0100 (CET)
Received: from localhost (localhost [127.0.0.1])
        by messagerie.si.c-s.fr (Postfix) with ESMTP id 8387C8B899;
        Fri,  9 Nov 2018 18:33:30 +0100 (CET)
X-Virus-Scanned: amavisd-new at c-s.fr
Received: from messagerie.si.c-s.fr ([127.0.0.1])
        by localhost (messagerie.si.c-s.fr [127.0.0.1]) (amavisd-new, port 10023)
        with ESMTP id GxAQMdWs63DK; Fri,  9 Nov 2018 18:33:30 +0100 (CET)
Received: from po14163vm.idsi0.si.c-s.fr (po15451.idsi0.si.c-s.fr [172.25.231.2])
        by messagerie.si.c-s.fr (Postfix) with ESMTP id 4D46D8B887;
        Fri,  9 Nov 2018 18:33:30 +0100 (CET)
Received: by po14163vm.idsi0.si.c-s.fr (Postfix, from userid 0)
        id 2CF4A69A2A; Fri,  9 Nov 2018 17:33:30 +0000 (UTC)
Message-Id: <a7c9826fecbafd03fd9ffca6fb24f343f93cab5f.1541784640.git.christophe.leroy@c-s.fr>
In-Reply-To: <e63d9ac8ef6e83fc243d8910d7c789e111e48580.1541784640.git.christophe.leroy@c-s.fr>
References: <e63d9ac8ef6e83fc243d8910d7c789e111e48580.1541784640.git.christophe.leroy@c-s.fr>
From: Christophe Leroy <christophe.leroy@c-s.fr>
Subject: [PATCH 8/9] powerpc/44x: use patch_sites for TLB handlers patching
To: Benjamin Herrenschmidt <benh@kernel.crashing.org>,
        Paul Mackerras <paulus@samba.org>,
        Michael Ellerman <mpe@ellerman.id.au>
Cc: linux-kernel@vger.kernel.org, linuxppc-dev@lists.ozlabs.org
Date: Fri,  9 Nov 2018 17:33:30 +0000 (UTC)
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwCnjEgaxeVb+oUjAA--.1371S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxZF1rKFWxXw47XrWfZw1DWrg_yoW5tr47pF
	9rAas5tFW5XFyFkFy7AF1kWFWUK3Z5Gr9Ig348J3sFvF17tFnIyF4vkryDAF4UJrZ8KF1a
	gw12kw1kXrWDCaUanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUBvb7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_Cr1j6rxdM28EF7xvwVC2z280aVCY1x0267AKxVWxJr0_GcWle2I262IYc4
	CY6c8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_
	Jr0_Jr4lYx0Ex4A2jsIE14v26r1j6r4UMcvjeVCFs4IE7xkEbVWUJVW8JwCjxxvEa2IrMx
	kF7I0Ew4C26cxK6c8Ij28IcwCY1Ik26cxK6xAEc7vF6xCjj44lc2xSY4AK6IIF6r4lc2Ij
	II80xcxEwVAKI48JMxvI42IY6xIIjxv20xvE14v26ryj6F1UMxvI42IY6xIIjxv20xvEc7
	CjxVAFwI0_Gr0_Cr1lcIIF0xvEx4A2jsIE14v26r4UJVWxJr1lcIIF0xvEx4A2jsIEc7Cj
	xVAFwI0_Gr1j6F4UJwCF04k20xvY0x0EwIxGrwCF04k20xvEw4C26cxK6c8Ij28IcwCF72
	vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E14v26r1j6r18MI8I3I0E
	7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_JF0_Jw1lIxkGc2Ij64vIr41lIxAIcV
	CF04k26cxKx2IYs7xG6r1I6r4UYxBIdaVFxhVjvjDU0xZFpf9x07bmwZcUUUUU=

Use patch sites and associated helpers to manage TLB handlers
patching instead of hardcoding.

Signed-off-by: Christophe Leroy <christophe.leroy@c-s.fr>
---
 arch/powerpc/include/asm/mmu-44x.h |  3 +++
 arch/powerpc/kernel/head_44x.S     | 11 +++++------
 arch/powerpc/mm/44x_mmu.c          | 14 +++-----------
 3 files changed, 11 insertions(+), 17 deletions(-)

diff --git a/arch/powerpc/include/asm/mmu-44x.h b/arch/powerpc/include/asm/mmu-44x.h
index 295b3dbb2698..28aa3b339c5e 100644
--- a/arch/powerpc/include/asm/mmu-44x.h
+++ b/arch/powerpc/include/asm/mmu-44x.h
@@ -111,6 +111,9 @@ typedef struct {
 	unsigned long	vdso_base;
 } mm_context_t;
 
+/* patch sites */
+extern s32 patch__tlb_44x_hwater_D, patch__tlb_44x_hwater_I;
+
 #endif /* !__ASSEMBLY__ */
 
 #ifndef CONFIG_PPC_EARLY_DEBUG_44x
diff --git a/arch/powerpc/kernel/head_44x.S b/arch/powerpc/kernel/head_44x.S
index 37e4a7cf0065..bf23c19c92d6 100644
--- a/arch/powerpc/kernel/head_44x.S
+++ b/arch/powerpc/kernel/head_44x.S
@@ -40,6 +40,7 @@
 #include <asm/ptrace.h>
 #include <asm/synch.h>
 #include <asm/export.h>
+#include <asm/code-patching-asm.h>
 #include "head_booke.h"
 
 
@@ -382,10 +383,9 @@ interrupt_base:
 	/* Increment, rollover, and store TLB index */
 	addi	r13,r13,1
 
+	patch_site 0f, patch__tlb_44x_hwater_D
 	/* Compare with watermark (instruction gets patched) */
-	.globl tlb_44x_patch_hwater_D
-tlb_44x_patch_hwater_D:
-	cmpwi	0,r13,1			/* reserve entries */
+0:	cmpwi	0,r13,1			/* reserve entries */
 	ble	5f
 	li	r13,0
 5:
@@ -478,10 +478,9 @@ tlb_44x_patch_hwater_D:
 	/* Increment, rollover, and store TLB index */
 	addi	r13,r13,1
 
+	patch_site 0f, patch__tlb_44x_hwater_I
 	/* Compare with watermark (instruction gets patched) */
-	.globl tlb_44x_patch_hwater_I
-tlb_44x_patch_hwater_I:
-	cmpwi	0,r13,1			/* reserve entries */
+0:	cmpwi	0,r13,1			/* reserve entries */
 	ble	5f
 	li	r13,0
 5:
diff --git a/arch/powerpc/mm/44x_mmu.c b/arch/powerpc/mm/44x_mmu.c
index 12d92518e898..ea2b9af08a48 100644
--- a/arch/powerpc/mm/44x_mmu.c
+++ b/arch/powerpc/mm/44x_mmu.c
@@ -29,6 +29,7 @@
 #include <asm/mmu.h>
 #include <asm/page.h>
 #include <asm/cacheflush.h>
+#include <asm/code-patching.h>
 
 #include "mmu_decl.h"
 
@@ -43,22 +44,13 @@ unsigned long tlb_47x_boltmap[1024/8];
 
 static void ppc44x_update_tlb_hwater(void)
 {
-	extern unsigned int tlb_44x_patch_hwater_D[];
-	extern unsigned int tlb_44x_patch_hwater_I[];
-
 	/* The TLB miss handlers hard codes the watermark in a cmpli
 	 * instruction to improve performances rather than loading it
 	 * from the global variable. Thus, we patch the instructions
 	 * in the 2 TLB miss handlers when updating the value
 	 */
-	tlb_44x_patch_hwater_D[0] = (tlb_44x_patch_hwater_D[0] & 0xffff0000) |
-		tlb_44x_hwater;
-	flush_icache_range((unsigned long)&tlb_44x_patch_hwater_D[0],
-			   (unsigned long)&tlb_44x_patch_hwater_D[1]);
-	tlb_44x_patch_hwater_I[0] = (tlb_44x_patch_hwater_I[0] & 0xffff0000) |
-		tlb_44x_hwater;
-	flush_icache_range((unsigned long)&tlb_44x_patch_hwater_I[0],
-			   (unsigned long)&tlb_44x_patch_hwater_I[1]);
+	modify_instruction_site(&patch__tlb_44x_hwater_D, 0xffff, tlb_44x_hwater);
+	modify_instruction_site(&patch__tlb_44x_hwater_I, 0xffff, tlb_44x_hwater);
 }
 
 /*
-- 
2.13.3
