{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650465635443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650465635443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 09:40:35 2022 " "Processing started: Wed Apr 20 09:40:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650465635443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650465635443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab9Q1 -c Lab9Q1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab9Q1 -c Lab9Q1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650465635443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650465636147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650465636147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-Behavioral " "Found design unit 1: flipflop-Behavioral" {  } { { "flipflop.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/flipflop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650465650574 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650465650574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650465650574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9q1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab9q1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab9Q1-Behavioral " "Found design unit 1: Lab9Q1-Behavioral" {  } { { "Lab9Q1.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650465650576 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab9Q1 " "Found entity 1: Lab9Q1" {  } { { "Lab9Q1.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650465650576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650465650576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab9Q1 " "Elaborating entity \"Lab9Q1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650465650624 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nota Lab9Q1.vhd(15) " "Verilog HDL or VHDL warning at Lab9Q1.vhd(15): object \"nota\" assigned a value but never read" {  } { { "Lab9Q1.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650465650631 "|Lab9Q1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notb Lab9Q1.vhd(15) " "Verilog HDL or VHDL warning at Lab9Q1.vhd(15): object \"notb\" assigned a value but never read" {  } { { "Lab9Q1.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650465650631 "|Lab9Q1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notc Lab9Q1.vhd(15) " "Verilog HDL or VHDL warning at Lab9Q1.vhd(15): object \"notc\" assigned a value but never read" {  } { { "Lab9Q1.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650465650631 "|Lab9Q1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:uut " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:uut\"" {  } { { "Lab9Q1.vhd" "uut" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650465650651 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Qbar flipflop.vhd(6) " "VHDL Signal Declaration warning at flipflop.vhd(6): used implicit default value for signal \"Qbar\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "flipflop.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/flipflop.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650465650651 "|Lab9Q1|flipflop:uut"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CE uut2 " "Port \"CE\" does not exist in macrofunction \"uut2\"" {  } { { "Lab9Q1.vhd" "uut2" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 23 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650465650668 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Din uut2 " "Port \"Din\" does not exist in macrofunction \"uut2\"" {  } { { "Lab9Q1.vhd" "uut2" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 23 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650465650668 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CE uut1 " "Port \"CE\" does not exist in macrofunction \"uut1\"" {  } { { "Lab9Q1.vhd" "uut1" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 22 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650465650668 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Din uut1 " "Port \"Din\" does not exist in macrofunction \"uut1\"" {  } { { "Lab9Q1.vhd" "uut1" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 22 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650465650668 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CE uut " "Port \"CE\" does not exist in macrofunction \"uut\"" {  } { { "Lab9Q1.vhd" "uut" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 21 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650465650668 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Din uut " "Port \"Din\" does not exist in macrofunction \"uut\"" {  } { { "Lab9Q1.vhd" "uut" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9/Lab9Q1.vhd" 21 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650465650669 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650465650675 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650465650805 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 20 09:40:50 2022 " "Processing ended: Wed Apr 20 09:40:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650465650805 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650465650805 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650465650805 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650465650805 ""}
