[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=clk_domain cpu cpu_clk_domain cpu_voltage_domain dvfs_handler l2 mem_ctrls membus redirect_paths0 redirect_paths1 systolic_array_acc tol2bus voltage_domain
boot_osflags=a
cache_line_size=32
eventq_index=0
exit_on_work_items=false
init_param=0
kernel=
kernel_addr_check=true
kernel_extras=
kernel_extras_addrs=
kvm_vm=Null
load_addr_mask=18446744073709551615
load_offset=0
m5ops_base=4294901760
mem_mode=timing
mem_ranges=0:4294967296
memories=system.mem_ctrls
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=system.redirect_paths0 system.redirect_paths1
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
system_port=system.membus.slave[0]

[system.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.cpu]
type=TimingSimpleCPU
children=dcache dtb dtb_walker_cache icache interrupts isa itb itb_walker_cache tracer workload
branchPred=Null
checker=Null
clk_domain=system.clk_domain
cpu_id=0
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu.interrupts
isa=system.cpu.isa
itb=system.cpu.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu.tracer
wait_for_remote_gdb=false
workload=system.cpu.workload
dcache_port=system.cpu.dcache.cpu_side
icache_port=system.cpu.icache.cpu_side

[system.cpu.dcache]
type=Cache
children=prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=16
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=true
prefetcher=system.cpu.dcache.prefetcher
replacement_policy=system.cpu.dcache.replacement_policy
response_latency=2
sequential_access=false
size=65536
system=system
tag_latency=2
tags=system.cpu.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu.dcache_port
mem_side=system.tol2bus.slave[1]

[system.cpu.dcache.prefetcher]
type=TaggedPrefetcher
block_size=32
cache_snoop=false
clk_domain=system.clk_domain
default_p_state=UNDEFINED
degree=8
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=true
queue_filter=true
queue_size=32
queue_squash=true
sys=system
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[system.cpu.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=2
block_size=32
clk_domain=system.clk_domain
default_p_state=UNDEFINED
entry_size=32
eventq_index=0
indexing_policy=system.cpu.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu.dcache.replacement_policy
sequential_access=false
size=65536
system=system
tag_latency=2
warmup_percentage=0

[system.cpu.dcache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=32
eventq_index=0
size=65536

[system.cpu.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
walker=system.cpu.dtb.walker

[system.cpu.dtb.walker]
type=X86PagetableWalker
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.cpu.dtb_walker_cache.cpu_side

[system.cpu.dtb_walker_cache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu.dtb_walker_cache.replacement_policy
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu.dtb_walker_cache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu.dtb.walker.port
mem_side=system.tol2bus.slave[3]

[system.cpu.dtb_walker_cache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu.dtb_walker_cache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=2
block_size=32
clk_domain=system.clk_domain
default_p_state=UNDEFINED
entry_size=32
eventq_index=0
indexing_policy=system.cpu.dtb_walker_cache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu.dtb_walker_cache.replacement_policy
sequential_access=false
size=1024
system=system
tag_latency=2
warmup_percentage=0

[system.cpu.dtb_walker_cache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=32
eventq_index=0
size=1024

[system.cpu.icache]
type=Cache
children=prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=16
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=true
prefetcher=system.cpu.icache.prefetcher
replacement_policy=system.cpu.icache.replacement_policy
response_latency=2
sequential_access=false
size=65536
system=system
tag_latency=2
tags=system.cpu.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu.icache_port
mem_side=system.tol2bus.slave[0]

[system.cpu.icache.prefetcher]
type=TaggedPrefetcher
block_size=32
cache_snoop=false
clk_domain=system.clk_domain
default_p_state=UNDEFINED
degree=8
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=true
queue_filter=true
queue_size=32
queue_squash=true
sys=system
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[system.cpu.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=2
block_size=32
clk_domain=system.clk_domain
default_p_state=UNDEFINED
entry_size=32
eventq_index=0
indexing_policy=system.cpu.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu.icache.replacement_policy
sequential_access=false
size=65536
system=system
tag_latency=2
warmup_percentage=0

[system.cpu.icache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=32
eventq_index=0
size=65536

[system.cpu.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.membus.slave[2]
int_slave=system.membus.master[1]
pio=system.membus.master[0]

[system.cpu.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.clk_domain
eventq_index=0

[system.cpu.isa]
type=X86ISA
eventq_index=0

[system.cpu.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
walker=system.cpu.itb.walker

[system.cpu.itb.walker]
type=X86PagetableWalker
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.cpu.itb_walker_cache.cpu_side

[system.cpu.itb_walker_cache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu.itb_walker_cache.replacement_policy
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu.itb_walker_cache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu.itb.walker.port
mem_side=system.tol2bus.slave[2]

[system.cpu.itb_walker_cache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu.itb_walker_cache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=2
block_size=32
clk_domain=system.clk_domain
default_p_state=UNDEFINED
entry_size=32
eventq_index=0
indexing_policy=system.cpu.itb_walker_cache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu.itb_walker_cache.replacement_policy
sequential_access=false
size=1024
system=system
tag_latency=2
warmup_percentage=0

[system.cpu.itb_walker_cache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=32
eventq_index=0
size=1024

[system.cpu.tracer]
type=ExeTracer
eventq_index=0

[system.cpu.workload]
type=Process
cmd=.//test-gem5-accel
cwd=/home/grads/s/srihariharan05/Thesis/docker_smaug/smaug/gem5-aladdin/src/systolic_array/example
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=.//test-gem5-accel
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=100
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu_clk_domain]
type=SrcClockDomain
clock=500
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.cpu_voltage_domain

[system.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.l2]
type=Cache
children=prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=20
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=true
prefetcher=system.l2.prefetcher
replacement_policy=system.l2.replacement_policy
response_latency=20
sequential_access=false
size=2097152
system=system
tag_latency=20
tags=system.l2.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.tol2bus.master[0]
mem_side=system.membus.slave[1]

[system.l2.prefetcher]
type=StridePrefetcher
children=replacement_policy
block_size=32
cache_snoop=false
clk_domain=system.clk_domain
default_p_state=UNDEFINED
degree=8
eventq_index=0
latency=1
max_conf=7
max_prefetch_requests_with_pending_translation=32
min_conf=0
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=true
queue_filter=true
queue_size=32
queue_squash=true
replacement_policy=system.l2.prefetcher.replacement_policy
start_conf=4
sys=system
table_assoc=4
table_sets=16
tag_prefetch=true
thresh_conf=4
throttle_control_percentage=0
use_master_id=true
use_virtual_addresses=false

[system.l2.prefetcher.replacement_policy]
type=RandomRP
eventq_index=0

[system.l2.replacement_policy]
type=LRURP
eventq_index=0

[system.l2.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=16
block_size=32
clk_domain=system.clk_domain
default_p_state=UNDEFINED
entry_size=32
eventq_index=0
indexing_policy=system.l2.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.l2.replacement_policy
sequential_access=false
size=2097152
system=system
tag_latency=20
warmup_percentage=0

[system.l2.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=32
eventq_index=0
size=2097152

[system.mem_ctrls]
type=DRAMCtrl
IDD0=0.01
IDD02=0.06
IDD2N=0.0012
IDD2N2=0.036
IDD2P0=0.0012
IDD2P02=0.0014
IDD2P1=0.0012
IDD2P12=0.0014
IDD3N=0.0036
IDD3N2=0.038
IDD3P0=0.0012
IDD3P02=0.01
IDD3P1=0.0012
IDD3P12=0.01
IDD4R=0.0036
IDD4R2=0.5
IDD4W=0.0036
IDD4W2=0.4
IDD5=0.04
IDD52=0.175
IDD6=0.0004
IDD62=0.0015
VDD=1.8
VDD2=1.1
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
burst_length=16
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=16
device_rowbuffer_size=2048
device_size=1073741824
devices_per_rank=2
dll=false
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=16
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=open_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=0:4294967296
ranks_per_channel=2
read_buffer_size=32
static_backend_latency=10000
static_frontend_latency=10000
tBURST=5000
tCCD_L=0
tCCD_L_WR=0
tCK=625
tCL=17500
tCS=1250
tRAS=42000
tRCD=18000
tREFI=3904000
tRFC=180000
tRP=18000
tRRD=10000
tRRD_L=0
tRTP=7500
tRTW=1250
tWR=18000
tWTR=10000
tXAW=40000
tXP=7500
tXPDLL=0
tXS=0
tXSDLL=187500
write_buffer_size=64
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.membus.master[2]

[system.membus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=4
frontend_latency=3
max_outstanding_snoops=512
max_routing_table_size=512
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=true
point_of_unification=true
power_model=
response_latency=2
snoop_filter=system.membus.snoop_filter
snoop_response_latency=4
system=system
use_default_range=false
width=16
master=system.cpu.interrupts.pio system.cpu.interrupts.int_slave system.mem_ctrls.port
slave=system.system_port system.l2.mem_side system.cpu.interrupts.int_master system.systolic_array_acc.cache.mem_side system.systolic_array_acc.spad_port

[system.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=system

[system.redirect_paths0]
type=RedirectPath
app_path=/proc
eventq_index=0
host_paths=.//outputs/fs/proc

[system.redirect_paths1]
type=RedirectPath
app_path=/sys
eventq_index=0
host_paths=.//outputs/fs/sys

[system.systolic_array_acc]
type=SystolicArray
children=cache inputSpad inputSpadBus outputSpad outputSpadBus weightSpad weightSpadBus
acceleratorId=4
acceleratorName=systolic_array_acc
cacheAssoc=2
cacheLineSize=32
cacheSize=128B
clk_domain=system.clk_domain
commitQueueCapacity=32
dataType=float16
default_p_state=UNDEFINED
dmaChunkSize=64
eventq_index=0
fetchQueueCapacity=32
inputSpad=system.systolic_array_acc.inputSpad
invalidateOnDmaStore=true
lineSize=16
maxDmaRequests=16
numDmaChannels=16
outputSpad=system.systolic_array_acc.outputSpad
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
peArrayCols=8
peArrayRows=8
power_model=
recordMemoryTrace=false
system=system
weightSpad=system.systolic_array_acc.weightSpad
cache_port=system.systolic_array_acc.cache.cpu_side
input_spad_port=system.systolic_array_acc.inputSpadBus.slave[0] system.systolic_array_acc.inputSpadBus.slave[1] system.systolic_array_acc.inputSpadBus.slave[2] system.systolic_array_acc.inputSpadBus.slave[3] system.systolic_array_acc.inputSpadBus.slave[4] system.systolic_array_acc.inputSpadBus.slave[5] system.systolic_array_acc.inputSpadBus.slave[6] system.systolic_array_acc.inputSpadBus.slave[7]
output_spad_port=system.systolic_array_acc.outputSpadBus.slave[0] system.systolic_array_acc.outputSpadBus.slave[1] system.systolic_array_acc.outputSpadBus.slave[2] system.systolic_array_acc.outputSpadBus.slave[3] system.systolic_array_acc.outputSpadBus.slave[4] system.systolic_array_acc.outputSpadBus.slave[5] system.systolic_array_acc.outputSpadBus.slave[6] system.systolic_array_acc.outputSpadBus.slave[7]
spad_port=system.membus.slave[4]
weight_spad_port=system.systolic_array_acc.weightSpadBus.slave[0] system.systolic_array_acc.weightSpadBus.slave[1] system.systolic_array_acc.weightSpadBus.slave[2] system.systolic_array_acc.weightSpadBus.slave[3] system.systolic_array_acc.weightSpadBus.slave[4] system.systolic_array_acc.weightSpadBus.slave[5] system.systolic_array_acc.weightSpadBus.slave[6] system.systolic_array_acc.weightSpadBus.slave[7]

[system.systolic_array_acc.cache]
type=Cache
children=prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=16
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=true
prefetcher=system.systolic_array_acc.cache.prefetcher
replacement_policy=system.systolic_array_acc.cache.replacement_policy
response_latency=2
sequential_access=false
size=128
system=system
tag_latency=2
tags=system.systolic_array_acc.cache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.systolic_array_acc.cache_port
mem_side=system.membus.slave[3]

[system.systolic_array_acc.cache.prefetcher]
type=TaggedPrefetcher
block_size=32
cache_snoop=false
clk_domain=system.clk_domain
default_p_state=UNDEFINED
degree=8
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=true
queue_filter=true
queue_size=32
queue_squash=true
sys=system
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[system.systolic_array_acc.cache.replacement_policy]
type=LRURP
eventq_index=0

[system.systolic_array_acc.cache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=1
block_size=32
clk_domain=system.clk_domain
default_p_state=UNDEFINED
entry_size=32
eventq_index=0
indexing_policy=system.systolic_array_acc.cache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.systolic_array_acc.cache.replacement_policy
sequential_access=false
size=128
system=system
tag_latency=2
warmup_percentage=0

[system.systolic_array_acc.cache.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=32
eventq_index=0
size=128

[system.systolic_array_acc.inputSpad]
type=Scratchpad
addrRanges=0:18446744073709551615
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
lineSize=16
numBanks=8
numPorts=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
partType=cyclic
power_model=
size=32768
accelSidePort=system.systolic_array_acc.inputSpadBus.master[0]

[system.systolic_array_acc.inputSpadBus]
type=NoncoherentXBar
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=1
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=1
use_default_range=false
width=16
master=system.systolic_array_acc.inputSpad.accelSidePort
slave=system.systolic_array_acc.input_spad_port[0] system.systolic_array_acc.input_spad_port[1] system.systolic_array_acc.input_spad_port[2] system.systolic_array_acc.input_spad_port[3] system.systolic_array_acc.input_spad_port[4] system.systolic_array_acc.input_spad_port[5] system.systolic_array_acc.input_spad_port[6] system.systolic_array_acc.input_spad_port[7]

[system.systolic_array_acc.outputSpad]
type=Scratchpad
addrRanges=0:18446744073709551615
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
lineSize=16
numBanks=8
numPorts=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
partType=cyclic
power_model=
size=32768
accelSidePort=system.systolic_array_acc.outputSpadBus.master[0]

[system.systolic_array_acc.outputSpadBus]
type=NoncoherentXBar
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=1
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=1
use_default_range=false
width=16
master=system.systolic_array_acc.outputSpad.accelSidePort
slave=system.systolic_array_acc.output_spad_port[0] system.systolic_array_acc.output_spad_port[1] system.systolic_array_acc.output_spad_port[2] system.systolic_array_acc.output_spad_port[3] system.systolic_array_acc.output_spad_port[4] system.systolic_array_acc.output_spad_port[5] system.systolic_array_acc.output_spad_port[6] system.systolic_array_acc.output_spad_port[7]

[system.systolic_array_acc.weightSpad]
type=Scratchpad
addrRanges=0:18446744073709551615
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
lineSize=16
numBanks=8
numPorts=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
partType=cyclic
power_model=
size=32768
accelSidePort=system.systolic_array_acc.weightSpadBus.master[0]

[system.systolic_array_acc.weightSpadBus]
type=NoncoherentXBar
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=1
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=1
use_default_range=false
width=16
master=system.systolic_array_acc.weightSpad.accelSidePort
slave=system.systolic_array_acc.weight_spad_port[0] system.systolic_array_acc.weight_spad_port[1] system.systolic_array_acc.weight_spad_port[2] system.systolic_array_acc.weight_spad_port[3] system.systolic_array_acc.weight_spad_port[4] system.systolic_array_acc.weight_spad_port[5] system.systolic_array_acc.weight_spad_port[6] system.systolic_array_acc.weight_spad_port[7]

[system.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
point_of_unification=true
power_model=
response_latency=1
snoop_filter=system.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
master=system.l2.cpu_side
slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb_walker_cache.mem_side system.cpu.dtb_walker_cache.mem_side

[system.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

