# Generic_SISO_shift_register
This project implements a **parameterized Serial-In Serial-Out (SISO) shift register** in Verilog, along with a self-checking testbench.
