#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\iverilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\va_math.vpi";
S_0000023eddc969d0 .scope module, "multi_pipe" "multi_pipe" 2 3;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "mul_a";
    .port_info 3 /INPUT 4 "mul_b";
    .port_info 4 /OUTPUT 8 "mul_out";
P_0000023eddcd9950 .param/l "SIZE" 0 2 4, +C4<00000000000000000000000000000100>;
v0000023eddd3e140_0 .var "adder_0", 7 0;
v0000023eddd3f900_0 .var "adder_1", 7 0;
o0000023eddceb4e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023eddd3e780_0 .net "clk", 0 0, o0000023eddceb4e8;  0 drivers
o0000023eddceb518 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000023eddd3e960_0 .net "mul_a", 3 0, o0000023eddceb518;  0 drivers
o0000023eddceb548 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000023eddd3efa0_0 .net "mul_b", 3 0, o0000023eddceb548;  0 drivers
v0000023eddd3fe00_0 .var "mul_out", 7 0;
v0000023eddd3f220_0 .net "mulb_shift", 31 0, L_0000023eddd3e3c0;  1 drivers
o0000023eddceb5d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023eddd3f360_0 .net "rst_n", 0 0, o0000023eddceb5d8;  0 drivers
E_0000023eddcd9310/0 .event negedge, v0000023eddd3f360_0;
E_0000023eddcd9310/1 .event posedge, v0000023eddd3e780_0;
E_0000023eddcd9310 .event/or E_0000023eddcd9310/0, E_0000023eddcd9310/1;
L_0000023eddd3f9a0 .part o0000023eddceb518, 0, 1;
L_0000023eddd3e000 .part o0000023eddceb518, 1, 1;
L_0000023eddd3e1e0 .part o0000023eddceb518, 2, 1;
L_0000023eddd3e3c0 .concat8 [ 8 8 8 8], L_0000023eddd3fea0, L_0000023eddd3ee60, L_0000023eddd3edc0, L_0000023eddd3f400;
L_0000023eddd3f7c0 .part o0000023eddceb518, 3, 1;
S_0000023eddc96b60 .scope generate, "gen_mulb_shift[0]" "gen_mulb_shift[0]" 2 20, 2 20 0, S_0000023eddc969d0;
 .timescale -9 -9;
P_0000023eddcd8c50 .param/l "i" 0 2 20, +C4<00>;
v0000023eddcd76a0_0 .net *"_ivl_0", 0 0, L_0000023eddd3f9a0;  1 drivers
v0000023eddcd77e0_0 .net *"_ivl_1", 7 0, L_0000023eddd3eaa0;  1 drivers
L_0000023eddd3ffd8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000023eddcd7b00_0 .net *"_ivl_4", 3 0, L_0000023eddd3ffd8;  1 drivers
L_0000023eddd40020 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000023eddcd7d80_0 .net/2u *"_ivl_5", 7 0, L_0000023eddd40020;  1 drivers
v0000023eddcd7ba0_0 .net *"_ivl_7", 7 0, L_0000023eddd3fea0;  1 drivers
L_0000023eddd3eaa0 .concat [ 4 4 0 0], o0000023eddceb548, L_0000023eddd3ffd8;
L_0000023eddd3fea0 .functor MUXZ 8, L_0000023eddd40020, L_0000023eddd3eaa0, L_0000023eddd3f9a0, C4<>;
S_0000023eddc96cf0 .scope generate, "gen_mulb_shift[1]" "gen_mulb_shift[1]" 2 20, 2 20 0, S_0000023eddc969d0;
 .timescale -9 -9;
P_0000023eddcd8dd0 .param/l "i" 0 2 20, +C4<01>;
v0000023eddcd7ec0_0 .net *"_ivl_0", 0 0, L_0000023eddd3e000;  1 drivers
v0000023eddcd7880_0 .net *"_ivl_1", 7 0, L_0000023eddd3ef00;  1 drivers
L_0000023eddd400f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000023eddcd7a60_0 .net/2u *"_ivl_11", 7 0, L_0000023eddd400f8;  1 drivers
v0000023eddcd7f60_0 .net *"_ivl_13", 7 0, L_0000023eddd3ee60;  1 drivers
L_0000023eddd40068 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000023eddcd8140_0 .net *"_ivl_4", 3 0, L_0000023eddd40068;  1 drivers
v0000023eddcd81e0_0 .net *"_ivl_5", 7 0, L_0000023eddd3e460;  1 drivers
v0000023eddcd7740_0 .net *"_ivl_7", 6 0, L_0000023eddd3f2c0;  1 drivers
L_0000023eddd400b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023eddcd79c0_0 .net *"_ivl_9", 0 0, L_0000023eddd400b0;  1 drivers
L_0000023eddd3ef00 .concat [ 4 4 0 0], o0000023eddceb548, L_0000023eddd40068;
L_0000023eddd3f2c0 .part L_0000023eddd3ef00, 0, 7;
L_0000023eddd3e460 .concat [ 1 7 0 0], L_0000023eddd400b0, L_0000023eddd3f2c0;
L_0000023eddd3ee60 .functor MUXZ 8, L_0000023eddd400f8, L_0000023eddd3e460, L_0000023eddd3e000, C4<>;
S_0000023eddce2e40 .scope generate, "gen_mulb_shift[2]" "gen_mulb_shift[2]" 2 20, 2 20 0, S_0000023eddc969d0;
 .timescale -9 -9;
P_0000023eddcd9390 .param/l "i" 0 2 20, +C4<010>;
v0000023eddcd7c40_0 .net *"_ivl_0", 0 0, L_0000023eddd3e1e0;  1 drivers
v0000023eddd3f040_0 .net *"_ivl_1", 7 0, L_0000023eddd3f720;  1 drivers
L_0000023eddd401d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000023eddd3e320_0 .net/2u *"_ivl_11", 7 0, L_0000023eddd401d0;  1 drivers
v0000023eddd3e8c0_0 .net *"_ivl_13", 7 0, L_0000023eddd3edc0;  1 drivers
L_0000023eddd40140 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000023eddd3e0a0_0 .net *"_ivl_4", 3 0, L_0000023eddd40140;  1 drivers
v0000023eddd3f0e0_0 .net *"_ivl_5", 7 0, L_0000023eddd3fb80;  1 drivers
v0000023eddd3e640_0 .net *"_ivl_7", 5 0, L_0000023eddd3e280;  1 drivers
L_0000023eddd40188 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023eddd3fae0_0 .net *"_ivl_9", 1 0, L_0000023eddd40188;  1 drivers
L_0000023eddd3f720 .concat [ 4 4 0 0], o0000023eddceb548, L_0000023eddd40140;
L_0000023eddd3e280 .part L_0000023eddd3f720, 0, 6;
L_0000023eddd3fb80 .concat [ 2 6 0 0], L_0000023eddd40188, L_0000023eddd3e280;
L_0000023eddd3edc0 .functor MUXZ 8, L_0000023eddd401d0, L_0000023eddd3fb80, L_0000023eddd3e1e0, C4<>;
S_0000023eddce3fe0 .scope generate, "gen_mulb_shift[3]" "gen_mulb_shift[3]" 2 20, 2 20 0, S_0000023eddc969d0;
 .timescale -9 -9;
P_0000023eddcd94d0 .param/l "i" 0 2 20, +C4<011>;
v0000023eddd3fcc0_0 .net *"_ivl_0", 0 0, L_0000023eddd3f7c0;  1 drivers
v0000023eddd3ea00_0 .net *"_ivl_1", 7 0, L_0000023eddd3fd60;  1 drivers
L_0000023eddd402a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000023eddd3ec80_0 .net/2u *"_ivl_11", 7 0, L_0000023eddd402a8;  1 drivers
v0000023eddd3e820_0 .net *"_ivl_13", 7 0, L_0000023eddd3f400;  1 drivers
L_0000023eddd40218 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000023eddd3e500_0 .net *"_ivl_4", 3 0, L_0000023eddd40218;  1 drivers
v0000023eddd3f540_0 .net *"_ivl_5", 7 0, L_0000023eddd3fc20;  1 drivers
v0000023eddd3f180_0 .net *"_ivl_7", 4 0, L_0000023eddd3e5a0;  1 drivers
L_0000023eddd40260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000023eddd3ed20_0 .net *"_ivl_9", 2 0, L_0000023eddd40260;  1 drivers
L_0000023eddd3fd60 .concat [ 4 4 0 0], o0000023eddceb548, L_0000023eddd40218;
L_0000023eddd3e5a0 .part L_0000023eddd3fd60, 0, 5;
L_0000023eddd3fc20 .concat [ 3 5 0 0], L_0000023eddd40260, L_0000023eddd3e5a0;
L_0000023eddd3f400 .functor MUXZ 8, L_0000023eddd402a8, L_0000023eddd3fc20, L_0000023eddd3f7c0, C4<>;
    .scope S_0000023eddc969d0;
T_0 ;
    %wait E_0000023eddcd9310;
    %load/vec4 v0000023eddd3f360_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023eddd3e140_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023eddd3f900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023eddd3fe00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023eddd3f220_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000023eddd3f220_0;
    %parti/s 8, 8, 5;
    %add;
    %assign/vec4 v0000023eddd3e140_0, 0;
    %load/vec4 v0000023eddd3f220_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000023eddd3f220_0;
    %parti/s 8, 24, 6;
    %add;
    %assign/vec4 v0000023eddd3f900_0, 0;
    %load/vec4 v0000023eddd3e140_0;
    %load/vec4 v0000023eddd3f900_0;
    %add;
    %assign/vec4 v0000023eddd3fe00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "multi_pipe.v";
