Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul  4 13:15:15 2019
| Host         : DESKTOP-GB20E3M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            2 |
|      8 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+----------------------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal            |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------+----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                     |                                        |                1 |              2 |
|  clk_IBUF_BUFG | myca2_use/contador/flip_reg[3]_0[0] | myca2_use/contador/SR[0]               |                1 |              4 |
|  clk_IBUF_BUFG | myca2_use/contador/E[0]             | clr_IBUF                               |                1 |              4 |
|  clk_IBUF_BUFG | contador/E[0]                       | clr_IBUF                               |                2 |              8 |
|  clk_IBUF_BUFG | myca2_use/contador/flip             | clr_IBUF                               |                2 |              8 |
|  clk_IBUF_BUFG |                                     | display7seg/refresh_counter[0]_i_1_n_0 |                8 |             32 |
+----------------+-------------------------------------+----------------------------------------+------------------+----------------+


