// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="correlateTopSynch,hls_ip_2017_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.035625,HLS_SYN_LAT=6,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=1,HLS_SYN_FF=6629,HLS_SYN_LUT=8659}" *)

module correlateTopSynch (
        ap_clk,
        ap_rst_n,
        i_data_TDATA,
        i_data_TVALID,
        i_data_TREADY,
        i_data_TLAST,
        o_data_TDATA,
        o_data_TVALID,
        o_data_TREADY,
        o_data_TLAST
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst_n;
input  [31:0] i_data_TDATA;
input   i_data_TVALID;
output   i_data_TREADY;
input  [0:0] i_data_TLAST;
output  [31:0] o_data_TDATA;
output   o_data_TVALID;
input   o_data_TREADY;
output  [0:0] o_data_TLAST;

reg    ap_rst_n_inv;
reg   [31:0] i_data_V_data_V_0_data_out;
wire    i_data_V_data_V_0_vld_in;
wire    i_data_V_data_V_0_vld_out;
wire    i_data_V_data_V_0_ack_in;
reg    i_data_V_data_V_0_ack_out;
reg   [31:0] i_data_V_data_V_0_payload_A;
reg   [31:0] i_data_V_data_V_0_payload_B;
reg    i_data_V_data_V_0_sel_rd;
reg    i_data_V_data_V_0_sel_wr;
wire    i_data_V_data_V_0_sel;
wire    i_data_V_data_V_0_load_A;
wire    i_data_V_data_V_0_load_B;
reg   [1:0] i_data_V_data_V_0_state;
wire    i_data_V_data_V_0_state_cmp_full;
reg   [0:0] i_data_V_last_V_0_data_out;
wire    i_data_V_last_V_0_vld_in;
wire    i_data_V_last_V_0_vld_out;
wire    i_data_V_last_V_0_ack_in;
reg    i_data_V_last_V_0_ack_out;
reg   [0:0] i_data_V_last_V_0_payload_A;
reg   [0:0] i_data_V_last_V_0_payload_B;
reg    i_data_V_last_V_0_sel_rd;
reg    i_data_V_last_V_0_sel_wr;
wire    i_data_V_last_V_0_sel;
wire    i_data_V_last_V_0_load_A;
wire    i_data_V_last_V_0_load_B;
reg   [1:0] i_data_V_last_V_0_state;
wire    i_data_V_last_V_0_state_cmp_full;
reg   [31:0] o_data_V_data_V_1_data_in;
reg   [31:0] o_data_V_data_V_1_data_out;
reg    o_data_V_data_V_1_vld_in;
wire    o_data_V_data_V_1_vld_out;
wire    o_data_V_data_V_1_ack_in;
wire    o_data_V_data_V_1_ack_out;
reg   [31:0] o_data_V_data_V_1_payload_A;
reg   [31:0] o_data_V_data_V_1_payload_B;
reg    o_data_V_data_V_1_sel_rd;
reg    o_data_V_data_V_1_sel_wr;
wire    o_data_V_data_V_1_sel;
wire    o_data_V_data_V_1_load_A;
wire    o_data_V_data_V_1_load_B;
reg   [1:0] o_data_V_data_V_1_state;
wire    o_data_V_data_V_1_state_cmp_full;
reg   [0:0] o_data_V_last_V_1_data_out;
reg    o_data_V_last_V_1_vld_in;
wire    o_data_V_last_V_1_vld_out;
wire    o_data_V_last_V_1_ack_in;
wire    o_data_V_last_V_1_ack_out;
reg   [0:0] o_data_V_last_V_1_payload_A;
reg   [0:0] o_data_V_last_V_1_payload_B;
reg    o_data_V_last_V_1_sel_rd;
reg    o_data_V_last_V_1_sel_wr;
wire    o_data_V_last_V_1_sel;
wire    o_data_V_last_V_1_load_A;
wire    o_data_V_last_V_1_load_B;
reg   [1:0] o_data_V_last_V_1_state;
wire    o_data_V_last_V_1_state_cmp_full;
reg   [0:0] currentState;
reg   [3:0] phaseClass_V;
reg   [31:0] loadCount_V;
reg   [15:0] cor_phaseClass0i_V_14;
reg   [15:0] cor_phaseClass0i_V_15;
reg   [15:0] cor_phaseClass0i_V_13;
reg   [15:0] cor_phaseClass0i_V_12;
reg   [15:0] cor_phaseClass0i_V_11;
reg   [15:0] cor_phaseClass0i_V_10;
reg   [15:0] cor_phaseClass0i_V_9;
reg   [15:0] cor_phaseClass0i_V_8;
reg   [15:0] cor_phaseClass0i_V_7;
reg   [15:0] cor_phaseClass0i_V_6;
reg   [15:0] cor_phaseClass0i_V_5;
reg   [15:0] cor_phaseClass0i_V_4;
reg   [15:0] cor_phaseClass0i_V_3;
reg   [15:0] cor_phaseClass0i_V_2;
reg   [15:0] cor_phaseClass0i_V_1;
reg   [15:0] cor_phaseClass0i_V_0;
reg   [15:0] cor_phaseClass1i_V_14;
reg   [15:0] cor_phaseClass1i_V_15;
reg   [15:0] cor_phaseClass1i_V_13;
reg   [15:0] cor_phaseClass1i_V_12;
reg   [15:0] cor_phaseClass1i_V_11;
reg   [15:0] cor_phaseClass1i_V_10;
reg   [15:0] cor_phaseClass1i_V_9;
reg   [15:0] cor_phaseClass1i_V_8;
reg   [15:0] cor_phaseClass1i_V_7;
reg   [15:0] cor_phaseClass1i_V_6;
reg   [15:0] cor_phaseClass1i_V_5;
reg   [15:0] cor_phaseClass1i_V_4;
reg   [15:0] cor_phaseClass1i_V_3;
reg   [15:0] cor_phaseClass1i_V_2;
reg   [15:0] cor_phaseClass1i_V_1;
reg   [15:0] cor_phaseClass1i_V_0;
reg   [15:0] cor_phaseClass2i_V_14;
reg   [15:0] cor_phaseClass2i_V_15;
reg   [15:0] cor_phaseClass2i_V_13;
reg   [15:0] cor_phaseClass2i_V_12;
reg   [15:0] cor_phaseClass2i_V_11;
reg   [15:0] cor_phaseClass2i_V_10;
reg   [15:0] cor_phaseClass2i_V_9;
reg   [15:0] cor_phaseClass2i_V_8;
reg   [15:0] cor_phaseClass2i_V_7;
reg   [15:0] cor_phaseClass2i_V_6;
reg   [15:0] cor_phaseClass2i_V_5;
reg   [15:0] cor_phaseClass2i_V_4;
reg   [15:0] cor_phaseClass2i_V_3;
reg   [15:0] cor_phaseClass2i_V_2;
reg   [15:0] cor_phaseClass2i_V_1;
reg   [15:0] cor_phaseClass2i_V_0;
reg   [15:0] cor_phaseClass3i_V_14;
reg   [15:0] cor_phaseClass3i_V_15;
reg   [15:0] cor_phaseClass3i_V_13;
reg   [15:0] cor_phaseClass3i_V_12;
reg   [15:0] cor_phaseClass3i_V_11;
reg   [15:0] cor_phaseClass3i_V_10;
reg   [15:0] cor_phaseClass3i_V_9;
reg   [15:0] cor_phaseClass3i_V_8;
reg   [15:0] cor_phaseClass3i_V_7;
reg   [15:0] cor_phaseClass3i_V_6;
reg   [15:0] cor_phaseClass3i_V_5;
reg   [15:0] cor_phaseClass3i_V_4;
reg   [15:0] cor_phaseClass3i_V_3;
reg   [15:0] cor_phaseClass3i_V_2;
reg   [15:0] cor_phaseClass3i_V_1;
reg   [15:0] cor_phaseClass3i_V_0;
reg   [15:0] cor_phaseClass4i_V_14;
reg   [15:0] cor_phaseClass4i_V_15;
reg   [15:0] cor_phaseClass4i_V_13;
reg   [15:0] cor_phaseClass4i_V_12;
reg   [15:0] cor_phaseClass4i_V_11;
reg   [15:0] cor_phaseClass4i_V_10;
reg   [15:0] cor_phaseClass4i_V_9;
reg   [15:0] cor_phaseClass4i_V_8;
reg   [15:0] cor_phaseClass4i_V_7;
reg   [15:0] cor_phaseClass4i_V_6;
reg   [15:0] cor_phaseClass4i_V_5;
reg   [15:0] cor_phaseClass4i_V_4;
reg   [15:0] cor_phaseClass4i_V_3;
reg   [15:0] cor_phaseClass4i_V_2;
reg   [15:0] cor_phaseClass4i_V_1;
reg   [15:0] cor_phaseClass4i_V_0;
reg   [15:0] cor_phaseClass5i_V_14;
reg   [15:0] cor_phaseClass5i_V_15;
reg   [15:0] cor_phaseClass5i_V_13;
reg   [15:0] cor_phaseClass5i_V_12;
reg   [15:0] cor_phaseClass5i_V_11;
reg   [15:0] cor_phaseClass5i_V_10;
reg   [15:0] cor_phaseClass5i_V_9;
reg   [15:0] cor_phaseClass5i_V_8;
reg   [15:0] cor_phaseClass5i_V_7;
reg   [15:0] cor_phaseClass5i_V_6;
reg   [15:0] cor_phaseClass5i_V_5;
reg   [15:0] cor_phaseClass5i_V_4;
reg   [15:0] cor_phaseClass5i_V_3;
reg   [15:0] cor_phaseClass5i_V_2;
reg   [15:0] cor_phaseClass5i_V_1;
reg   [15:0] cor_phaseClass5i_V_0;
reg   [15:0] cor_phaseClass6i_V_14;
reg   [15:0] cor_phaseClass6i_V_15;
reg   [15:0] cor_phaseClass6i_V_13;
reg   [15:0] cor_phaseClass6i_V_12;
reg   [15:0] cor_phaseClass6i_V_11;
reg   [15:0] cor_phaseClass6i_V_10;
reg   [15:0] cor_phaseClass6i_V_9;
reg   [15:0] cor_phaseClass6i_V_8;
reg   [15:0] cor_phaseClass6i_V_7;
reg   [15:0] cor_phaseClass6i_V_6;
reg   [15:0] cor_phaseClass6i_V_5;
reg   [15:0] cor_phaseClass6i_V_4;
reg   [15:0] cor_phaseClass6i_V_3;
reg   [15:0] cor_phaseClass6i_V_2;
reg   [15:0] cor_phaseClass6i_V_1;
reg   [15:0] cor_phaseClass6i_V_0;
reg   [15:0] cor_phaseClass7i_V_14;
reg   [15:0] cor_phaseClass7i_V_15;
reg   [15:0] cor_phaseClass7i_V_13;
reg   [15:0] cor_phaseClass7i_V_12;
reg   [15:0] cor_phaseClass7i_V_11;
reg   [15:0] cor_phaseClass7i_V_10;
reg   [15:0] cor_phaseClass7i_V_9;
reg   [15:0] cor_phaseClass7i_V_8;
reg   [15:0] cor_phaseClass7i_V_7;
reg   [15:0] cor_phaseClass7i_V_6;
reg   [15:0] cor_phaseClass7i_V_5;
reg   [15:0] cor_phaseClass7i_V_4;
reg   [15:0] cor_phaseClass7i_V_3;
reg   [15:0] cor_phaseClass7i_V_2;
reg   [15:0] cor_phaseClass7i_V_1;
reg   [15:0] cor_phaseClass7i_V_0;
reg   [15:0] cor_phaseClass8i_V_14;
reg   [15:0] cor_phaseClass8i_V_15;
reg   [15:0] cor_phaseClass8i_V_13;
reg   [15:0] cor_phaseClass8i_V_12;
reg   [15:0] cor_phaseClass8i_V_11;
reg   [15:0] cor_phaseClass8i_V_10;
reg   [15:0] cor_phaseClass8i_V_9;
reg   [15:0] cor_phaseClass8i_V_8;
reg   [15:0] cor_phaseClass8i_V_7;
reg   [15:0] cor_phaseClass8i_V_6;
reg   [15:0] cor_phaseClass8i_V_5;
reg   [15:0] cor_phaseClass8i_V_4;
reg   [15:0] cor_phaseClass8i_V_3;
reg   [15:0] cor_phaseClass8i_V_2;
reg   [15:0] cor_phaseClass8i_V_1;
reg   [15:0] cor_phaseClass8i_V_0;
reg   [15:0] cor_phaseClass9i_V_14;
reg   [15:0] cor_phaseClass9i_V_15;
reg   [15:0] cor_phaseClass9i_V_13;
reg   [15:0] cor_phaseClass9i_V_12;
reg   [15:0] cor_phaseClass9i_V_11;
reg   [15:0] cor_phaseClass9i_V_10;
reg   [15:0] cor_phaseClass9i_V_9;
reg   [15:0] cor_phaseClass9i_V_8;
reg   [15:0] cor_phaseClass9i_V_7;
reg   [15:0] cor_phaseClass9i_V_6;
reg   [15:0] cor_phaseClass9i_V_5;
reg   [15:0] cor_phaseClass9i_V_4;
reg   [15:0] cor_phaseClass9i_V_3;
reg   [15:0] cor_phaseClass9i_V_2;
reg   [15:0] cor_phaseClass9i_V_1;
reg   [15:0] cor_phaseClass9i_V_0;
reg   [15:0] cor_phaseClass10i_V_14;
reg   [15:0] cor_phaseClass10i_V_15;
reg   [15:0] cor_phaseClass10i_V_13;
reg   [15:0] cor_phaseClass10i_V_12;
reg   [15:0] cor_phaseClass10i_V_11;
reg   [15:0] cor_phaseClass10i_V_10;
reg   [15:0] cor_phaseClass10i_V_9;
reg   [15:0] cor_phaseClass10i_V_8;
reg   [15:0] cor_phaseClass10i_V_7;
reg   [15:0] cor_phaseClass10i_V_6;
reg   [15:0] cor_phaseClass10i_V_5;
reg   [15:0] cor_phaseClass10i_V_4;
reg   [15:0] cor_phaseClass10i_V_3;
reg   [15:0] cor_phaseClass10i_V_2;
reg   [15:0] cor_phaseClass10i_V_1;
reg   [15:0] cor_phaseClass10i_V_s;
reg   [15:0] cor_phaseClass11i_V_14;
reg   [15:0] cor_phaseClass11i_V_15;
reg   [15:0] cor_phaseClass11i_V_13;
reg   [15:0] cor_phaseClass11i_V_12;
reg   [15:0] cor_phaseClass11i_V_11;
reg   [15:0] cor_phaseClass11i_V_10;
reg   [15:0] cor_phaseClass11i_V_9;
reg   [15:0] cor_phaseClass11i_V_8;
reg   [15:0] cor_phaseClass11i_V_7;
reg   [15:0] cor_phaseClass11i_V_6;
reg   [15:0] cor_phaseClass11i_V_5;
reg   [15:0] cor_phaseClass11i_V_4;
reg   [15:0] cor_phaseClass11i_V_3;
reg   [15:0] cor_phaseClass11i_V_2;
reg   [15:0] cor_phaseClass11i_V_1;
reg   [15:0] cor_phaseClass11i_V_s;
reg   [15:0] cor_phaseClass12i_V_14;
reg   [15:0] cor_phaseClass12i_V_15;
reg   [15:0] cor_phaseClass12i_V_13;
reg   [15:0] cor_phaseClass12i_V_12;
reg   [15:0] cor_phaseClass12i_V_11;
reg   [15:0] cor_phaseClass12i_V_10;
reg   [15:0] cor_phaseClass12i_V_9;
reg   [15:0] cor_phaseClass12i_V_8;
reg   [15:0] cor_phaseClass12i_V_7;
reg   [15:0] cor_phaseClass12i_V_6;
reg   [15:0] cor_phaseClass12i_V_5;
reg   [15:0] cor_phaseClass12i_V_4;
reg   [15:0] cor_phaseClass12i_V_3;
reg   [15:0] cor_phaseClass12i_V_2;
reg   [15:0] cor_phaseClass12i_V_1;
reg   [15:0] cor_phaseClass12i_V_s;
reg   [15:0] cor_phaseClass13i_V_14;
reg   [15:0] cor_phaseClass13i_V_15;
reg   [15:0] cor_phaseClass13i_V_13;
reg   [15:0] cor_phaseClass13i_V_12;
reg   [15:0] cor_phaseClass13i_V_11;
reg   [15:0] cor_phaseClass13i_V_10;
reg   [15:0] cor_phaseClass13i_V_9;
reg   [15:0] cor_phaseClass13i_V_8;
reg   [15:0] cor_phaseClass13i_V_7;
reg   [15:0] cor_phaseClass13i_V_6;
reg   [15:0] cor_phaseClass13i_V_5;
reg   [15:0] cor_phaseClass13i_V_4;
reg   [15:0] cor_phaseClass13i_V_3;
reg   [15:0] cor_phaseClass13i_V_2;
reg   [15:0] cor_phaseClass13i_V_1;
reg   [15:0] cor_phaseClass13i_V_s;
reg   [15:0] cor_phaseClass14i_V_14;
reg   [15:0] cor_phaseClass14i_V_15;
reg   [15:0] cor_phaseClass14i_V_13;
reg   [15:0] cor_phaseClass14i_V_12;
reg   [15:0] cor_phaseClass14i_V_11;
reg   [15:0] cor_phaseClass14i_V_10;
reg   [15:0] cor_phaseClass14i_V_9;
reg   [15:0] cor_phaseClass14i_V_8;
reg   [15:0] cor_phaseClass14i_V_7;
reg   [15:0] cor_phaseClass14i_V_6;
reg   [15:0] cor_phaseClass14i_V_5;
reg   [15:0] cor_phaseClass14i_V_4;
reg   [15:0] cor_phaseClass14i_V_3;
reg   [15:0] cor_phaseClass14i_V_2;
reg   [15:0] cor_phaseClass14i_V_1;
reg   [15:0] cor_phaseClass14i_V_s;
reg   [15:0] cor_phaseClass15i_V_14;
reg   [15:0] cor_phaseClass15i_V_15;
reg   [15:0] cor_phaseClass15i_V_13;
reg   [15:0] cor_phaseClass15i_V_12;
reg   [15:0] cor_phaseClass15i_V_11;
reg   [15:0] cor_phaseClass15i_V_10;
reg   [15:0] cor_phaseClass15i_V_9;
reg   [15:0] cor_phaseClass15i_V_8;
reg   [15:0] cor_phaseClass15i_V_7;
reg   [15:0] cor_phaseClass15i_V_6;
reg   [15:0] cor_phaseClass15i_V_5;
reg   [15:0] cor_phaseClass15i_V_4;
reg   [15:0] cor_phaseClass15i_V_3;
reg   [15:0] cor_phaseClass15i_V_2;
reg   [15:0] cor_phaseClass15i_V_1;
reg   [15:0] cor_phaseClass15i_V_s;
reg    i_data_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state2;
reg    o_data_TDATA_blk_n;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_5_fu_2750_p2;
wire    ap_CS_fsm_state6;
reg   [0:0] currentState_load_reg_2761;
reg   [0:0] tmp_5_reg_2783;
wire   [0:0] currentState_load_load_fu_2655_p1;
wire    ap_CS_fsm_state1;
reg   [3:0] phaseClass_V_load_reg_2765;
reg   [0:0] tmp_last_V_reg_2772;
wire   [31:0] grp_correlatorSynch_fu_1107_ap_return;
reg   [31:0] out_sample_data_V_reg_2777;
wire    ap_CS_fsm_state4;
wire    grp_correlatorSynch_fu_1107_ap_done;
reg    ap_block_state5_io;
wire    grp_correlatorSynch_fu_1107_ap_start;
wire    grp_correlatorSynch_fu_1107_ap_idle;
wire    grp_correlatorSynch_fu_1107_ap_ready;
reg    StgValue_70_shiftPhaseClassSynch_fu_1624_ap_start;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_ap_done;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_ap_idle;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_ap_ready;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_newValuei_V;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_newValueq_V;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_14_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_14_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_15;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_15_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_13_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_13_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_12_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_12_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_11_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_11_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_10_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_10_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_9_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_9_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_8_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_8_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_7_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_7_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_6_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_6_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_5_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_5_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_4_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_4_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_3_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_3_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_2_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_2_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_1_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_1_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_0_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_0_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_14_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_14_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_15;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_15_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_13_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_13_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_12_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_12_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_11_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_11_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_10_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_10_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_9_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_9_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_8_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_8_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_7_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_7_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_6_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_6_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_5_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_5_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_4_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_4_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_3_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_3_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_2_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_2_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_1_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_1_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_0_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_0_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_14_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_14_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_15;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_15_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_13_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_13_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_12_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_12_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_11_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_11_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_10_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_10_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_9_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_9_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_8_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_8_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_7_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_7_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_6_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_6_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_5_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_5_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_4_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_4_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_3_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_3_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_2_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_2_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_1_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_1_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_0_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_0_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_14_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_14_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_15;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_15_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_13_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_13_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_12_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_12_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_11_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_11_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_10_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_10_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_9_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_9_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_8_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_8_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_7_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_7_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_6_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_6_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_5_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_5_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_4_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_4_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_3_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_3_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_2_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_2_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_1_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_1_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_0_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_0_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_14_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_14_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_15;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_15_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_13_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_13_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_12_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_12_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_11_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_11_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_10_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_10_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_9_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_9_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_8_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_8_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_7_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_7_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_6_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_6_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_5_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_5_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_4_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_4_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_3_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_3_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_2_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_2_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_1_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_1_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_0_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_0_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_14_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_14_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_15;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_15_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_13_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_13_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_12_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_12_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_11_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_11_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_10_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_10_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_9_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_9_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_8_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_8_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_7_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_7_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_6_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_6_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_5_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_5_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_4_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_4_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_3_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_3_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_2_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_2_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_1_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_1_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_0_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_0_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_14_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_14_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_15;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_15_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_13_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_13_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_12_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_12_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_11_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_11_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_10_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_10_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_9_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_9_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_8_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_8_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_7_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_7_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_6_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_6_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_5_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_5_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_4_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_4_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_3_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_3_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_2_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_2_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_1_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_1_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_0_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_0_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_14_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_14_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_15;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_15_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_13_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_13_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_12_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_12_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_11_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_11_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_10_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_10_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_9_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_9_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_8_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_8_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_7_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_7_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_6_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_6_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_5_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_5_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_4_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_4_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_3_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_3_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_2_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_2_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_1_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_1_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_0_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_0_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_14_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_14_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_15;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_15_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_13_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_13_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_12_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_12_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_11_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_11_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_10_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_10_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_9_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_9_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_8_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_8_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_7_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_7_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_6_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_6_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_5_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_5_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_4_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_4_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_3_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_3_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_2_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_2_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_1_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_1_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_0_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_0_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_14_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_14_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_15;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_15_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_13_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_13_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_12_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_12_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_11_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_11_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_10_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_10_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_9_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_9_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_8_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_8_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_7_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_7_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_6_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_6_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_5_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_5_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_4_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_4_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_3_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_3_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_2_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_2_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_1_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_1_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_0_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_0_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_14_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_14_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_15;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_15_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_13_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_13_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_12_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_12_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_11_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_11_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_10_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_10_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_9_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_9_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_8_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_8_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_7_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_7_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_6_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_6_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_5_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_5_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_4_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_4_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_3_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_3_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_2_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_2_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_1_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_1_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_s_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_s_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_14_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_14_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_15;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_15_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_13_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_13_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_12_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_12_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_11_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_11_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_10_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_10_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_9_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_9_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_8_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_8_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_7_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_7_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_6_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_6_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_5_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_5_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_4_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_4_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_3_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_3_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_2_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_2_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_1_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_1_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_s_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_s_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_14_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_14_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_15;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_15_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_13_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_13_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_12_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_12_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_11_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_11_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_10_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_10_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_9_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_9_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_8_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_8_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_7_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_7_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_6_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_6_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_5_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_5_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_4_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_4_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_3_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_3_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_2_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_2_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_1_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_1_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_s_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_s_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_14_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_14_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_15;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_15_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_13_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_13_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_12_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_12_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_11_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_11_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_10_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_10_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_9_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_9_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_8_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_8_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_7_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_7_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_6_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_6_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_5_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_5_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_4_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_4_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_3_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_3_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_2_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_2_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_1_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_1_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_s_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_s_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_14_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_14_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_15;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_15_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_13_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_13_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_12_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_12_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_11_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_11_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_10_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_10_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_9_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_9_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_8_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_8_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_7_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_7_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_6_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_6_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_5_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_5_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_4_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_4_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_3_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_3_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_2_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_2_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_1_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_1_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_s_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_s_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_14_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_14_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_15;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_15_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_13_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_13_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_12_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_12_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_11_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_11_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_10_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_10_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_9_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_9_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_8_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_8_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_7_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_7_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_6_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_6_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_5_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_5_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_4_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_4_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_3_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_3_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_2_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_2_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_1_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_1_o_ap_vld;
wire   [15:0] StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_s_o;
wire    StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_s_o_ap_vld;
reg    ap_reg_grp_correlatorSynch_fu_1107_ap_start;
wire    ap_CS_fsm_state3;
reg    ap_block_state6;
reg    ap_predicate_op82_write_state6;
reg    ap_predicate_op84_write_state6;
reg    ap_block_state6_io;
wire   [3:0] tmp_4_fu_2723_p2;
wire   [31:0] tmp_2_fu_2738_p2;
reg   [5:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 i_data_V_data_V_0_sel_rd = 1'b0;
#0 i_data_V_data_V_0_sel_wr = 1'b0;
#0 i_data_V_data_V_0_state = 2'd0;
#0 i_data_V_last_V_0_sel_rd = 1'b0;
#0 i_data_V_last_V_0_sel_wr = 1'b0;
#0 i_data_V_last_V_0_state = 2'd0;
#0 o_data_V_data_V_1_sel_rd = 1'b0;
#0 o_data_V_data_V_1_sel_wr = 1'b0;
#0 o_data_V_data_V_1_state = 2'd0;
#0 o_data_V_last_V_1_sel_rd = 1'b0;
#0 o_data_V_last_V_1_sel_wr = 1'b0;
#0 o_data_V_last_V_1_state = 2'd0;
#0 currentState = 1'd0;
#0 phaseClass_V = 4'd0;
#0 loadCount_V = 32'd0;
#0 cor_phaseClass0i_V_14 = 16'd0;
#0 cor_phaseClass0i_V_15 = 16'd0;
#0 cor_phaseClass0i_V_13 = 16'd0;
#0 cor_phaseClass0i_V_12 = 16'd0;
#0 cor_phaseClass0i_V_11 = 16'd0;
#0 cor_phaseClass0i_V_10 = 16'd0;
#0 cor_phaseClass0i_V_9 = 16'd0;
#0 cor_phaseClass0i_V_8 = 16'd0;
#0 cor_phaseClass0i_V_7 = 16'd0;
#0 cor_phaseClass0i_V_6 = 16'd0;
#0 cor_phaseClass0i_V_5 = 16'd0;
#0 cor_phaseClass0i_V_4 = 16'd0;
#0 cor_phaseClass0i_V_3 = 16'd0;
#0 cor_phaseClass0i_V_2 = 16'd0;
#0 cor_phaseClass0i_V_1 = 16'd0;
#0 cor_phaseClass0i_V_0 = 16'd0;
#0 cor_phaseClass1i_V_14 = 16'd0;
#0 cor_phaseClass1i_V_15 = 16'd0;
#0 cor_phaseClass1i_V_13 = 16'd0;
#0 cor_phaseClass1i_V_12 = 16'd0;
#0 cor_phaseClass1i_V_11 = 16'd0;
#0 cor_phaseClass1i_V_10 = 16'd0;
#0 cor_phaseClass1i_V_9 = 16'd0;
#0 cor_phaseClass1i_V_8 = 16'd0;
#0 cor_phaseClass1i_V_7 = 16'd0;
#0 cor_phaseClass1i_V_6 = 16'd0;
#0 cor_phaseClass1i_V_5 = 16'd0;
#0 cor_phaseClass1i_V_4 = 16'd0;
#0 cor_phaseClass1i_V_3 = 16'd0;
#0 cor_phaseClass1i_V_2 = 16'd0;
#0 cor_phaseClass1i_V_1 = 16'd0;
#0 cor_phaseClass1i_V_0 = 16'd0;
#0 cor_phaseClass2i_V_14 = 16'd0;
#0 cor_phaseClass2i_V_15 = 16'd0;
#0 cor_phaseClass2i_V_13 = 16'd0;
#0 cor_phaseClass2i_V_12 = 16'd0;
#0 cor_phaseClass2i_V_11 = 16'd0;
#0 cor_phaseClass2i_V_10 = 16'd0;
#0 cor_phaseClass2i_V_9 = 16'd0;
#0 cor_phaseClass2i_V_8 = 16'd0;
#0 cor_phaseClass2i_V_7 = 16'd0;
#0 cor_phaseClass2i_V_6 = 16'd0;
#0 cor_phaseClass2i_V_5 = 16'd0;
#0 cor_phaseClass2i_V_4 = 16'd0;
#0 cor_phaseClass2i_V_3 = 16'd0;
#0 cor_phaseClass2i_V_2 = 16'd0;
#0 cor_phaseClass2i_V_1 = 16'd0;
#0 cor_phaseClass2i_V_0 = 16'd0;
#0 cor_phaseClass3i_V_14 = 16'd0;
#0 cor_phaseClass3i_V_15 = 16'd0;
#0 cor_phaseClass3i_V_13 = 16'd0;
#0 cor_phaseClass3i_V_12 = 16'd0;
#0 cor_phaseClass3i_V_11 = 16'd0;
#0 cor_phaseClass3i_V_10 = 16'd0;
#0 cor_phaseClass3i_V_9 = 16'd0;
#0 cor_phaseClass3i_V_8 = 16'd0;
#0 cor_phaseClass3i_V_7 = 16'd0;
#0 cor_phaseClass3i_V_6 = 16'd0;
#0 cor_phaseClass3i_V_5 = 16'd0;
#0 cor_phaseClass3i_V_4 = 16'd0;
#0 cor_phaseClass3i_V_3 = 16'd0;
#0 cor_phaseClass3i_V_2 = 16'd0;
#0 cor_phaseClass3i_V_1 = 16'd0;
#0 cor_phaseClass3i_V_0 = 16'd0;
#0 cor_phaseClass4i_V_14 = 16'd0;
#0 cor_phaseClass4i_V_15 = 16'd0;
#0 cor_phaseClass4i_V_13 = 16'd0;
#0 cor_phaseClass4i_V_12 = 16'd0;
#0 cor_phaseClass4i_V_11 = 16'd0;
#0 cor_phaseClass4i_V_10 = 16'd0;
#0 cor_phaseClass4i_V_9 = 16'd0;
#0 cor_phaseClass4i_V_8 = 16'd0;
#0 cor_phaseClass4i_V_7 = 16'd0;
#0 cor_phaseClass4i_V_6 = 16'd0;
#0 cor_phaseClass4i_V_5 = 16'd0;
#0 cor_phaseClass4i_V_4 = 16'd0;
#0 cor_phaseClass4i_V_3 = 16'd0;
#0 cor_phaseClass4i_V_2 = 16'd0;
#0 cor_phaseClass4i_V_1 = 16'd0;
#0 cor_phaseClass4i_V_0 = 16'd0;
#0 cor_phaseClass5i_V_14 = 16'd0;
#0 cor_phaseClass5i_V_15 = 16'd0;
#0 cor_phaseClass5i_V_13 = 16'd0;
#0 cor_phaseClass5i_V_12 = 16'd0;
#0 cor_phaseClass5i_V_11 = 16'd0;
#0 cor_phaseClass5i_V_10 = 16'd0;
#0 cor_phaseClass5i_V_9 = 16'd0;
#0 cor_phaseClass5i_V_8 = 16'd0;
#0 cor_phaseClass5i_V_7 = 16'd0;
#0 cor_phaseClass5i_V_6 = 16'd0;
#0 cor_phaseClass5i_V_5 = 16'd0;
#0 cor_phaseClass5i_V_4 = 16'd0;
#0 cor_phaseClass5i_V_3 = 16'd0;
#0 cor_phaseClass5i_V_2 = 16'd0;
#0 cor_phaseClass5i_V_1 = 16'd0;
#0 cor_phaseClass5i_V_0 = 16'd0;
#0 cor_phaseClass6i_V_14 = 16'd0;
#0 cor_phaseClass6i_V_15 = 16'd0;
#0 cor_phaseClass6i_V_13 = 16'd0;
#0 cor_phaseClass6i_V_12 = 16'd0;
#0 cor_phaseClass6i_V_11 = 16'd0;
#0 cor_phaseClass6i_V_10 = 16'd0;
#0 cor_phaseClass6i_V_9 = 16'd0;
#0 cor_phaseClass6i_V_8 = 16'd0;
#0 cor_phaseClass6i_V_7 = 16'd0;
#0 cor_phaseClass6i_V_6 = 16'd0;
#0 cor_phaseClass6i_V_5 = 16'd0;
#0 cor_phaseClass6i_V_4 = 16'd0;
#0 cor_phaseClass6i_V_3 = 16'd0;
#0 cor_phaseClass6i_V_2 = 16'd0;
#0 cor_phaseClass6i_V_1 = 16'd0;
#0 cor_phaseClass6i_V_0 = 16'd0;
#0 cor_phaseClass7i_V_14 = 16'd0;
#0 cor_phaseClass7i_V_15 = 16'd0;
#0 cor_phaseClass7i_V_13 = 16'd0;
#0 cor_phaseClass7i_V_12 = 16'd0;
#0 cor_phaseClass7i_V_11 = 16'd0;
#0 cor_phaseClass7i_V_10 = 16'd0;
#0 cor_phaseClass7i_V_9 = 16'd0;
#0 cor_phaseClass7i_V_8 = 16'd0;
#0 cor_phaseClass7i_V_7 = 16'd0;
#0 cor_phaseClass7i_V_6 = 16'd0;
#0 cor_phaseClass7i_V_5 = 16'd0;
#0 cor_phaseClass7i_V_4 = 16'd0;
#0 cor_phaseClass7i_V_3 = 16'd0;
#0 cor_phaseClass7i_V_2 = 16'd0;
#0 cor_phaseClass7i_V_1 = 16'd0;
#0 cor_phaseClass7i_V_0 = 16'd0;
#0 cor_phaseClass8i_V_14 = 16'd0;
#0 cor_phaseClass8i_V_15 = 16'd0;
#0 cor_phaseClass8i_V_13 = 16'd0;
#0 cor_phaseClass8i_V_12 = 16'd0;
#0 cor_phaseClass8i_V_11 = 16'd0;
#0 cor_phaseClass8i_V_10 = 16'd0;
#0 cor_phaseClass8i_V_9 = 16'd0;
#0 cor_phaseClass8i_V_8 = 16'd0;
#0 cor_phaseClass8i_V_7 = 16'd0;
#0 cor_phaseClass8i_V_6 = 16'd0;
#0 cor_phaseClass8i_V_5 = 16'd0;
#0 cor_phaseClass8i_V_4 = 16'd0;
#0 cor_phaseClass8i_V_3 = 16'd0;
#0 cor_phaseClass8i_V_2 = 16'd0;
#0 cor_phaseClass8i_V_1 = 16'd0;
#0 cor_phaseClass8i_V_0 = 16'd0;
#0 cor_phaseClass9i_V_14 = 16'd0;
#0 cor_phaseClass9i_V_15 = 16'd0;
#0 cor_phaseClass9i_V_13 = 16'd0;
#0 cor_phaseClass9i_V_12 = 16'd0;
#0 cor_phaseClass9i_V_11 = 16'd0;
#0 cor_phaseClass9i_V_10 = 16'd0;
#0 cor_phaseClass9i_V_9 = 16'd0;
#0 cor_phaseClass9i_V_8 = 16'd0;
#0 cor_phaseClass9i_V_7 = 16'd0;
#0 cor_phaseClass9i_V_6 = 16'd0;
#0 cor_phaseClass9i_V_5 = 16'd0;
#0 cor_phaseClass9i_V_4 = 16'd0;
#0 cor_phaseClass9i_V_3 = 16'd0;
#0 cor_phaseClass9i_V_2 = 16'd0;
#0 cor_phaseClass9i_V_1 = 16'd0;
#0 cor_phaseClass9i_V_0 = 16'd0;
#0 cor_phaseClass10i_V_14 = 16'd0;
#0 cor_phaseClass10i_V_15 = 16'd0;
#0 cor_phaseClass10i_V_13 = 16'd0;
#0 cor_phaseClass10i_V_12 = 16'd0;
#0 cor_phaseClass10i_V_11 = 16'd0;
#0 cor_phaseClass10i_V_10 = 16'd0;
#0 cor_phaseClass10i_V_9 = 16'd0;
#0 cor_phaseClass10i_V_8 = 16'd0;
#0 cor_phaseClass10i_V_7 = 16'd0;
#0 cor_phaseClass10i_V_6 = 16'd0;
#0 cor_phaseClass10i_V_5 = 16'd0;
#0 cor_phaseClass10i_V_4 = 16'd0;
#0 cor_phaseClass10i_V_3 = 16'd0;
#0 cor_phaseClass10i_V_2 = 16'd0;
#0 cor_phaseClass10i_V_1 = 16'd0;
#0 cor_phaseClass10i_V_s = 16'd0;
#0 cor_phaseClass11i_V_14 = 16'd0;
#0 cor_phaseClass11i_V_15 = 16'd0;
#0 cor_phaseClass11i_V_13 = 16'd0;
#0 cor_phaseClass11i_V_12 = 16'd0;
#0 cor_phaseClass11i_V_11 = 16'd0;
#0 cor_phaseClass11i_V_10 = 16'd0;
#0 cor_phaseClass11i_V_9 = 16'd0;
#0 cor_phaseClass11i_V_8 = 16'd0;
#0 cor_phaseClass11i_V_7 = 16'd0;
#0 cor_phaseClass11i_V_6 = 16'd0;
#0 cor_phaseClass11i_V_5 = 16'd0;
#0 cor_phaseClass11i_V_4 = 16'd0;
#0 cor_phaseClass11i_V_3 = 16'd0;
#0 cor_phaseClass11i_V_2 = 16'd0;
#0 cor_phaseClass11i_V_1 = 16'd0;
#0 cor_phaseClass11i_V_s = 16'd0;
#0 cor_phaseClass12i_V_14 = 16'd0;
#0 cor_phaseClass12i_V_15 = 16'd0;
#0 cor_phaseClass12i_V_13 = 16'd0;
#0 cor_phaseClass12i_V_12 = 16'd0;
#0 cor_phaseClass12i_V_11 = 16'd0;
#0 cor_phaseClass12i_V_10 = 16'd0;
#0 cor_phaseClass12i_V_9 = 16'd0;
#0 cor_phaseClass12i_V_8 = 16'd0;
#0 cor_phaseClass12i_V_7 = 16'd0;
#0 cor_phaseClass12i_V_6 = 16'd0;
#0 cor_phaseClass12i_V_5 = 16'd0;
#0 cor_phaseClass12i_V_4 = 16'd0;
#0 cor_phaseClass12i_V_3 = 16'd0;
#0 cor_phaseClass12i_V_2 = 16'd0;
#0 cor_phaseClass12i_V_1 = 16'd0;
#0 cor_phaseClass12i_V_s = 16'd0;
#0 cor_phaseClass13i_V_14 = 16'd0;
#0 cor_phaseClass13i_V_15 = 16'd0;
#0 cor_phaseClass13i_V_13 = 16'd0;
#0 cor_phaseClass13i_V_12 = 16'd0;
#0 cor_phaseClass13i_V_11 = 16'd0;
#0 cor_phaseClass13i_V_10 = 16'd0;
#0 cor_phaseClass13i_V_9 = 16'd0;
#0 cor_phaseClass13i_V_8 = 16'd0;
#0 cor_phaseClass13i_V_7 = 16'd0;
#0 cor_phaseClass13i_V_6 = 16'd0;
#0 cor_phaseClass13i_V_5 = 16'd0;
#0 cor_phaseClass13i_V_4 = 16'd0;
#0 cor_phaseClass13i_V_3 = 16'd0;
#0 cor_phaseClass13i_V_2 = 16'd0;
#0 cor_phaseClass13i_V_1 = 16'd0;
#0 cor_phaseClass13i_V_s = 16'd0;
#0 cor_phaseClass14i_V_14 = 16'd0;
#0 cor_phaseClass14i_V_15 = 16'd0;
#0 cor_phaseClass14i_V_13 = 16'd0;
#0 cor_phaseClass14i_V_12 = 16'd0;
#0 cor_phaseClass14i_V_11 = 16'd0;
#0 cor_phaseClass14i_V_10 = 16'd0;
#0 cor_phaseClass14i_V_9 = 16'd0;
#0 cor_phaseClass14i_V_8 = 16'd0;
#0 cor_phaseClass14i_V_7 = 16'd0;
#0 cor_phaseClass14i_V_6 = 16'd0;
#0 cor_phaseClass14i_V_5 = 16'd0;
#0 cor_phaseClass14i_V_4 = 16'd0;
#0 cor_phaseClass14i_V_3 = 16'd0;
#0 cor_phaseClass14i_V_2 = 16'd0;
#0 cor_phaseClass14i_V_1 = 16'd0;
#0 cor_phaseClass14i_V_s = 16'd0;
#0 cor_phaseClass15i_V_14 = 16'd0;
#0 cor_phaseClass15i_V_15 = 16'd0;
#0 cor_phaseClass15i_V_13 = 16'd0;
#0 cor_phaseClass15i_V_12 = 16'd0;
#0 cor_phaseClass15i_V_11 = 16'd0;
#0 cor_phaseClass15i_V_10 = 16'd0;
#0 cor_phaseClass15i_V_9 = 16'd0;
#0 cor_phaseClass15i_V_8 = 16'd0;
#0 cor_phaseClass15i_V_7 = 16'd0;
#0 cor_phaseClass15i_V_6 = 16'd0;
#0 cor_phaseClass15i_V_5 = 16'd0;
#0 cor_phaseClass15i_V_4 = 16'd0;
#0 cor_phaseClass15i_V_3 = 16'd0;
#0 cor_phaseClass15i_V_2 = 16'd0;
#0 cor_phaseClass15i_V_1 = 16'd0;
#0 cor_phaseClass15i_V_s = 16'd0;
#0 ap_CS_fsm = 6'd1;
#0 ap_reg_grp_correlatorSynch_fu_1107_ap_start = 1'b0;
end

correlatorSynch grp_correlatorSynch_fu_1107(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_correlatorSynch_fu_1107_ap_start),
    .ap_done(grp_correlatorSynch_fu_1107_ap_done),
    .ap_idle(grp_correlatorSynch_fu_1107_ap_idle),
    .ap_ready(grp_correlatorSynch_fu_1107_ap_ready),
    .phaseClass_V(phaseClass_V_load_reg_2765),
    .cor_phaseClass15i_V_15(cor_phaseClass15i_V_15),
    .cor_phaseClass15i_V_14(cor_phaseClass15i_V_14),
    .cor_phaseClass15i_V_13(cor_phaseClass15i_V_13),
    .cor_phaseClass15i_V_12(cor_phaseClass15i_V_12),
    .cor_phaseClass15i_V_11(cor_phaseClass15i_V_11),
    .cor_phaseClass15i_V_10(cor_phaseClass15i_V_10),
    .cor_phaseClass15i_V_9(cor_phaseClass15i_V_9),
    .cor_phaseClass15i_V_8(cor_phaseClass15i_V_8),
    .cor_phaseClass15i_V_7(cor_phaseClass15i_V_7),
    .cor_phaseClass15i_V_6(cor_phaseClass15i_V_6),
    .cor_phaseClass15i_V_5(cor_phaseClass15i_V_5),
    .cor_phaseClass15i_V_4(cor_phaseClass15i_V_4),
    .cor_phaseClass15i_V_3(cor_phaseClass15i_V_3),
    .cor_phaseClass15i_V_2(cor_phaseClass15i_V_2),
    .cor_phaseClass15i_V_1(cor_phaseClass15i_V_1),
    .cor_phaseClass15i_V_s(cor_phaseClass15i_V_s),
    .cor_phaseClass14i_V_15(cor_phaseClass14i_V_15),
    .cor_phaseClass14i_V_14(cor_phaseClass14i_V_14),
    .cor_phaseClass14i_V_13(cor_phaseClass14i_V_13),
    .cor_phaseClass14i_V_12(cor_phaseClass14i_V_12),
    .cor_phaseClass14i_V_11(cor_phaseClass14i_V_11),
    .cor_phaseClass14i_V_10(cor_phaseClass14i_V_10),
    .cor_phaseClass14i_V_9(cor_phaseClass14i_V_9),
    .cor_phaseClass14i_V_8(cor_phaseClass14i_V_8),
    .cor_phaseClass14i_V_7(cor_phaseClass14i_V_7),
    .cor_phaseClass14i_V_6(cor_phaseClass14i_V_6),
    .cor_phaseClass14i_V_5(cor_phaseClass14i_V_5),
    .cor_phaseClass14i_V_4(cor_phaseClass14i_V_4),
    .cor_phaseClass14i_V_3(cor_phaseClass14i_V_3),
    .cor_phaseClass14i_V_2(cor_phaseClass14i_V_2),
    .cor_phaseClass14i_V_1(cor_phaseClass14i_V_1),
    .cor_phaseClass14i_V_s(cor_phaseClass14i_V_s),
    .cor_phaseClass13i_V_15(cor_phaseClass13i_V_15),
    .cor_phaseClass13i_V_14(cor_phaseClass13i_V_14),
    .cor_phaseClass13i_V_13(cor_phaseClass13i_V_13),
    .cor_phaseClass13i_V_12(cor_phaseClass13i_V_12),
    .cor_phaseClass13i_V_11(cor_phaseClass13i_V_11),
    .cor_phaseClass13i_V_10(cor_phaseClass13i_V_10),
    .cor_phaseClass13i_V_9(cor_phaseClass13i_V_9),
    .cor_phaseClass13i_V_8(cor_phaseClass13i_V_8),
    .cor_phaseClass13i_V_7(cor_phaseClass13i_V_7),
    .cor_phaseClass13i_V_6(cor_phaseClass13i_V_6),
    .cor_phaseClass13i_V_5(cor_phaseClass13i_V_5),
    .cor_phaseClass13i_V_4(cor_phaseClass13i_V_4),
    .cor_phaseClass13i_V_3(cor_phaseClass13i_V_3),
    .cor_phaseClass13i_V_2(cor_phaseClass13i_V_2),
    .cor_phaseClass13i_V_1(cor_phaseClass13i_V_1),
    .cor_phaseClass13i_V_s(cor_phaseClass13i_V_s),
    .cor_phaseClass12i_V_15(cor_phaseClass12i_V_15),
    .cor_phaseClass12i_V_14(cor_phaseClass12i_V_14),
    .cor_phaseClass12i_V_13(cor_phaseClass12i_V_13),
    .cor_phaseClass12i_V_12(cor_phaseClass12i_V_12),
    .cor_phaseClass12i_V_11(cor_phaseClass12i_V_11),
    .cor_phaseClass12i_V_10(cor_phaseClass12i_V_10),
    .cor_phaseClass12i_V_9(cor_phaseClass12i_V_9),
    .cor_phaseClass12i_V_8(cor_phaseClass12i_V_8),
    .cor_phaseClass12i_V_7(cor_phaseClass12i_V_7),
    .cor_phaseClass12i_V_6(cor_phaseClass12i_V_6),
    .cor_phaseClass12i_V_5(cor_phaseClass12i_V_5),
    .cor_phaseClass12i_V_4(cor_phaseClass12i_V_4),
    .cor_phaseClass12i_V_3(cor_phaseClass12i_V_3),
    .cor_phaseClass12i_V_2(cor_phaseClass12i_V_2),
    .cor_phaseClass12i_V_1(cor_phaseClass12i_V_1),
    .cor_phaseClass12i_V_s(cor_phaseClass12i_V_s),
    .cor_phaseClass11i_V_15(cor_phaseClass11i_V_15),
    .cor_phaseClass11i_V_14(cor_phaseClass11i_V_14),
    .cor_phaseClass11i_V_13(cor_phaseClass11i_V_13),
    .cor_phaseClass11i_V_12(cor_phaseClass11i_V_12),
    .cor_phaseClass11i_V_11(cor_phaseClass11i_V_11),
    .cor_phaseClass11i_V_10(cor_phaseClass11i_V_10),
    .cor_phaseClass11i_V_9(cor_phaseClass11i_V_9),
    .cor_phaseClass11i_V_8(cor_phaseClass11i_V_8),
    .cor_phaseClass11i_V_7(cor_phaseClass11i_V_7),
    .cor_phaseClass11i_V_6(cor_phaseClass11i_V_6),
    .cor_phaseClass11i_V_5(cor_phaseClass11i_V_5),
    .cor_phaseClass11i_V_4(cor_phaseClass11i_V_4),
    .cor_phaseClass11i_V_3(cor_phaseClass11i_V_3),
    .cor_phaseClass11i_V_2(cor_phaseClass11i_V_2),
    .cor_phaseClass11i_V_1(cor_phaseClass11i_V_1),
    .cor_phaseClass11i_V_s(cor_phaseClass11i_V_s),
    .cor_phaseClass10i_V_15(cor_phaseClass10i_V_15),
    .cor_phaseClass10i_V_14(cor_phaseClass10i_V_14),
    .cor_phaseClass10i_V_13(cor_phaseClass10i_V_13),
    .cor_phaseClass10i_V_12(cor_phaseClass10i_V_12),
    .cor_phaseClass10i_V_11(cor_phaseClass10i_V_11),
    .cor_phaseClass10i_V_10(cor_phaseClass10i_V_10),
    .cor_phaseClass10i_V_9(cor_phaseClass10i_V_9),
    .cor_phaseClass10i_V_8(cor_phaseClass10i_V_8),
    .cor_phaseClass10i_V_7(cor_phaseClass10i_V_7),
    .cor_phaseClass10i_V_6(cor_phaseClass10i_V_6),
    .cor_phaseClass10i_V_5(cor_phaseClass10i_V_5),
    .cor_phaseClass10i_V_4(cor_phaseClass10i_V_4),
    .cor_phaseClass10i_V_3(cor_phaseClass10i_V_3),
    .cor_phaseClass10i_V_2(cor_phaseClass10i_V_2),
    .cor_phaseClass10i_V_1(cor_phaseClass10i_V_1),
    .cor_phaseClass10i_V_s(cor_phaseClass10i_V_s),
    .cor_phaseClass9i_V_15(cor_phaseClass9i_V_15),
    .cor_phaseClass9i_V_14(cor_phaseClass9i_V_14),
    .cor_phaseClass9i_V_13(cor_phaseClass9i_V_13),
    .cor_phaseClass9i_V_12(cor_phaseClass9i_V_12),
    .cor_phaseClass9i_V_11(cor_phaseClass9i_V_11),
    .cor_phaseClass9i_V_10(cor_phaseClass9i_V_10),
    .cor_phaseClass9i_V_9(cor_phaseClass9i_V_9),
    .cor_phaseClass9i_V_8(cor_phaseClass9i_V_8),
    .cor_phaseClass9i_V_7(cor_phaseClass9i_V_7),
    .cor_phaseClass9i_V_6(cor_phaseClass9i_V_6),
    .cor_phaseClass9i_V_5(cor_phaseClass9i_V_5),
    .cor_phaseClass9i_V_4(cor_phaseClass9i_V_4),
    .cor_phaseClass9i_V_3(cor_phaseClass9i_V_3),
    .cor_phaseClass9i_V_2(cor_phaseClass9i_V_2),
    .cor_phaseClass9i_V_1(cor_phaseClass9i_V_1),
    .cor_phaseClass9i_V_0(cor_phaseClass9i_V_0),
    .cor_phaseClass8i_V_15(cor_phaseClass8i_V_15),
    .cor_phaseClass8i_V_14(cor_phaseClass8i_V_14),
    .cor_phaseClass8i_V_13(cor_phaseClass8i_V_13),
    .cor_phaseClass8i_V_12(cor_phaseClass8i_V_12),
    .cor_phaseClass8i_V_11(cor_phaseClass8i_V_11),
    .cor_phaseClass8i_V_10(cor_phaseClass8i_V_10),
    .cor_phaseClass8i_V_9(cor_phaseClass8i_V_9),
    .cor_phaseClass8i_V_8(cor_phaseClass8i_V_8),
    .cor_phaseClass8i_V_7(cor_phaseClass8i_V_7),
    .cor_phaseClass8i_V_6(cor_phaseClass8i_V_6),
    .cor_phaseClass8i_V_5(cor_phaseClass8i_V_5),
    .cor_phaseClass8i_V_4(cor_phaseClass8i_V_4),
    .cor_phaseClass8i_V_3(cor_phaseClass8i_V_3),
    .cor_phaseClass8i_V_2(cor_phaseClass8i_V_2),
    .cor_phaseClass8i_V_1(cor_phaseClass8i_V_1),
    .cor_phaseClass8i_V_0(cor_phaseClass8i_V_0),
    .cor_phaseClass7i_V_15(cor_phaseClass7i_V_15),
    .cor_phaseClass7i_V_14(cor_phaseClass7i_V_14),
    .cor_phaseClass7i_V_13(cor_phaseClass7i_V_13),
    .cor_phaseClass7i_V_12(cor_phaseClass7i_V_12),
    .cor_phaseClass7i_V_11(cor_phaseClass7i_V_11),
    .cor_phaseClass7i_V_10(cor_phaseClass7i_V_10),
    .cor_phaseClass7i_V_9(cor_phaseClass7i_V_9),
    .cor_phaseClass7i_V_8(cor_phaseClass7i_V_8),
    .cor_phaseClass7i_V_7(cor_phaseClass7i_V_7),
    .cor_phaseClass7i_V_6(cor_phaseClass7i_V_6),
    .cor_phaseClass7i_V_5(cor_phaseClass7i_V_5),
    .cor_phaseClass7i_V_4(cor_phaseClass7i_V_4),
    .cor_phaseClass7i_V_3(cor_phaseClass7i_V_3),
    .cor_phaseClass7i_V_2(cor_phaseClass7i_V_2),
    .cor_phaseClass7i_V_1(cor_phaseClass7i_V_1),
    .cor_phaseClass7i_V_0(cor_phaseClass7i_V_0),
    .cor_phaseClass6i_V_15(cor_phaseClass6i_V_15),
    .cor_phaseClass6i_V_14(cor_phaseClass6i_V_14),
    .cor_phaseClass6i_V_13(cor_phaseClass6i_V_13),
    .cor_phaseClass6i_V_12(cor_phaseClass6i_V_12),
    .cor_phaseClass6i_V_11(cor_phaseClass6i_V_11),
    .cor_phaseClass6i_V_10(cor_phaseClass6i_V_10),
    .cor_phaseClass6i_V_9(cor_phaseClass6i_V_9),
    .cor_phaseClass6i_V_8(cor_phaseClass6i_V_8),
    .cor_phaseClass6i_V_7(cor_phaseClass6i_V_7),
    .cor_phaseClass6i_V_6(cor_phaseClass6i_V_6),
    .cor_phaseClass6i_V_5(cor_phaseClass6i_V_5),
    .cor_phaseClass6i_V_4(cor_phaseClass6i_V_4),
    .cor_phaseClass6i_V_3(cor_phaseClass6i_V_3),
    .cor_phaseClass6i_V_2(cor_phaseClass6i_V_2),
    .cor_phaseClass6i_V_1(cor_phaseClass6i_V_1),
    .cor_phaseClass6i_V_0(cor_phaseClass6i_V_0),
    .cor_phaseClass5i_V_15(cor_phaseClass5i_V_15),
    .cor_phaseClass5i_V_14(cor_phaseClass5i_V_14),
    .cor_phaseClass5i_V_13(cor_phaseClass5i_V_13),
    .cor_phaseClass5i_V_12(cor_phaseClass5i_V_12),
    .cor_phaseClass5i_V_11(cor_phaseClass5i_V_11),
    .cor_phaseClass5i_V_10(cor_phaseClass5i_V_10),
    .cor_phaseClass5i_V_9(cor_phaseClass5i_V_9),
    .cor_phaseClass5i_V_8(cor_phaseClass5i_V_8),
    .cor_phaseClass5i_V_7(cor_phaseClass5i_V_7),
    .cor_phaseClass5i_V_6(cor_phaseClass5i_V_6),
    .cor_phaseClass5i_V_5(cor_phaseClass5i_V_5),
    .cor_phaseClass5i_V_4(cor_phaseClass5i_V_4),
    .cor_phaseClass5i_V_3(cor_phaseClass5i_V_3),
    .cor_phaseClass5i_V_2(cor_phaseClass5i_V_2),
    .cor_phaseClass5i_V_1(cor_phaseClass5i_V_1),
    .cor_phaseClass5i_V_0(cor_phaseClass5i_V_0),
    .cor_phaseClass4i_V_15(cor_phaseClass4i_V_15),
    .cor_phaseClass4i_V_14(cor_phaseClass4i_V_14),
    .cor_phaseClass4i_V_13(cor_phaseClass4i_V_13),
    .cor_phaseClass4i_V_12(cor_phaseClass4i_V_12),
    .cor_phaseClass4i_V_11(cor_phaseClass4i_V_11),
    .cor_phaseClass4i_V_10(cor_phaseClass4i_V_10),
    .cor_phaseClass4i_V_9(cor_phaseClass4i_V_9),
    .cor_phaseClass4i_V_8(cor_phaseClass4i_V_8),
    .cor_phaseClass4i_V_7(cor_phaseClass4i_V_7),
    .cor_phaseClass4i_V_6(cor_phaseClass4i_V_6),
    .cor_phaseClass4i_V_5(cor_phaseClass4i_V_5),
    .cor_phaseClass4i_V_4(cor_phaseClass4i_V_4),
    .cor_phaseClass4i_V_3(cor_phaseClass4i_V_3),
    .cor_phaseClass4i_V_2(cor_phaseClass4i_V_2),
    .cor_phaseClass4i_V_1(cor_phaseClass4i_V_1),
    .cor_phaseClass4i_V_0(cor_phaseClass4i_V_0),
    .cor_phaseClass3i_V_15(cor_phaseClass3i_V_15),
    .cor_phaseClass3i_V_14(cor_phaseClass3i_V_14),
    .cor_phaseClass3i_V_13(cor_phaseClass3i_V_13),
    .cor_phaseClass3i_V_12(cor_phaseClass3i_V_12),
    .cor_phaseClass3i_V_11(cor_phaseClass3i_V_11),
    .cor_phaseClass3i_V_10(cor_phaseClass3i_V_10),
    .cor_phaseClass3i_V_9(cor_phaseClass3i_V_9),
    .cor_phaseClass3i_V_8(cor_phaseClass3i_V_8),
    .cor_phaseClass3i_V_7(cor_phaseClass3i_V_7),
    .cor_phaseClass3i_V_6(cor_phaseClass3i_V_6),
    .cor_phaseClass3i_V_5(cor_phaseClass3i_V_5),
    .cor_phaseClass3i_V_4(cor_phaseClass3i_V_4),
    .cor_phaseClass3i_V_3(cor_phaseClass3i_V_3),
    .cor_phaseClass3i_V_2(cor_phaseClass3i_V_2),
    .cor_phaseClass3i_V_1(cor_phaseClass3i_V_1),
    .cor_phaseClass3i_V_0(cor_phaseClass3i_V_0),
    .cor_phaseClass2i_V_15(cor_phaseClass2i_V_15),
    .cor_phaseClass2i_V_14(cor_phaseClass2i_V_14),
    .cor_phaseClass2i_V_13(cor_phaseClass2i_V_13),
    .cor_phaseClass2i_V_12(cor_phaseClass2i_V_12),
    .cor_phaseClass2i_V_11(cor_phaseClass2i_V_11),
    .cor_phaseClass2i_V_10(cor_phaseClass2i_V_10),
    .cor_phaseClass2i_V_9(cor_phaseClass2i_V_9),
    .cor_phaseClass2i_V_8(cor_phaseClass2i_V_8),
    .cor_phaseClass2i_V_7(cor_phaseClass2i_V_7),
    .cor_phaseClass2i_V_6(cor_phaseClass2i_V_6),
    .cor_phaseClass2i_V_5(cor_phaseClass2i_V_5),
    .cor_phaseClass2i_V_4(cor_phaseClass2i_V_4),
    .cor_phaseClass2i_V_3(cor_phaseClass2i_V_3),
    .cor_phaseClass2i_V_2(cor_phaseClass2i_V_2),
    .cor_phaseClass2i_V_1(cor_phaseClass2i_V_1),
    .cor_phaseClass2i_V_0(cor_phaseClass2i_V_0),
    .cor_phaseClass1i_V_15(cor_phaseClass1i_V_15),
    .cor_phaseClass1i_V_14(cor_phaseClass1i_V_14),
    .cor_phaseClass1i_V_13(cor_phaseClass1i_V_13),
    .cor_phaseClass1i_V_12(cor_phaseClass1i_V_12),
    .cor_phaseClass1i_V_11(cor_phaseClass1i_V_11),
    .cor_phaseClass1i_V_10(cor_phaseClass1i_V_10),
    .cor_phaseClass1i_V_9(cor_phaseClass1i_V_9),
    .cor_phaseClass1i_V_8(cor_phaseClass1i_V_8),
    .cor_phaseClass1i_V_7(cor_phaseClass1i_V_7),
    .cor_phaseClass1i_V_6(cor_phaseClass1i_V_6),
    .cor_phaseClass1i_V_5(cor_phaseClass1i_V_5),
    .cor_phaseClass1i_V_4(cor_phaseClass1i_V_4),
    .cor_phaseClass1i_V_3(cor_phaseClass1i_V_3),
    .cor_phaseClass1i_V_2(cor_phaseClass1i_V_2),
    .cor_phaseClass1i_V_1(cor_phaseClass1i_V_1),
    .cor_phaseClass1i_V_0(cor_phaseClass1i_V_0),
    .cor_phaseClass0i_V_15(cor_phaseClass0i_V_15),
    .cor_phaseClass0i_V_14(cor_phaseClass0i_V_14),
    .cor_phaseClass0i_V_13(cor_phaseClass0i_V_13),
    .cor_phaseClass0i_V_12(cor_phaseClass0i_V_12),
    .cor_phaseClass0i_V_11(cor_phaseClass0i_V_11),
    .cor_phaseClass0i_V_10(cor_phaseClass0i_V_10),
    .cor_phaseClass0i_V_9(cor_phaseClass0i_V_9),
    .cor_phaseClass0i_V_8(cor_phaseClass0i_V_8),
    .cor_phaseClass0i_V_7(cor_phaseClass0i_V_7),
    .cor_phaseClass0i_V_6(cor_phaseClass0i_V_6),
    .cor_phaseClass0i_V_5(cor_phaseClass0i_V_5),
    .cor_phaseClass0i_V_4(cor_phaseClass0i_V_4),
    .cor_phaseClass0i_V_3(cor_phaseClass0i_V_3),
    .cor_phaseClass0i_V_2(cor_phaseClass0i_V_2),
    .cor_phaseClass0i_V_1(cor_phaseClass0i_V_1),
    .cor_phaseClass0i_V_0(cor_phaseClass0i_V_0),
    .ap_return(grp_correlatorSynch_fu_1107_ap_return)
);

shiftPhaseClassSynch StgValue_70_shiftPhaseClassSynch_fu_1624(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StgValue_70_shiftPhaseClassSynch_fu_1624_ap_start),
    .ap_done(StgValue_70_shiftPhaseClassSynch_fu_1624_ap_done),
    .ap_idle(StgValue_70_shiftPhaseClassSynch_fu_1624_ap_idle),
    .ap_ready(StgValue_70_shiftPhaseClassSynch_fu_1624_ap_ready),
    .newValuei_V(StgValue_70_shiftPhaseClassSynch_fu_1624_newValuei_V),
    .newValueq_V(StgValue_70_shiftPhaseClassSynch_fu_1624_newValueq_V),
    .phaseClass_V(phaseClass_V_load_reg_2765),
    .cor_phaseClass0i_V_14_i(cor_phaseClass0i_V_14),
    .cor_phaseClass0i_V_14_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_14_o),
    .cor_phaseClass0i_V_14_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_14_o_ap_vld),
    .cor_phaseClass0i_V_15(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_15),
    .cor_phaseClass0i_V_15_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_15_ap_vld),
    .cor_phaseClass0i_V_13_i(cor_phaseClass0i_V_13),
    .cor_phaseClass0i_V_13_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_13_o),
    .cor_phaseClass0i_V_13_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_13_o_ap_vld),
    .cor_phaseClass0i_V_12_i(cor_phaseClass0i_V_12),
    .cor_phaseClass0i_V_12_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_12_o),
    .cor_phaseClass0i_V_12_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_12_o_ap_vld),
    .cor_phaseClass0i_V_11_i(cor_phaseClass0i_V_11),
    .cor_phaseClass0i_V_11_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_11_o),
    .cor_phaseClass0i_V_11_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_11_o_ap_vld),
    .cor_phaseClass0i_V_10_i(cor_phaseClass0i_V_10),
    .cor_phaseClass0i_V_10_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_10_o),
    .cor_phaseClass0i_V_10_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_10_o_ap_vld),
    .cor_phaseClass0i_V_9_i(cor_phaseClass0i_V_9),
    .cor_phaseClass0i_V_9_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_9_o),
    .cor_phaseClass0i_V_9_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_9_o_ap_vld),
    .cor_phaseClass0i_V_8_i(cor_phaseClass0i_V_8),
    .cor_phaseClass0i_V_8_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_8_o),
    .cor_phaseClass0i_V_8_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_8_o_ap_vld),
    .cor_phaseClass0i_V_7_i(cor_phaseClass0i_V_7),
    .cor_phaseClass0i_V_7_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_7_o),
    .cor_phaseClass0i_V_7_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_7_o_ap_vld),
    .cor_phaseClass0i_V_6_i(cor_phaseClass0i_V_6),
    .cor_phaseClass0i_V_6_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_6_o),
    .cor_phaseClass0i_V_6_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_6_o_ap_vld),
    .cor_phaseClass0i_V_5_i(cor_phaseClass0i_V_5),
    .cor_phaseClass0i_V_5_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_5_o),
    .cor_phaseClass0i_V_5_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_5_o_ap_vld),
    .cor_phaseClass0i_V_4_i(cor_phaseClass0i_V_4),
    .cor_phaseClass0i_V_4_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_4_o),
    .cor_phaseClass0i_V_4_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_4_o_ap_vld),
    .cor_phaseClass0i_V_3_i(cor_phaseClass0i_V_3),
    .cor_phaseClass0i_V_3_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_3_o),
    .cor_phaseClass0i_V_3_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_3_o_ap_vld),
    .cor_phaseClass0i_V_2_i(cor_phaseClass0i_V_2),
    .cor_phaseClass0i_V_2_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_2_o),
    .cor_phaseClass0i_V_2_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_2_o_ap_vld),
    .cor_phaseClass0i_V_1_i(cor_phaseClass0i_V_1),
    .cor_phaseClass0i_V_1_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_1_o),
    .cor_phaseClass0i_V_1_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_1_o_ap_vld),
    .cor_phaseClass0i_V_0_i(cor_phaseClass0i_V_0),
    .cor_phaseClass0i_V_0_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_0_o),
    .cor_phaseClass0i_V_0_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_0_o_ap_vld),
    .cor_phaseClass1i_V_14_i(cor_phaseClass1i_V_14),
    .cor_phaseClass1i_V_14_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_14_o),
    .cor_phaseClass1i_V_14_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_14_o_ap_vld),
    .cor_phaseClass1i_V_15(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_15),
    .cor_phaseClass1i_V_15_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_15_ap_vld),
    .cor_phaseClass1i_V_13_i(cor_phaseClass1i_V_13),
    .cor_phaseClass1i_V_13_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_13_o),
    .cor_phaseClass1i_V_13_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_13_o_ap_vld),
    .cor_phaseClass1i_V_12_i(cor_phaseClass1i_V_12),
    .cor_phaseClass1i_V_12_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_12_o),
    .cor_phaseClass1i_V_12_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_12_o_ap_vld),
    .cor_phaseClass1i_V_11_i(cor_phaseClass1i_V_11),
    .cor_phaseClass1i_V_11_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_11_o),
    .cor_phaseClass1i_V_11_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_11_o_ap_vld),
    .cor_phaseClass1i_V_10_i(cor_phaseClass1i_V_10),
    .cor_phaseClass1i_V_10_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_10_o),
    .cor_phaseClass1i_V_10_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_10_o_ap_vld),
    .cor_phaseClass1i_V_9_i(cor_phaseClass1i_V_9),
    .cor_phaseClass1i_V_9_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_9_o),
    .cor_phaseClass1i_V_9_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_9_o_ap_vld),
    .cor_phaseClass1i_V_8_i(cor_phaseClass1i_V_8),
    .cor_phaseClass1i_V_8_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_8_o),
    .cor_phaseClass1i_V_8_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_8_o_ap_vld),
    .cor_phaseClass1i_V_7_i(cor_phaseClass1i_V_7),
    .cor_phaseClass1i_V_7_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_7_o),
    .cor_phaseClass1i_V_7_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_7_o_ap_vld),
    .cor_phaseClass1i_V_6_i(cor_phaseClass1i_V_6),
    .cor_phaseClass1i_V_6_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_6_o),
    .cor_phaseClass1i_V_6_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_6_o_ap_vld),
    .cor_phaseClass1i_V_5_i(cor_phaseClass1i_V_5),
    .cor_phaseClass1i_V_5_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_5_o),
    .cor_phaseClass1i_V_5_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_5_o_ap_vld),
    .cor_phaseClass1i_V_4_i(cor_phaseClass1i_V_4),
    .cor_phaseClass1i_V_4_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_4_o),
    .cor_phaseClass1i_V_4_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_4_o_ap_vld),
    .cor_phaseClass1i_V_3_i(cor_phaseClass1i_V_3),
    .cor_phaseClass1i_V_3_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_3_o),
    .cor_phaseClass1i_V_3_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_3_o_ap_vld),
    .cor_phaseClass1i_V_2_i(cor_phaseClass1i_V_2),
    .cor_phaseClass1i_V_2_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_2_o),
    .cor_phaseClass1i_V_2_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_2_o_ap_vld),
    .cor_phaseClass1i_V_1_i(cor_phaseClass1i_V_1),
    .cor_phaseClass1i_V_1_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_1_o),
    .cor_phaseClass1i_V_1_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_1_o_ap_vld),
    .cor_phaseClass1i_V_0_i(cor_phaseClass1i_V_0),
    .cor_phaseClass1i_V_0_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_0_o),
    .cor_phaseClass1i_V_0_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_0_o_ap_vld),
    .cor_phaseClass2i_V_14_i(cor_phaseClass2i_V_14),
    .cor_phaseClass2i_V_14_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_14_o),
    .cor_phaseClass2i_V_14_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_14_o_ap_vld),
    .cor_phaseClass2i_V_15(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_15),
    .cor_phaseClass2i_V_15_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_15_ap_vld),
    .cor_phaseClass2i_V_13_i(cor_phaseClass2i_V_13),
    .cor_phaseClass2i_V_13_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_13_o),
    .cor_phaseClass2i_V_13_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_13_o_ap_vld),
    .cor_phaseClass2i_V_12_i(cor_phaseClass2i_V_12),
    .cor_phaseClass2i_V_12_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_12_o),
    .cor_phaseClass2i_V_12_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_12_o_ap_vld),
    .cor_phaseClass2i_V_11_i(cor_phaseClass2i_V_11),
    .cor_phaseClass2i_V_11_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_11_o),
    .cor_phaseClass2i_V_11_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_11_o_ap_vld),
    .cor_phaseClass2i_V_10_i(cor_phaseClass2i_V_10),
    .cor_phaseClass2i_V_10_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_10_o),
    .cor_phaseClass2i_V_10_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_10_o_ap_vld),
    .cor_phaseClass2i_V_9_i(cor_phaseClass2i_V_9),
    .cor_phaseClass2i_V_9_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_9_o),
    .cor_phaseClass2i_V_9_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_9_o_ap_vld),
    .cor_phaseClass2i_V_8_i(cor_phaseClass2i_V_8),
    .cor_phaseClass2i_V_8_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_8_o),
    .cor_phaseClass2i_V_8_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_8_o_ap_vld),
    .cor_phaseClass2i_V_7_i(cor_phaseClass2i_V_7),
    .cor_phaseClass2i_V_7_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_7_o),
    .cor_phaseClass2i_V_7_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_7_o_ap_vld),
    .cor_phaseClass2i_V_6_i(cor_phaseClass2i_V_6),
    .cor_phaseClass2i_V_6_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_6_o),
    .cor_phaseClass2i_V_6_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_6_o_ap_vld),
    .cor_phaseClass2i_V_5_i(cor_phaseClass2i_V_5),
    .cor_phaseClass2i_V_5_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_5_o),
    .cor_phaseClass2i_V_5_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_5_o_ap_vld),
    .cor_phaseClass2i_V_4_i(cor_phaseClass2i_V_4),
    .cor_phaseClass2i_V_4_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_4_o),
    .cor_phaseClass2i_V_4_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_4_o_ap_vld),
    .cor_phaseClass2i_V_3_i(cor_phaseClass2i_V_3),
    .cor_phaseClass2i_V_3_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_3_o),
    .cor_phaseClass2i_V_3_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_3_o_ap_vld),
    .cor_phaseClass2i_V_2_i(cor_phaseClass2i_V_2),
    .cor_phaseClass2i_V_2_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_2_o),
    .cor_phaseClass2i_V_2_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_2_o_ap_vld),
    .cor_phaseClass2i_V_1_i(cor_phaseClass2i_V_1),
    .cor_phaseClass2i_V_1_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_1_o),
    .cor_phaseClass2i_V_1_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_1_o_ap_vld),
    .cor_phaseClass2i_V_0_i(cor_phaseClass2i_V_0),
    .cor_phaseClass2i_V_0_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_0_o),
    .cor_phaseClass2i_V_0_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_0_o_ap_vld),
    .cor_phaseClass3i_V_14_i(cor_phaseClass3i_V_14),
    .cor_phaseClass3i_V_14_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_14_o),
    .cor_phaseClass3i_V_14_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_14_o_ap_vld),
    .cor_phaseClass3i_V_15(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_15),
    .cor_phaseClass3i_V_15_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_15_ap_vld),
    .cor_phaseClass3i_V_13_i(cor_phaseClass3i_V_13),
    .cor_phaseClass3i_V_13_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_13_o),
    .cor_phaseClass3i_V_13_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_13_o_ap_vld),
    .cor_phaseClass3i_V_12_i(cor_phaseClass3i_V_12),
    .cor_phaseClass3i_V_12_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_12_o),
    .cor_phaseClass3i_V_12_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_12_o_ap_vld),
    .cor_phaseClass3i_V_11_i(cor_phaseClass3i_V_11),
    .cor_phaseClass3i_V_11_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_11_o),
    .cor_phaseClass3i_V_11_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_11_o_ap_vld),
    .cor_phaseClass3i_V_10_i(cor_phaseClass3i_V_10),
    .cor_phaseClass3i_V_10_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_10_o),
    .cor_phaseClass3i_V_10_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_10_o_ap_vld),
    .cor_phaseClass3i_V_9_i(cor_phaseClass3i_V_9),
    .cor_phaseClass3i_V_9_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_9_o),
    .cor_phaseClass3i_V_9_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_9_o_ap_vld),
    .cor_phaseClass3i_V_8_i(cor_phaseClass3i_V_8),
    .cor_phaseClass3i_V_8_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_8_o),
    .cor_phaseClass3i_V_8_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_8_o_ap_vld),
    .cor_phaseClass3i_V_7_i(cor_phaseClass3i_V_7),
    .cor_phaseClass3i_V_7_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_7_o),
    .cor_phaseClass3i_V_7_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_7_o_ap_vld),
    .cor_phaseClass3i_V_6_i(cor_phaseClass3i_V_6),
    .cor_phaseClass3i_V_6_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_6_o),
    .cor_phaseClass3i_V_6_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_6_o_ap_vld),
    .cor_phaseClass3i_V_5_i(cor_phaseClass3i_V_5),
    .cor_phaseClass3i_V_5_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_5_o),
    .cor_phaseClass3i_V_5_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_5_o_ap_vld),
    .cor_phaseClass3i_V_4_i(cor_phaseClass3i_V_4),
    .cor_phaseClass3i_V_4_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_4_o),
    .cor_phaseClass3i_V_4_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_4_o_ap_vld),
    .cor_phaseClass3i_V_3_i(cor_phaseClass3i_V_3),
    .cor_phaseClass3i_V_3_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_3_o),
    .cor_phaseClass3i_V_3_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_3_o_ap_vld),
    .cor_phaseClass3i_V_2_i(cor_phaseClass3i_V_2),
    .cor_phaseClass3i_V_2_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_2_o),
    .cor_phaseClass3i_V_2_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_2_o_ap_vld),
    .cor_phaseClass3i_V_1_i(cor_phaseClass3i_V_1),
    .cor_phaseClass3i_V_1_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_1_o),
    .cor_phaseClass3i_V_1_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_1_o_ap_vld),
    .cor_phaseClass3i_V_0_i(cor_phaseClass3i_V_0),
    .cor_phaseClass3i_V_0_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_0_o),
    .cor_phaseClass3i_V_0_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_0_o_ap_vld),
    .cor_phaseClass4i_V_14_i(cor_phaseClass4i_V_14),
    .cor_phaseClass4i_V_14_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_14_o),
    .cor_phaseClass4i_V_14_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_14_o_ap_vld),
    .cor_phaseClass4i_V_15(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_15),
    .cor_phaseClass4i_V_15_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_15_ap_vld),
    .cor_phaseClass4i_V_13_i(cor_phaseClass4i_V_13),
    .cor_phaseClass4i_V_13_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_13_o),
    .cor_phaseClass4i_V_13_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_13_o_ap_vld),
    .cor_phaseClass4i_V_12_i(cor_phaseClass4i_V_12),
    .cor_phaseClass4i_V_12_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_12_o),
    .cor_phaseClass4i_V_12_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_12_o_ap_vld),
    .cor_phaseClass4i_V_11_i(cor_phaseClass4i_V_11),
    .cor_phaseClass4i_V_11_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_11_o),
    .cor_phaseClass4i_V_11_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_11_o_ap_vld),
    .cor_phaseClass4i_V_10_i(cor_phaseClass4i_V_10),
    .cor_phaseClass4i_V_10_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_10_o),
    .cor_phaseClass4i_V_10_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_10_o_ap_vld),
    .cor_phaseClass4i_V_9_i(cor_phaseClass4i_V_9),
    .cor_phaseClass4i_V_9_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_9_o),
    .cor_phaseClass4i_V_9_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_9_o_ap_vld),
    .cor_phaseClass4i_V_8_i(cor_phaseClass4i_V_8),
    .cor_phaseClass4i_V_8_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_8_o),
    .cor_phaseClass4i_V_8_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_8_o_ap_vld),
    .cor_phaseClass4i_V_7_i(cor_phaseClass4i_V_7),
    .cor_phaseClass4i_V_7_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_7_o),
    .cor_phaseClass4i_V_7_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_7_o_ap_vld),
    .cor_phaseClass4i_V_6_i(cor_phaseClass4i_V_6),
    .cor_phaseClass4i_V_6_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_6_o),
    .cor_phaseClass4i_V_6_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_6_o_ap_vld),
    .cor_phaseClass4i_V_5_i(cor_phaseClass4i_V_5),
    .cor_phaseClass4i_V_5_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_5_o),
    .cor_phaseClass4i_V_5_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_5_o_ap_vld),
    .cor_phaseClass4i_V_4_i(cor_phaseClass4i_V_4),
    .cor_phaseClass4i_V_4_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_4_o),
    .cor_phaseClass4i_V_4_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_4_o_ap_vld),
    .cor_phaseClass4i_V_3_i(cor_phaseClass4i_V_3),
    .cor_phaseClass4i_V_3_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_3_o),
    .cor_phaseClass4i_V_3_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_3_o_ap_vld),
    .cor_phaseClass4i_V_2_i(cor_phaseClass4i_V_2),
    .cor_phaseClass4i_V_2_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_2_o),
    .cor_phaseClass4i_V_2_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_2_o_ap_vld),
    .cor_phaseClass4i_V_1_i(cor_phaseClass4i_V_1),
    .cor_phaseClass4i_V_1_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_1_o),
    .cor_phaseClass4i_V_1_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_1_o_ap_vld),
    .cor_phaseClass4i_V_0_i(cor_phaseClass4i_V_0),
    .cor_phaseClass4i_V_0_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_0_o),
    .cor_phaseClass4i_V_0_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_0_o_ap_vld),
    .cor_phaseClass5i_V_14_i(cor_phaseClass5i_V_14),
    .cor_phaseClass5i_V_14_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_14_o),
    .cor_phaseClass5i_V_14_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_14_o_ap_vld),
    .cor_phaseClass5i_V_15(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_15),
    .cor_phaseClass5i_V_15_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_15_ap_vld),
    .cor_phaseClass5i_V_13_i(cor_phaseClass5i_V_13),
    .cor_phaseClass5i_V_13_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_13_o),
    .cor_phaseClass5i_V_13_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_13_o_ap_vld),
    .cor_phaseClass5i_V_12_i(cor_phaseClass5i_V_12),
    .cor_phaseClass5i_V_12_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_12_o),
    .cor_phaseClass5i_V_12_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_12_o_ap_vld),
    .cor_phaseClass5i_V_11_i(cor_phaseClass5i_V_11),
    .cor_phaseClass5i_V_11_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_11_o),
    .cor_phaseClass5i_V_11_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_11_o_ap_vld),
    .cor_phaseClass5i_V_10_i(cor_phaseClass5i_V_10),
    .cor_phaseClass5i_V_10_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_10_o),
    .cor_phaseClass5i_V_10_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_10_o_ap_vld),
    .cor_phaseClass5i_V_9_i(cor_phaseClass5i_V_9),
    .cor_phaseClass5i_V_9_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_9_o),
    .cor_phaseClass5i_V_9_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_9_o_ap_vld),
    .cor_phaseClass5i_V_8_i(cor_phaseClass5i_V_8),
    .cor_phaseClass5i_V_8_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_8_o),
    .cor_phaseClass5i_V_8_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_8_o_ap_vld),
    .cor_phaseClass5i_V_7_i(cor_phaseClass5i_V_7),
    .cor_phaseClass5i_V_7_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_7_o),
    .cor_phaseClass5i_V_7_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_7_o_ap_vld),
    .cor_phaseClass5i_V_6_i(cor_phaseClass5i_V_6),
    .cor_phaseClass5i_V_6_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_6_o),
    .cor_phaseClass5i_V_6_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_6_o_ap_vld),
    .cor_phaseClass5i_V_5_i(cor_phaseClass5i_V_5),
    .cor_phaseClass5i_V_5_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_5_o),
    .cor_phaseClass5i_V_5_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_5_o_ap_vld),
    .cor_phaseClass5i_V_4_i(cor_phaseClass5i_V_4),
    .cor_phaseClass5i_V_4_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_4_o),
    .cor_phaseClass5i_V_4_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_4_o_ap_vld),
    .cor_phaseClass5i_V_3_i(cor_phaseClass5i_V_3),
    .cor_phaseClass5i_V_3_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_3_o),
    .cor_phaseClass5i_V_3_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_3_o_ap_vld),
    .cor_phaseClass5i_V_2_i(cor_phaseClass5i_V_2),
    .cor_phaseClass5i_V_2_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_2_o),
    .cor_phaseClass5i_V_2_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_2_o_ap_vld),
    .cor_phaseClass5i_V_1_i(cor_phaseClass5i_V_1),
    .cor_phaseClass5i_V_1_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_1_o),
    .cor_phaseClass5i_V_1_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_1_o_ap_vld),
    .cor_phaseClass5i_V_0_i(cor_phaseClass5i_V_0),
    .cor_phaseClass5i_V_0_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_0_o),
    .cor_phaseClass5i_V_0_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_0_o_ap_vld),
    .cor_phaseClass6i_V_14_i(cor_phaseClass6i_V_14),
    .cor_phaseClass6i_V_14_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_14_o),
    .cor_phaseClass6i_V_14_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_14_o_ap_vld),
    .cor_phaseClass6i_V_15(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_15),
    .cor_phaseClass6i_V_15_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_15_ap_vld),
    .cor_phaseClass6i_V_13_i(cor_phaseClass6i_V_13),
    .cor_phaseClass6i_V_13_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_13_o),
    .cor_phaseClass6i_V_13_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_13_o_ap_vld),
    .cor_phaseClass6i_V_12_i(cor_phaseClass6i_V_12),
    .cor_phaseClass6i_V_12_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_12_o),
    .cor_phaseClass6i_V_12_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_12_o_ap_vld),
    .cor_phaseClass6i_V_11_i(cor_phaseClass6i_V_11),
    .cor_phaseClass6i_V_11_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_11_o),
    .cor_phaseClass6i_V_11_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_11_o_ap_vld),
    .cor_phaseClass6i_V_10_i(cor_phaseClass6i_V_10),
    .cor_phaseClass6i_V_10_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_10_o),
    .cor_phaseClass6i_V_10_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_10_o_ap_vld),
    .cor_phaseClass6i_V_9_i(cor_phaseClass6i_V_9),
    .cor_phaseClass6i_V_9_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_9_o),
    .cor_phaseClass6i_V_9_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_9_o_ap_vld),
    .cor_phaseClass6i_V_8_i(cor_phaseClass6i_V_8),
    .cor_phaseClass6i_V_8_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_8_o),
    .cor_phaseClass6i_V_8_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_8_o_ap_vld),
    .cor_phaseClass6i_V_7_i(cor_phaseClass6i_V_7),
    .cor_phaseClass6i_V_7_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_7_o),
    .cor_phaseClass6i_V_7_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_7_o_ap_vld),
    .cor_phaseClass6i_V_6_i(cor_phaseClass6i_V_6),
    .cor_phaseClass6i_V_6_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_6_o),
    .cor_phaseClass6i_V_6_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_6_o_ap_vld),
    .cor_phaseClass6i_V_5_i(cor_phaseClass6i_V_5),
    .cor_phaseClass6i_V_5_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_5_o),
    .cor_phaseClass6i_V_5_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_5_o_ap_vld),
    .cor_phaseClass6i_V_4_i(cor_phaseClass6i_V_4),
    .cor_phaseClass6i_V_4_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_4_o),
    .cor_phaseClass6i_V_4_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_4_o_ap_vld),
    .cor_phaseClass6i_V_3_i(cor_phaseClass6i_V_3),
    .cor_phaseClass6i_V_3_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_3_o),
    .cor_phaseClass6i_V_3_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_3_o_ap_vld),
    .cor_phaseClass6i_V_2_i(cor_phaseClass6i_V_2),
    .cor_phaseClass6i_V_2_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_2_o),
    .cor_phaseClass6i_V_2_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_2_o_ap_vld),
    .cor_phaseClass6i_V_1_i(cor_phaseClass6i_V_1),
    .cor_phaseClass6i_V_1_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_1_o),
    .cor_phaseClass6i_V_1_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_1_o_ap_vld),
    .cor_phaseClass6i_V_0_i(cor_phaseClass6i_V_0),
    .cor_phaseClass6i_V_0_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_0_o),
    .cor_phaseClass6i_V_0_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_0_o_ap_vld),
    .cor_phaseClass7i_V_14_i(cor_phaseClass7i_V_14),
    .cor_phaseClass7i_V_14_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_14_o),
    .cor_phaseClass7i_V_14_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_14_o_ap_vld),
    .cor_phaseClass7i_V_15(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_15),
    .cor_phaseClass7i_V_15_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_15_ap_vld),
    .cor_phaseClass7i_V_13_i(cor_phaseClass7i_V_13),
    .cor_phaseClass7i_V_13_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_13_o),
    .cor_phaseClass7i_V_13_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_13_o_ap_vld),
    .cor_phaseClass7i_V_12_i(cor_phaseClass7i_V_12),
    .cor_phaseClass7i_V_12_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_12_o),
    .cor_phaseClass7i_V_12_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_12_o_ap_vld),
    .cor_phaseClass7i_V_11_i(cor_phaseClass7i_V_11),
    .cor_phaseClass7i_V_11_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_11_o),
    .cor_phaseClass7i_V_11_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_11_o_ap_vld),
    .cor_phaseClass7i_V_10_i(cor_phaseClass7i_V_10),
    .cor_phaseClass7i_V_10_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_10_o),
    .cor_phaseClass7i_V_10_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_10_o_ap_vld),
    .cor_phaseClass7i_V_9_i(cor_phaseClass7i_V_9),
    .cor_phaseClass7i_V_9_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_9_o),
    .cor_phaseClass7i_V_9_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_9_o_ap_vld),
    .cor_phaseClass7i_V_8_i(cor_phaseClass7i_V_8),
    .cor_phaseClass7i_V_8_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_8_o),
    .cor_phaseClass7i_V_8_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_8_o_ap_vld),
    .cor_phaseClass7i_V_7_i(cor_phaseClass7i_V_7),
    .cor_phaseClass7i_V_7_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_7_o),
    .cor_phaseClass7i_V_7_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_7_o_ap_vld),
    .cor_phaseClass7i_V_6_i(cor_phaseClass7i_V_6),
    .cor_phaseClass7i_V_6_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_6_o),
    .cor_phaseClass7i_V_6_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_6_o_ap_vld),
    .cor_phaseClass7i_V_5_i(cor_phaseClass7i_V_5),
    .cor_phaseClass7i_V_5_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_5_o),
    .cor_phaseClass7i_V_5_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_5_o_ap_vld),
    .cor_phaseClass7i_V_4_i(cor_phaseClass7i_V_4),
    .cor_phaseClass7i_V_4_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_4_o),
    .cor_phaseClass7i_V_4_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_4_o_ap_vld),
    .cor_phaseClass7i_V_3_i(cor_phaseClass7i_V_3),
    .cor_phaseClass7i_V_3_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_3_o),
    .cor_phaseClass7i_V_3_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_3_o_ap_vld),
    .cor_phaseClass7i_V_2_i(cor_phaseClass7i_V_2),
    .cor_phaseClass7i_V_2_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_2_o),
    .cor_phaseClass7i_V_2_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_2_o_ap_vld),
    .cor_phaseClass7i_V_1_i(cor_phaseClass7i_V_1),
    .cor_phaseClass7i_V_1_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_1_o),
    .cor_phaseClass7i_V_1_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_1_o_ap_vld),
    .cor_phaseClass7i_V_0_i(cor_phaseClass7i_V_0),
    .cor_phaseClass7i_V_0_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_0_o),
    .cor_phaseClass7i_V_0_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_0_o_ap_vld),
    .cor_phaseClass8i_V_14_i(cor_phaseClass8i_V_14),
    .cor_phaseClass8i_V_14_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_14_o),
    .cor_phaseClass8i_V_14_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_14_o_ap_vld),
    .cor_phaseClass8i_V_15(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_15),
    .cor_phaseClass8i_V_15_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_15_ap_vld),
    .cor_phaseClass8i_V_13_i(cor_phaseClass8i_V_13),
    .cor_phaseClass8i_V_13_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_13_o),
    .cor_phaseClass8i_V_13_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_13_o_ap_vld),
    .cor_phaseClass8i_V_12_i(cor_phaseClass8i_V_12),
    .cor_phaseClass8i_V_12_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_12_o),
    .cor_phaseClass8i_V_12_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_12_o_ap_vld),
    .cor_phaseClass8i_V_11_i(cor_phaseClass8i_V_11),
    .cor_phaseClass8i_V_11_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_11_o),
    .cor_phaseClass8i_V_11_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_11_o_ap_vld),
    .cor_phaseClass8i_V_10_i(cor_phaseClass8i_V_10),
    .cor_phaseClass8i_V_10_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_10_o),
    .cor_phaseClass8i_V_10_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_10_o_ap_vld),
    .cor_phaseClass8i_V_9_i(cor_phaseClass8i_V_9),
    .cor_phaseClass8i_V_9_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_9_o),
    .cor_phaseClass8i_V_9_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_9_o_ap_vld),
    .cor_phaseClass8i_V_8_i(cor_phaseClass8i_V_8),
    .cor_phaseClass8i_V_8_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_8_o),
    .cor_phaseClass8i_V_8_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_8_o_ap_vld),
    .cor_phaseClass8i_V_7_i(cor_phaseClass8i_V_7),
    .cor_phaseClass8i_V_7_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_7_o),
    .cor_phaseClass8i_V_7_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_7_o_ap_vld),
    .cor_phaseClass8i_V_6_i(cor_phaseClass8i_V_6),
    .cor_phaseClass8i_V_6_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_6_o),
    .cor_phaseClass8i_V_6_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_6_o_ap_vld),
    .cor_phaseClass8i_V_5_i(cor_phaseClass8i_V_5),
    .cor_phaseClass8i_V_5_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_5_o),
    .cor_phaseClass8i_V_5_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_5_o_ap_vld),
    .cor_phaseClass8i_V_4_i(cor_phaseClass8i_V_4),
    .cor_phaseClass8i_V_4_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_4_o),
    .cor_phaseClass8i_V_4_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_4_o_ap_vld),
    .cor_phaseClass8i_V_3_i(cor_phaseClass8i_V_3),
    .cor_phaseClass8i_V_3_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_3_o),
    .cor_phaseClass8i_V_3_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_3_o_ap_vld),
    .cor_phaseClass8i_V_2_i(cor_phaseClass8i_V_2),
    .cor_phaseClass8i_V_2_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_2_o),
    .cor_phaseClass8i_V_2_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_2_o_ap_vld),
    .cor_phaseClass8i_V_1_i(cor_phaseClass8i_V_1),
    .cor_phaseClass8i_V_1_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_1_o),
    .cor_phaseClass8i_V_1_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_1_o_ap_vld),
    .cor_phaseClass8i_V_0_i(cor_phaseClass8i_V_0),
    .cor_phaseClass8i_V_0_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_0_o),
    .cor_phaseClass8i_V_0_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_0_o_ap_vld),
    .cor_phaseClass9i_V_14_i(cor_phaseClass9i_V_14),
    .cor_phaseClass9i_V_14_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_14_o),
    .cor_phaseClass9i_V_14_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_14_o_ap_vld),
    .cor_phaseClass9i_V_15(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_15),
    .cor_phaseClass9i_V_15_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_15_ap_vld),
    .cor_phaseClass9i_V_13_i(cor_phaseClass9i_V_13),
    .cor_phaseClass9i_V_13_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_13_o),
    .cor_phaseClass9i_V_13_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_13_o_ap_vld),
    .cor_phaseClass9i_V_12_i(cor_phaseClass9i_V_12),
    .cor_phaseClass9i_V_12_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_12_o),
    .cor_phaseClass9i_V_12_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_12_o_ap_vld),
    .cor_phaseClass9i_V_11_i(cor_phaseClass9i_V_11),
    .cor_phaseClass9i_V_11_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_11_o),
    .cor_phaseClass9i_V_11_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_11_o_ap_vld),
    .cor_phaseClass9i_V_10_i(cor_phaseClass9i_V_10),
    .cor_phaseClass9i_V_10_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_10_o),
    .cor_phaseClass9i_V_10_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_10_o_ap_vld),
    .cor_phaseClass9i_V_9_i(cor_phaseClass9i_V_9),
    .cor_phaseClass9i_V_9_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_9_o),
    .cor_phaseClass9i_V_9_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_9_o_ap_vld),
    .cor_phaseClass9i_V_8_i(cor_phaseClass9i_V_8),
    .cor_phaseClass9i_V_8_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_8_o),
    .cor_phaseClass9i_V_8_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_8_o_ap_vld),
    .cor_phaseClass9i_V_7_i(cor_phaseClass9i_V_7),
    .cor_phaseClass9i_V_7_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_7_o),
    .cor_phaseClass9i_V_7_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_7_o_ap_vld),
    .cor_phaseClass9i_V_6_i(cor_phaseClass9i_V_6),
    .cor_phaseClass9i_V_6_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_6_o),
    .cor_phaseClass9i_V_6_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_6_o_ap_vld),
    .cor_phaseClass9i_V_5_i(cor_phaseClass9i_V_5),
    .cor_phaseClass9i_V_5_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_5_o),
    .cor_phaseClass9i_V_5_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_5_o_ap_vld),
    .cor_phaseClass9i_V_4_i(cor_phaseClass9i_V_4),
    .cor_phaseClass9i_V_4_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_4_o),
    .cor_phaseClass9i_V_4_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_4_o_ap_vld),
    .cor_phaseClass9i_V_3_i(cor_phaseClass9i_V_3),
    .cor_phaseClass9i_V_3_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_3_o),
    .cor_phaseClass9i_V_3_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_3_o_ap_vld),
    .cor_phaseClass9i_V_2_i(cor_phaseClass9i_V_2),
    .cor_phaseClass9i_V_2_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_2_o),
    .cor_phaseClass9i_V_2_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_2_o_ap_vld),
    .cor_phaseClass9i_V_1_i(cor_phaseClass9i_V_1),
    .cor_phaseClass9i_V_1_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_1_o),
    .cor_phaseClass9i_V_1_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_1_o_ap_vld),
    .cor_phaseClass9i_V_0_i(cor_phaseClass9i_V_0),
    .cor_phaseClass9i_V_0_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_0_o),
    .cor_phaseClass9i_V_0_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_0_o_ap_vld),
    .cor_phaseClass10i_V_14_i(cor_phaseClass10i_V_14),
    .cor_phaseClass10i_V_14_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_14_o),
    .cor_phaseClass10i_V_14_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_14_o_ap_vld),
    .cor_phaseClass10i_V_15(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_15),
    .cor_phaseClass10i_V_15_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_15_ap_vld),
    .cor_phaseClass10i_V_13_i(cor_phaseClass10i_V_13),
    .cor_phaseClass10i_V_13_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_13_o),
    .cor_phaseClass10i_V_13_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_13_o_ap_vld),
    .cor_phaseClass10i_V_12_i(cor_phaseClass10i_V_12),
    .cor_phaseClass10i_V_12_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_12_o),
    .cor_phaseClass10i_V_12_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_12_o_ap_vld),
    .cor_phaseClass10i_V_11_i(cor_phaseClass10i_V_11),
    .cor_phaseClass10i_V_11_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_11_o),
    .cor_phaseClass10i_V_11_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_11_o_ap_vld),
    .cor_phaseClass10i_V_10_i(cor_phaseClass10i_V_10),
    .cor_phaseClass10i_V_10_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_10_o),
    .cor_phaseClass10i_V_10_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_10_o_ap_vld),
    .cor_phaseClass10i_V_9_i(cor_phaseClass10i_V_9),
    .cor_phaseClass10i_V_9_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_9_o),
    .cor_phaseClass10i_V_9_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_9_o_ap_vld),
    .cor_phaseClass10i_V_8_i(cor_phaseClass10i_V_8),
    .cor_phaseClass10i_V_8_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_8_o),
    .cor_phaseClass10i_V_8_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_8_o_ap_vld),
    .cor_phaseClass10i_V_7_i(cor_phaseClass10i_V_7),
    .cor_phaseClass10i_V_7_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_7_o),
    .cor_phaseClass10i_V_7_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_7_o_ap_vld),
    .cor_phaseClass10i_V_6_i(cor_phaseClass10i_V_6),
    .cor_phaseClass10i_V_6_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_6_o),
    .cor_phaseClass10i_V_6_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_6_o_ap_vld),
    .cor_phaseClass10i_V_5_i(cor_phaseClass10i_V_5),
    .cor_phaseClass10i_V_5_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_5_o),
    .cor_phaseClass10i_V_5_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_5_o_ap_vld),
    .cor_phaseClass10i_V_4_i(cor_phaseClass10i_V_4),
    .cor_phaseClass10i_V_4_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_4_o),
    .cor_phaseClass10i_V_4_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_4_o_ap_vld),
    .cor_phaseClass10i_V_3_i(cor_phaseClass10i_V_3),
    .cor_phaseClass10i_V_3_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_3_o),
    .cor_phaseClass10i_V_3_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_3_o_ap_vld),
    .cor_phaseClass10i_V_2_i(cor_phaseClass10i_V_2),
    .cor_phaseClass10i_V_2_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_2_o),
    .cor_phaseClass10i_V_2_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_2_o_ap_vld),
    .cor_phaseClass10i_V_1_i(cor_phaseClass10i_V_1),
    .cor_phaseClass10i_V_1_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_1_o),
    .cor_phaseClass10i_V_1_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_1_o_ap_vld),
    .cor_phaseClass10i_V_s_i(cor_phaseClass10i_V_s),
    .cor_phaseClass10i_V_s_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_s_o),
    .cor_phaseClass10i_V_s_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_s_o_ap_vld),
    .cor_phaseClass11i_V_14_i(cor_phaseClass11i_V_14),
    .cor_phaseClass11i_V_14_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_14_o),
    .cor_phaseClass11i_V_14_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_14_o_ap_vld),
    .cor_phaseClass11i_V_15(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_15),
    .cor_phaseClass11i_V_15_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_15_ap_vld),
    .cor_phaseClass11i_V_13_i(cor_phaseClass11i_V_13),
    .cor_phaseClass11i_V_13_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_13_o),
    .cor_phaseClass11i_V_13_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_13_o_ap_vld),
    .cor_phaseClass11i_V_12_i(cor_phaseClass11i_V_12),
    .cor_phaseClass11i_V_12_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_12_o),
    .cor_phaseClass11i_V_12_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_12_o_ap_vld),
    .cor_phaseClass11i_V_11_i(cor_phaseClass11i_V_11),
    .cor_phaseClass11i_V_11_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_11_o),
    .cor_phaseClass11i_V_11_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_11_o_ap_vld),
    .cor_phaseClass11i_V_10_i(cor_phaseClass11i_V_10),
    .cor_phaseClass11i_V_10_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_10_o),
    .cor_phaseClass11i_V_10_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_10_o_ap_vld),
    .cor_phaseClass11i_V_9_i(cor_phaseClass11i_V_9),
    .cor_phaseClass11i_V_9_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_9_o),
    .cor_phaseClass11i_V_9_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_9_o_ap_vld),
    .cor_phaseClass11i_V_8_i(cor_phaseClass11i_V_8),
    .cor_phaseClass11i_V_8_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_8_o),
    .cor_phaseClass11i_V_8_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_8_o_ap_vld),
    .cor_phaseClass11i_V_7_i(cor_phaseClass11i_V_7),
    .cor_phaseClass11i_V_7_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_7_o),
    .cor_phaseClass11i_V_7_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_7_o_ap_vld),
    .cor_phaseClass11i_V_6_i(cor_phaseClass11i_V_6),
    .cor_phaseClass11i_V_6_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_6_o),
    .cor_phaseClass11i_V_6_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_6_o_ap_vld),
    .cor_phaseClass11i_V_5_i(cor_phaseClass11i_V_5),
    .cor_phaseClass11i_V_5_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_5_o),
    .cor_phaseClass11i_V_5_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_5_o_ap_vld),
    .cor_phaseClass11i_V_4_i(cor_phaseClass11i_V_4),
    .cor_phaseClass11i_V_4_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_4_o),
    .cor_phaseClass11i_V_4_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_4_o_ap_vld),
    .cor_phaseClass11i_V_3_i(cor_phaseClass11i_V_3),
    .cor_phaseClass11i_V_3_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_3_o),
    .cor_phaseClass11i_V_3_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_3_o_ap_vld),
    .cor_phaseClass11i_V_2_i(cor_phaseClass11i_V_2),
    .cor_phaseClass11i_V_2_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_2_o),
    .cor_phaseClass11i_V_2_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_2_o_ap_vld),
    .cor_phaseClass11i_V_1_i(cor_phaseClass11i_V_1),
    .cor_phaseClass11i_V_1_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_1_o),
    .cor_phaseClass11i_V_1_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_1_o_ap_vld),
    .cor_phaseClass11i_V_s_i(cor_phaseClass11i_V_s),
    .cor_phaseClass11i_V_s_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_s_o),
    .cor_phaseClass11i_V_s_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_s_o_ap_vld),
    .cor_phaseClass12i_V_14_i(cor_phaseClass12i_V_14),
    .cor_phaseClass12i_V_14_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_14_o),
    .cor_phaseClass12i_V_14_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_14_o_ap_vld),
    .cor_phaseClass12i_V_15(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_15),
    .cor_phaseClass12i_V_15_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_15_ap_vld),
    .cor_phaseClass12i_V_13_i(cor_phaseClass12i_V_13),
    .cor_phaseClass12i_V_13_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_13_o),
    .cor_phaseClass12i_V_13_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_13_o_ap_vld),
    .cor_phaseClass12i_V_12_i(cor_phaseClass12i_V_12),
    .cor_phaseClass12i_V_12_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_12_o),
    .cor_phaseClass12i_V_12_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_12_o_ap_vld),
    .cor_phaseClass12i_V_11_i(cor_phaseClass12i_V_11),
    .cor_phaseClass12i_V_11_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_11_o),
    .cor_phaseClass12i_V_11_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_11_o_ap_vld),
    .cor_phaseClass12i_V_10_i(cor_phaseClass12i_V_10),
    .cor_phaseClass12i_V_10_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_10_o),
    .cor_phaseClass12i_V_10_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_10_o_ap_vld),
    .cor_phaseClass12i_V_9_i(cor_phaseClass12i_V_9),
    .cor_phaseClass12i_V_9_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_9_o),
    .cor_phaseClass12i_V_9_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_9_o_ap_vld),
    .cor_phaseClass12i_V_8_i(cor_phaseClass12i_V_8),
    .cor_phaseClass12i_V_8_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_8_o),
    .cor_phaseClass12i_V_8_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_8_o_ap_vld),
    .cor_phaseClass12i_V_7_i(cor_phaseClass12i_V_7),
    .cor_phaseClass12i_V_7_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_7_o),
    .cor_phaseClass12i_V_7_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_7_o_ap_vld),
    .cor_phaseClass12i_V_6_i(cor_phaseClass12i_V_6),
    .cor_phaseClass12i_V_6_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_6_o),
    .cor_phaseClass12i_V_6_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_6_o_ap_vld),
    .cor_phaseClass12i_V_5_i(cor_phaseClass12i_V_5),
    .cor_phaseClass12i_V_5_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_5_o),
    .cor_phaseClass12i_V_5_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_5_o_ap_vld),
    .cor_phaseClass12i_V_4_i(cor_phaseClass12i_V_4),
    .cor_phaseClass12i_V_4_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_4_o),
    .cor_phaseClass12i_V_4_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_4_o_ap_vld),
    .cor_phaseClass12i_V_3_i(cor_phaseClass12i_V_3),
    .cor_phaseClass12i_V_3_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_3_o),
    .cor_phaseClass12i_V_3_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_3_o_ap_vld),
    .cor_phaseClass12i_V_2_i(cor_phaseClass12i_V_2),
    .cor_phaseClass12i_V_2_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_2_o),
    .cor_phaseClass12i_V_2_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_2_o_ap_vld),
    .cor_phaseClass12i_V_1_i(cor_phaseClass12i_V_1),
    .cor_phaseClass12i_V_1_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_1_o),
    .cor_phaseClass12i_V_1_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_1_o_ap_vld),
    .cor_phaseClass12i_V_s_i(cor_phaseClass12i_V_s),
    .cor_phaseClass12i_V_s_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_s_o),
    .cor_phaseClass12i_V_s_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_s_o_ap_vld),
    .cor_phaseClass13i_V_14_i(cor_phaseClass13i_V_14),
    .cor_phaseClass13i_V_14_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_14_o),
    .cor_phaseClass13i_V_14_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_14_o_ap_vld),
    .cor_phaseClass13i_V_15(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_15),
    .cor_phaseClass13i_V_15_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_15_ap_vld),
    .cor_phaseClass13i_V_13_i(cor_phaseClass13i_V_13),
    .cor_phaseClass13i_V_13_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_13_o),
    .cor_phaseClass13i_V_13_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_13_o_ap_vld),
    .cor_phaseClass13i_V_12_i(cor_phaseClass13i_V_12),
    .cor_phaseClass13i_V_12_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_12_o),
    .cor_phaseClass13i_V_12_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_12_o_ap_vld),
    .cor_phaseClass13i_V_11_i(cor_phaseClass13i_V_11),
    .cor_phaseClass13i_V_11_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_11_o),
    .cor_phaseClass13i_V_11_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_11_o_ap_vld),
    .cor_phaseClass13i_V_10_i(cor_phaseClass13i_V_10),
    .cor_phaseClass13i_V_10_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_10_o),
    .cor_phaseClass13i_V_10_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_10_o_ap_vld),
    .cor_phaseClass13i_V_9_i(cor_phaseClass13i_V_9),
    .cor_phaseClass13i_V_9_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_9_o),
    .cor_phaseClass13i_V_9_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_9_o_ap_vld),
    .cor_phaseClass13i_V_8_i(cor_phaseClass13i_V_8),
    .cor_phaseClass13i_V_8_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_8_o),
    .cor_phaseClass13i_V_8_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_8_o_ap_vld),
    .cor_phaseClass13i_V_7_i(cor_phaseClass13i_V_7),
    .cor_phaseClass13i_V_7_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_7_o),
    .cor_phaseClass13i_V_7_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_7_o_ap_vld),
    .cor_phaseClass13i_V_6_i(cor_phaseClass13i_V_6),
    .cor_phaseClass13i_V_6_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_6_o),
    .cor_phaseClass13i_V_6_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_6_o_ap_vld),
    .cor_phaseClass13i_V_5_i(cor_phaseClass13i_V_5),
    .cor_phaseClass13i_V_5_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_5_o),
    .cor_phaseClass13i_V_5_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_5_o_ap_vld),
    .cor_phaseClass13i_V_4_i(cor_phaseClass13i_V_4),
    .cor_phaseClass13i_V_4_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_4_o),
    .cor_phaseClass13i_V_4_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_4_o_ap_vld),
    .cor_phaseClass13i_V_3_i(cor_phaseClass13i_V_3),
    .cor_phaseClass13i_V_3_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_3_o),
    .cor_phaseClass13i_V_3_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_3_o_ap_vld),
    .cor_phaseClass13i_V_2_i(cor_phaseClass13i_V_2),
    .cor_phaseClass13i_V_2_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_2_o),
    .cor_phaseClass13i_V_2_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_2_o_ap_vld),
    .cor_phaseClass13i_V_1_i(cor_phaseClass13i_V_1),
    .cor_phaseClass13i_V_1_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_1_o),
    .cor_phaseClass13i_V_1_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_1_o_ap_vld),
    .cor_phaseClass13i_V_s_i(cor_phaseClass13i_V_s),
    .cor_phaseClass13i_V_s_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_s_o),
    .cor_phaseClass13i_V_s_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_s_o_ap_vld),
    .cor_phaseClass14i_V_14_i(cor_phaseClass14i_V_14),
    .cor_phaseClass14i_V_14_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_14_o),
    .cor_phaseClass14i_V_14_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_14_o_ap_vld),
    .cor_phaseClass14i_V_15(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_15),
    .cor_phaseClass14i_V_15_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_15_ap_vld),
    .cor_phaseClass14i_V_13_i(cor_phaseClass14i_V_13),
    .cor_phaseClass14i_V_13_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_13_o),
    .cor_phaseClass14i_V_13_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_13_o_ap_vld),
    .cor_phaseClass14i_V_12_i(cor_phaseClass14i_V_12),
    .cor_phaseClass14i_V_12_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_12_o),
    .cor_phaseClass14i_V_12_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_12_o_ap_vld),
    .cor_phaseClass14i_V_11_i(cor_phaseClass14i_V_11),
    .cor_phaseClass14i_V_11_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_11_o),
    .cor_phaseClass14i_V_11_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_11_o_ap_vld),
    .cor_phaseClass14i_V_10_i(cor_phaseClass14i_V_10),
    .cor_phaseClass14i_V_10_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_10_o),
    .cor_phaseClass14i_V_10_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_10_o_ap_vld),
    .cor_phaseClass14i_V_9_i(cor_phaseClass14i_V_9),
    .cor_phaseClass14i_V_9_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_9_o),
    .cor_phaseClass14i_V_9_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_9_o_ap_vld),
    .cor_phaseClass14i_V_8_i(cor_phaseClass14i_V_8),
    .cor_phaseClass14i_V_8_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_8_o),
    .cor_phaseClass14i_V_8_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_8_o_ap_vld),
    .cor_phaseClass14i_V_7_i(cor_phaseClass14i_V_7),
    .cor_phaseClass14i_V_7_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_7_o),
    .cor_phaseClass14i_V_7_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_7_o_ap_vld),
    .cor_phaseClass14i_V_6_i(cor_phaseClass14i_V_6),
    .cor_phaseClass14i_V_6_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_6_o),
    .cor_phaseClass14i_V_6_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_6_o_ap_vld),
    .cor_phaseClass14i_V_5_i(cor_phaseClass14i_V_5),
    .cor_phaseClass14i_V_5_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_5_o),
    .cor_phaseClass14i_V_5_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_5_o_ap_vld),
    .cor_phaseClass14i_V_4_i(cor_phaseClass14i_V_4),
    .cor_phaseClass14i_V_4_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_4_o),
    .cor_phaseClass14i_V_4_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_4_o_ap_vld),
    .cor_phaseClass14i_V_3_i(cor_phaseClass14i_V_3),
    .cor_phaseClass14i_V_3_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_3_o),
    .cor_phaseClass14i_V_3_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_3_o_ap_vld),
    .cor_phaseClass14i_V_2_i(cor_phaseClass14i_V_2),
    .cor_phaseClass14i_V_2_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_2_o),
    .cor_phaseClass14i_V_2_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_2_o_ap_vld),
    .cor_phaseClass14i_V_1_i(cor_phaseClass14i_V_1),
    .cor_phaseClass14i_V_1_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_1_o),
    .cor_phaseClass14i_V_1_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_1_o_ap_vld),
    .cor_phaseClass14i_V_s_i(cor_phaseClass14i_V_s),
    .cor_phaseClass14i_V_s_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_s_o),
    .cor_phaseClass14i_V_s_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_s_o_ap_vld),
    .cor_phaseClass15i_V_14_i(cor_phaseClass15i_V_14),
    .cor_phaseClass15i_V_14_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_14_o),
    .cor_phaseClass15i_V_14_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_14_o_ap_vld),
    .cor_phaseClass15i_V_15(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_15),
    .cor_phaseClass15i_V_15_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_15_ap_vld),
    .cor_phaseClass15i_V_13_i(cor_phaseClass15i_V_13),
    .cor_phaseClass15i_V_13_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_13_o),
    .cor_phaseClass15i_V_13_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_13_o_ap_vld),
    .cor_phaseClass15i_V_12_i(cor_phaseClass15i_V_12),
    .cor_phaseClass15i_V_12_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_12_o),
    .cor_phaseClass15i_V_12_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_12_o_ap_vld),
    .cor_phaseClass15i_V_11_i(cor_phaseClass15i_V_11),
    .cor_phaseClass15i_V_11_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_11_o),
    .cor_phaseClass15i_V_11_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_11_o_ap_vld),
    .cor_phaseClass15i_V_10_i(cor_phaseClass15i_V_10),
    .cor_phaseClass15i_V_10_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_10_o),
    .cor_phaseClass15i_V_10_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_10_o_ap_vld),
    .cor_phaseClass15i_V_9_i(cor_phaseClass15i_V_9),
    .cor_phaseClass15i_V_9_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_9_o),
    .cor_phaseClass15i_V_9_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_9_o_ap_vld),
    .cor_phaseClass15i_V_8_i(cor_phaseClass15i_V_8),
    .cor_phaseClass15i_V_8_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_8_o),
    .cor_phaseClass15i_V_8_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_8_o_ap_vld),
    .cor_phaseClass15i_V_7_i(cor_phaseClass15i_V_7),
    .cor_phaseClass15i_V_7_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_7_o),
    .cor_phaseClass15i_V_7_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_7_o_ap_vld),
    .cor_phaseClass15i_V_6_i(cor_phaseClass15i_V_6),
    .cor_phaseClass15i_V_6_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_6_o),
    .cor_phaseClass15i_V_6_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_6_o_ap_vld),
    .cor_phaseClass15i_V_5_i(cor_phaseClass15i_V_5),
    .cor_phaseClass15i_V_5_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_5_o),
    .cor_phaseClass15i_V_5_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_5_o_ap_vld),
    .cor_phaseClass15i_V_4_i(cor_phaseClass15i_V_4),
    .cor_phaseClass15i_V_4_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_4_o),
    .cor_phaseClass15i_V_4_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_4_o_ap_vld),
    .cor_phaseClass15i_V_3_i(cor_phaseClass15i_V_3),
    .cor_phaseClass15i_V_3_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_3_o),
    .cor_phaseClass15i_V_3_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_3_o_ap_vld),
    .cor_phaseClass15i_V_2_i(cor_phaseClass15i_V_2),
    .cor_phaseClass15i_V_2_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_2_o),
    .cor_phaseClass15i_V_2_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_2_o_ap_vld),
    .cor_phaseClass15i_V_1_i(cor_phaseClass15i_V_1),
    .cor_phaseClass15i_V_1_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_1_o),
    .cor_phaseClass15i_V_1_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_1_o_ap_vld),
    .cor_phaseClass15i_V_s_i(cor_phaseClass15i_V_s),
    .cor_phaseClass15i_V_s_o(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_s_o),
    .cor_phaseClass15i_V_s_o_ap_vld(StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_s_o_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_grp_correlatorSynch_fu_1107_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_reg_grp_correlatorSynch_fu_1107_ap_start <= 1'b1;
        end else if ((grp_correlatorSynch_fu_1107_ap_ready == 1'b1)) begin
            ap_reg_grp_correlatorSynch_fu_1107_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0i_V_0 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_0_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass0i_V_0 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0i_V_1 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_1_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass0i_V_1 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0i_V_10 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_10_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass0i_V_10 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0i_V_11 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_11_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass0i_V_11 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0i_V_12 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_12_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass0i_V_12 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0i_V_13 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_13_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass0i_V_13 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0i_V_14 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_14_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass0i_V_14 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0i_V_15 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_15_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass0i_V_15 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0i_V_2 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_2_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass0i_V_2 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0i_V_3 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_3_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass0i_V_3 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0i_V_4 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_4_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass0i_V_4 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0i_V_5 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_5_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass0i_V_5 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0i_V_6 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_6_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass0i_V_6 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0i_V_7 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_7_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass0i_V_7 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0i_V_8 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_8_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass0i_V_8 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0i_V_9 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_9_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass0i_V_9 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass0i_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10i_V_1 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_1_o_ap_vld))) begin
            cor_phaseClass10i_V_1 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10i_V_10 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_10_o_ap_vld))) begin
            cor_phaseClass10i_V_10 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10i_V_11 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_11_o_ap_vld))) begin
            cor_phaseClass10i_V_11 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10i_V_12 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_12_o_ap_vld))) begin
            cor_phaseClass10i_V_12 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10i_V_13 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_13_o_ap_vld))) begin
            cor_phaseClass10i_V_13 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10i_V_14 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_14_o_ap_vld))) begin
            cor_phaseClass10i_V_14 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10i_V_15 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_15_ap_vld))) begin
            cor_phaseClass10i_V_15 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10i_V_2 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_2_o_ap_vld))) begin
            cor_phaseClass10i_V_2 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10i_V_3 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_3_o_ap_vld))) begin
            cor_phaseClass10i_V_3 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10i_V_4 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_4_o_ap_vld))) begin
            cor_phaseClass10i_V_4 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10i_V_5 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_5_o_ap_vld))) begin
            cor_phaseClass10i_V_5 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10i_V_6 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_6_o_ap_vld))) begin
            cor_phaseClass10i_V_6 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10i_V_7 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_7_o_ap_vld))) begin
            cor_phaseClass10i_V_7 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10i_V_8 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_8_o_ap_vld))) begin
            cor_phaseClass10i_V_8 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10i_V_9 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_9_o_ap_vld))) begin
            cor_phaseClass10i_V_9 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10i_V_s <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_s_o_ap_vld))) begin
            cor_phaseClass10i_V_s <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass10i_V_s_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11i_V_1 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_1_o_ap_vld))) begin
            cor_phaseClass11i_V_1 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11i_V_10 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_10_o_ap_vld))) begin
            cor_phaseClass11i_V_10 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11i_V_11 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_11_o_ap_vld))) begin
            cor_phaseClass11i_V_11 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11i_V_12 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_12_o_ap_vld))) begin
            cor_phaseClass11i_V_12 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11i_V_13 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_13_o_ap_vld))) begin
            cor_phaseClass11i_V_13 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11i_V_14 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_14_o_ap_vld))) begin
            cor_phaseClass11i_V_14 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11i_V_15 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_15_ap_vld))) begin
            cor_phaseClass11i_V_15 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11i_V_2 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_2_o_ap_vld))) begin
            cor_phaseClass11i_V_2 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11i_V_3 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_3_o_ap_vld))) begin
            cor_phaseClass11i_V_3 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11i_V_4 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_4_o_ap_vld))) begin
            cor_phaseClass11i_V_4 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11i_V_5 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_5_o_ap_vld))) begin
            cor_phaseClass11i_V_5 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11i_V_6 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_6_o_ap_vld))) begin
            cor_phaseClass11i_V_6 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11i_V_7 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_7_o_ap_vld))) begin
            cor_phaseClass11i_V_7 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11i_V_8 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_8_o_ap_vld))) begin
            cor_phaseClass11i_V_8 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11i_V_9 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_9_o_ap_vld))) begin
            cor_phaseClass11i_V_9 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11i_V_s <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_s_o_ap_vld))) begin
            cor_phaseClass11i_V_s <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass11i_V_s_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12i_V_1 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_1_o_ap_vld))) begin
            cor_phaseClass12i_V_1 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12i_V_10 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_10_o_ap_vld))) begin
            cor_phaseClass12i_V_10 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12i_V_11 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_11_o_ap_vld))) begin
            cor_phaseClass12i_V_11 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12i_V_12 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_12_o_ap_vld))) begin
            cor_phaseClass12i_V_12 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12i_V_13 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_13_o_ap_vld))) begin
            cor_phaseClass12i_V_13 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12i_V_14 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_14_o_ap_vld))) begin
            cor_phaseClass12i_V_14 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12i_V_15 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_15_ap_vld))) begin
            cor_phaseClass12i_V_15 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12i_V_2 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_2_o_ap_vld))) begin
            cor_phaseClass12i_V_2 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12i_V_3 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_3_o_ap_vld))) begin
            cor_phaseClass12i_V_3 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12i_V_4 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_4_o_ap_vld))) begin
            cor_phaseClass12i_V_4 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12i_V_5 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_5_o_ap_vld))) begin
            cor_phaseClass12i_V_5 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12i_V_6 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_6_o_ap_vld))) begin
            cor_phaseClass12i_V_6 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12i_V_7 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_7_o_ap_vld))) begin
            cor_phaseClass12i_V_7 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12i_V_8 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_8_o_ap_vld))) begin
            cor_phaseClass12i_V_8 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12i_V_9 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_9_o_ap_vld))) begin
            cor_phaseClass12i_V_9 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12i_V_s <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_s_o_ap_vld))) begin
            cor_phaseClass12i_V_s <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass12i_V_s_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13i_V_1 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_1_o_ap_vld))) begin
            cor_phaseClass13i_V_1 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13i_V_10 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_10_o_ap_vld))) begin
            cor_phaseClass13i_V_10 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13i_V_11 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_11_o_ap_vld))) begin
            cor_phaseClass13i_V_11 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13i_V_12 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_12_o_ap_vld))) begin
            cor_phaseClass13i_V_12 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13i_V_13 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_13_o_ap_vld))) begin
            cor_phaseClass13i_V_13 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13i_V_14 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_14_o_ap_vld))) begin
            cor_phaseClass13i_V_14 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13i_V_15 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_15_ap_vld))) begin
            cor_phaseClass13i_V_15 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13i_V_2 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_2_o_ap_vld))) begin
            cor_phaseClass13i_V_2 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13i_V_3 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_3_o_ap_vld))) begin
            cor_phaseClass13i_V_3 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13i_V_4 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_4_o_ap_vld))) begin
            cor_phaseClass13i_V_4 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13i_V_5 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_5_o_ap_vld))) begin
            cor_phaseClass13i_V_5 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13i_V_6 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_6_o_ap_vld))) begin
            cor_phaseClass13i_V_6 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13i_V_7 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_7_o_ap_vld))) begin
            cor_phaseClass13i_V_7 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13i_V_8 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_8_o_ap_vld))) begin
            cor_phaseClass13i_V_8 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13i_V_9 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_9_o_ap_vld))) begin
            cor_phaseClass13i_V_9 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13i_V_s <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_s_o_ap_vld))) begin
            cor_phaseClass13i_V_s <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass13i_V_s_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14i_V_1 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_1_o_ap_vld))) begin
            cor_phaseClass14i_V_1 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14i_V_10 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_10_o_ap_vld))) begin
            cor_phaseClass14i_V_10 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14i_V_11 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_11_o_ap_vld))) begin
            cor_phaseClass14i_V_11 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14i_V_12 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_12_o_ap_vld))) begin
            cor_phaseClass14i_V_12 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14i_V_13 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_13_o_ap_vld))) begin
            cor_phaseClass14i_V_13 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14i_V_14 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_14_o_ap_vld))) begin
            cor_phaseClass14i_V_14 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14i_V_15 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_15_ap_vld))) begin
            cor_phaseClass14i_V_15 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14i_V_2 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_2_o_ap_vld))) begin
            cor_phaseClass14i_V_2 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14i_V_3 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_3_o_ap_vld))) begin
            cor_phaseClass14i_V_3 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14i_V_4 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_4_o_ap_vld))) begin
            cor_phaseClass14i_V_4 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14i_V_5 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_5_o_ap_vld))) begin
            cor_phaseClass14i_V_5 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14i_V_6 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_6_o_ap_vld))) begin
            cor_phaseClass14i_V_6 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14i_V_7 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_7_o_ap_vld))) begin
            cor_phaseClass14i_V_7 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14i_V_8 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_8_o_ap_vld))) begin
            cor_phaseClass14i_V_8 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14i_V_9 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_9_o_ap_vld))) begin
            cor_phaseClass14i_V_9 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14i_V_s <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_s_o_ap_vld))) begin
            cor_phaseClass14i_V_s <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass14i_V_s_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15i_V_1 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_1_o_ap_vld))) begin
            cor_phaseClass15i_V_1 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15i_V_10 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_10_o_ap_vld))) begin
            cor_phaseClass15i_V_10 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15i_V_11 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_11_o_ap_vld))) begin
            cor_phaseClass15i_V_11 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15i_V_12 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_12_o_ap_vld))) begin
            cor_phaseClass15i_V_12 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15i_V_13 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_13_o_ap_vld))) begin
            cor_phaseClass15i_V_13 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15i_V_14 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_14_o_ap_vld))) begin
            cor_phaseClass15i_V_14 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15i_V_15 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_15_ap_vld))) begin
            cor_phaseClass15i_V_15 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15i_V_2 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_2_o_ap_vld))) begin
            cor_phaseClass15i_V_2 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15i_V_3 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_3_o_ap_vld))) begin
            cor_phaseClass15i_V_3 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15i_V_4 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_4_o_ap_vld))) begin
            cor_phaseClass15i_V_4 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15i_V_5 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_5_o_ap_vld))) begin
            cor_phaseClass15i_V_5 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15i_V_6 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_6_o_ap_vld))) begin
            cor_phaseClass15i_V_6 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15i_V_7 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_7_o_ap_vld))) begin
            cor_phaseClass15i_V_7 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15i_V_8 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_8_o_ap_vld))) begin
            cor_phaseClass15i_V_8 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15i_V_9 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_9_o_ap_vld))) begin
            cor_phaseClass15i_V_9 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15i_V_s <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_s_o_ap_vld))) begin
            cor_phaseClass15i_V_s <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass15i_V_s_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1i_V_0 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_0_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass1i_V_0 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1i_V_1 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_1_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass1i_V_1 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1i_V_10 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_10_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass1i_V_10 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1i_V_11 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_11_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass1i_V_11 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1i_V_12 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_12_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass1i_V_12 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1i_V_13 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_13_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass1i_V_13 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1i_V_14 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_14_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass1i_V_14 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1i_V_15 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_15_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass1i_V_15 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1i_V_2 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_2_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass1i_V_2 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1i_V_3 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_3_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass1i_V_3 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1i_V_4 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_4_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass1i_V_4 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1i_V_5 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_5_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass1i_V_5 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1i_V_6 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_6_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass1i_V_6 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1i_V_7 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_7_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass1i_V_7 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1i_V_8 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_8_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass1i_V_8 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1i_V_9 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_9_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass1i_V_9 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass1i_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2i_V_0 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_0_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass2i_V_0 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2i_V_1 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_1_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass2i_V_1 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2i_V_10 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_10_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass2i_V_10 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2i_V_11 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_11_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass2i_V_11 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2i_V_12 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_12_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass2i_V_12 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2i_V_13 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_13_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass2i_V_13 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2i_V_14 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_14_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass2i_V_14 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2i_V_15 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_15_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass2i_V_15 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2i_V_2 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_2_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass2i_V_2 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2i_V_3 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_3_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass2i_V_3 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2i_V_4 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_4_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass2i_V_4 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2i_V_5 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_5_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass2i_V_5 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2i_V_6 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_6_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass2i_V_6 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2i_V_7 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_7_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass2i_V_7 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2i_V_8 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_8_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass2i_V_8 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2i_V_9 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_9_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass2i_V_9 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass2i_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3i_V_0 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_0_o_ap_vld))) begin
            cor_phaseClass3i_V_0 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3i_V_1 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_1_o_ap_vld))) begin
            cor_phaseClass3i_V_1 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3i_V_10 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_10_o_ap_vld))) begin
            cor_phaseClass3i_V_10 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3i_V_11 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_11_o_ap_vld))) begin
            cor_phaseClass3i_V_11 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3i_V_12 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_12_o_ap_vld))) begin
            cor_phaseClass3i_V_12 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3i_V_13 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_13_o_ap_vld))) begin
            cor_phaseClass3i_V_13 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3i_V_14 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_14_o_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass3i_V_14 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3i_V_15 <= 16'd0;
    end else begin
        if (((1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_15_ap_vld) & (1'b1 == ap_CS_fsm_state2))) begin
            cor_phaseClass3i_V_15 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3i_V_2 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_2_o_ap_vld))) begin
            cor_phaseClass3i_V_2 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3i_V_3 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_3_o_ap_vld))) begin
            cor_phaseClass3i_V_3 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3i_V_4 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_4_o_ap_vld))) begin
            cor_phaseClass3i_V_4 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3i_V_5 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_5_o_ap_vld))) begin
            cor_phaseClass3i_V_5 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3i_V_6 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_6_o_ap_vld))) begin
            cor_phaseClass3i_V_6 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3i_V_7 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_7_o_ap_vld))) begin
            cor_phaseClass3i_V_7 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3i_V_8 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_8_o_ap_vld))) begin
            cor_phaseClass3i_V_8 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3i_V_9 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_9_o_ap_vld))) begin
            cor_phaseClass3i_V_9 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass3i_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4i_V_0 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_0_o_ap_vld))) begin
            cor_phaseClass4i_V_0 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4i_V_1 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_1_o_ap_vld))) begin
            cor_phaseClass4i_V_1 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4i_V_10 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_10_o_ap_vld))) begin
            cor_phaseClass4i_V_10 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4i_V_11 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_11_o_ap_vld))) begin
            cor_phaseClass4i_V_11 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4i_V_12 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_12_o_ap_vld))) begin
            cor_phaseClass4i_V_12 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4i_V_13 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_13_o_ap_vld))) begin
            cor_phaseClass4i_V_13 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4i_V_14 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_14_o_ap_vld))) begin
            cor_phaseClass4i_V_14 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4i_V_15 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_15_ap_vld))) begin
            cor_phaseClass4i_V_15 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4i_V_2 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_2_o_ap_vld))) begin
            cor_phaseClass4i_V_2 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4i_V_3 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_3_o_ap_vld))) begin
            cor_phaseClass4i_V_3 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4i_V_4 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_4_o_ap_vld))) begin
            cor_phaseClass4i_V_4 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4i_V_5 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_5_o_ap_vld))) begin
            cor_phaseClass4i_V_5 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4i_V_6 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_6_o_ap_vld))) begin
            cor_phaseClass4i_V_6 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4i_V_7 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_7_o_ap_vld))) begin
            cor_phaseClass4i_V_7 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4i_V_8 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_8_o_ap_vld))) begin
            cor_phaseClass4i_V_8 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4i_V_9 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_9_o_ap_vld))) begin
            cor_phaseClass4i_V_9 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass4i_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5i_V_0 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_0_o_ap_vld))) begin
            cor_phaseClass5i_V_0 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5i_V_1 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_1_o_ap_vld))) begin
            cor_phaseClass5i_V_1 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5i_V_10 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_10_o_ap_vld))) begin
            cor_phaseClass5i_V_10 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5i_V_11 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_11_o_ap_vld))) begin
            cor_phaseClass5i_V_11 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5i_V_12 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_12_o_ap_vld))) begin
            cor_phaseClass5i_V_12 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5i_V_13 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_13_o_ap_vld))) begin
            cor_phaseClass5i_V_13 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5i_V_14 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_14_o_ap_vld))) begin
            cor_phaseClass5i_V_14 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5i_V_15 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_15_ap_vld))) begin
            cor_phaseClass5i_V_15 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5i_V_2 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_2_o_ap_vld))) begin
            cor_phaseClass5i_V_2 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5i_V_3 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_3_o_ap_vld))) begin
            cor_phaseClass5i_V_3 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5i_V_4 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_4_o_ap_vld))) begin
            cor_phaseClass5i_V_4 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5i_V_5 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_5_o_ap_vld))) begin
            cor_phaseClass5i_V_5 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5i_V_6 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_6_o_ap_vld))) begin
            cor_phaseClass5i_V_6 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5i_V_7 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_7_o_ap_vld))) begin
            cor_phaseClass5i_V_7 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5i_V_8 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_8_o_ap_vld))) begin
            cor_phaseClass5i_V_8 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5i_V_9 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_9_o_ap_vld))) begin
            cor_phaseClass5i_V_9 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass5i_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6i_V_0 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_0_o_ap_vld))) begin
            cor_phaseClass6i_V_0 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6i_V_1 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_1_o_ap_vld))) begin
            cor_phaseClass6i_V_1 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6i_V_10 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_10_o_ap_vld))) begin
            cor_phaseClass6i_V_10 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6i_V_11 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_11_o_ap_vld))) begin
            cor_phaseClass6i_V_11 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6i_V_12 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_12_o_ap_vld))) begin
            cor_phaseClass6i_V_12 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6i_V_13 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_13_o_ap_vld))) begin
            cor_phaseClass6i_V_13 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6i_V_14 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_14_o_ap_vld))) begin
            cor_phaseClass6i_V_14 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6i_V_15 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_15_ap_vld))) begin
            cor_phaseClass6i_V_15 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6i_V_2 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_2_o_ap_vld))) begin
            cor_phaseClass6i_V_2 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6i_V_3 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_3_o_ap_vld))) begin
            cor_phaseClass6i_V_3 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6i_V_4 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_4_o_ap_vld))) begin
            cor_phaseClass6i_V_4 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6i_V_5 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_5_o_ap_vld))) begin
            cor_phaseClass6i_V_5 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6i_V_6 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_6_o_ap_vld))) begin
            cor_phaseClass6i_V_6 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6i_V_7 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_7_o_ap_vld))) begin
            cor_phaseClass6i_V_7 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6i_V_8 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_8_o_ap_vld))) begin
            cor_phaseClass6i_V_8 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6i_V_9 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_9_o_ap_vld))) begin
            cor_phaseClass6i_V_9 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass6i_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7i_V_0 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_0_o_ap_vld))) begin
            cor_phaseClass7i_V_0 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7i_V_1 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_1_o_ap_vld))) begin
            cor_phaseClass7i_V_1 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7i_V_10 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_10_o_ap_vld))) begin
            cor_phaseClass7i_V_10 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7i_V_11 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_11_o_ap_vld))) begin
            cor_phaseClass7i_V_11 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7i_V_12 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_12_o_ap_vld))) begin
            cor_phaseClass7i_V_12 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7i_V_13 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_13_o_ap_vld))) begin
            cor_phaseClass7i_V_13 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7i_V_14 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_14_o_ap_vld))) begin
            cor_phaseClass7i_V_14 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7i_V_15 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_15_ap_vld))) begin
            cor_phaseClass7i_V_15 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7i_V_2 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_2_o_ap_vld))) begin
            cor_phaseClass7i_V_2 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7i_V_3 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_3_o_ap_vld))) begin
            cor_phaseClass7i_V_3 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7i_V_4 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_4_o_ap_vld))) begin
            cor_phaseClass7i_V_4 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7i_V_5 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_5_o_ap_vld))) begin
            cor_phaseClass7i_V_5 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7i_V_6 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_6_o_ap_vld))) begin
            cor_phaseClass7i_V_6 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7i_V_7 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_7_o_ap_vld))) begin
            cor_phaseClass7i_V_7 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7i_V_8 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_8_o_ap_vld))) begin
            cor_phaseClass7i_V_8 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7i_V_9 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_9_o_ap_vld))) begin
            cor_phaseClass7i_V_9 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass7i_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8i_V_0 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_0_o_ap_vld))) begin
            cor_phaseClass8i_V_0 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8i_V_1 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_1_o_ap_vld))) begin
            cor_phaseClass8i_V_1 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8i_V_10 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_10_o_ap_vld))) begin
            cor_phaseClass8i_V_10 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8i_V_11 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_11_o_ap_vld))) begin
            cor_phaseClass8i_V_11 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8i_V_12 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_12_o_ap_vld))) begin
            cor_phaseClass8i_V_12 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8i_V_13 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_13_o_ap_vld))) begin
            cor_phaseClass8i_V_13 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8i_V_14 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_14_o_ap_vld))) begin
            cor_phaseClass8i_V_14 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8i_V_15 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_15_ap_vld))) begin
            cor_phaseClass8i_V_15 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8i_V_2 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_2_o_ap_vld))) begin
            cor_phaseClass8i_V_2 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8i_V_3 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_3_o_ap_vld))) begin
            cor_phaseClass8i_V_3 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8i_V_4 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_4_o_ap_vld))) begin
            cor_phaseClass8i_V_4 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8i_V_5 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_5_o_ap_vld))) begin
            cor_phaseClass8i_V_5 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8i_V_6 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_6_o_ap_vld))) begin
            cor_phaseClass8i_V_6 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8i_V_7 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_7_o_ap_vld))) begin
            cor_phaseClass8i_V_7 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8i_V_8 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_8_o_ap_vld))) begin
            cor_phaseClass8i_V_8 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8i_V_9 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_9_o_ap_vld))) begin
            cor_phaseClass8i_V_9 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass8i_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9i_V_0 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_0_o_ap_vld))) begin
            cor_phaseClass9i_V_0 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9i_V_1 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_1_o_ap_vld))) begin
            cor_phaseClass9i_V_1 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9i_V_10 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_10_o_ap_vld))) begin
            cor_phaseClass9i_V_10 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9i_V_11 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_11_o_ap_vld))) begin
            cor_phaseClass9i_V_11 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9i_V_12 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_12_o_ap_vld))) begin
            cor_phaseClass9i_V_12 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9i_V_13 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_13_o_ap_vld))) begin
            cor_phaseClass9i_V_13 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9i_V_14 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_14_o_ap_vld))) begin
            cor_phaseClass9i_V_14 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9i_V_15 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_15_ap_vld))) begin
            cor_phaseClass9i_V_15 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9i_V_2 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_2_o_ap_vld))) begin
            cor_phaseClass9i_V_2 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9i_V_3 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_3_o_ap_vld))) begin
            cor_phaseClass9i_V_3 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9i_V_4 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_4_o_ap_vld))) begin
            cor_phaseClass9i_V_4 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9i_V_5 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_5_o_ap_vld))) begin
            cor_phaseClass9i_V_5 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9i_V_6 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_6_o_ap_vld))) begin
            cor_phaseClass9i_V_6 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9i_V_7 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_7_o_ap_vld))) begin
            cor_phaseClass9i_V_7 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9i_V_8 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_8_o_ap_vld))) begin
            cor_phaseClass9i_V_8 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9i_V_9 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_9_o_ap_vld))) begin
            cor_phaseClass9i_V_9 <= StgValue_70_shiftPhaseClassSynch_fu_1624_cor_phaseClass9i_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        currentState <= 1'd0;
    end else begin
        if ((~((1'b1 == ap_block_state6_io) | (o_data_V_last_V_1_ack_in == 1'b0) | (o_data_V_data_V_1_ack_in == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
            currentState <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        i_data_V_data_V_0_sel_rd <= 1'b0;
    end else begin
        if (((i_data_V_data_V_0_ack_out == 1'b1) & (i_data_V_data_V_0_vld_out == 1'b1))) begin
            i_data_V_data_V_0_sel_rd <= ~i_data_V_data_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        i_data_V_data_V_0_sel_wr <= 1'b0;
    end else begin
        if (((i_data_V_data_V_0_ack_in == 1'b1) & (i_data_V_data_V_0_vld_in == 1'b1))) begin
            i_data_V_data_V_0_sel_wr <= ~i_data_V_data_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        i_data_V_data_V_0_state <= 2'd0;
    end else begin
        if ((((i_data_V_data_V_0_state == 2'd2) & (i_data_V_data_V_0_vld_in == 1'b0)) | ((i_data_V_data_V_0_state == 2'd3) & (i_data_V_data_V_0_vld_in == 1'b0) & (i_data_V_data_V_0_ack_out == 1'b1)))) begin
            i_data_V_data_V_0_state <= 2'd2;
        end else if ((((i_data_V_data_V_0_state == 2'd1) & (i_data_V_data_V_0_ack_out == 1'b0)) | ((i_data_V_data_V_0_state == 2'd3) & (i_data_V_data_V_0_ack_out == 1'b0) & (i_data_V_data_V_0_vld_in == 1'b1)))) begin
            i_data_V_data_V_0_state <= 2'd1;
        end else if (((~((i_data_V_data_V_0_vld_in == 1'b0) & (i_data_V_data_V_0_ack_out == 1'b1)) & ~((i_data_V_data_V_0_ack_out == 1'b0) & (i_data_V_data_V_0_vld_in == 1'b1)) & (i_data_V_data_V_0_state == 2'd3)) | ((i_data_V_data_V_0_state == 2'd1) & (i_data_V_data_V_0_ack_out == 1'b1)) | ((i_data_V_data_V_0_state == 2'd2) & (i_data_V_data_V_0_vld_in == 1'b1)))) begin
            i_data_V_data_V_0_state <= 2'd3;
        end else begin
            i_data_V_data_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        i_data_V_last_V_0_sel_rd <= 1'b0;
    end else begin
        if (((i_data_V_last_V_0_ack_out == 1'b1) & (i_data_V_last_V_0_vld_out == 1'b1))) begin
            i_data_V_last_V_0_sel_rd <= ~i_data_V_last_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        i_data_V_last_V_0_sel_wr <= 1'b0;
    end else begin
        if (((i_data_V_last_V_0_ack_in == 1'b1) & (i_data_V_last_V_0_vld_in == 1'b1))) begin
            i_data_V_last_V_0_sel_wr <= ~i_data_V_last_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        i_data_V_last_V_0_state <= 2'd0;
    end else begin
        if ((((i_data_V_last_V_0_state == 2'd2) & (i_data_V_last_V_0_vld_in == 1'b0)) | ((i_data_V_last_V_0_state == 2'd3) & (i_data_V_last_V_0_vld_in == 1'b0) & (i_data_V_last_V_0_ack_out == 1'b1)))) begin
            i_data_V_last_V_0_state <= 2'd2;
        end else if ((((i_data_V_last_V_0_state == 2'd1) & (i_data_V_last_V_0_ack_out == 1'b0)) | ((i_data_V_last_V_0_state == 2'd3) & (i_data_V_last_V_0_ack_out == 1'b0) & (i_data_V_last_V_0_vld_in == 1'b1)))) begin
            i_data_V_last_V_0_state <= 2'd1;
        end else if (((~((i_data_V_last_V_0_vld_in == 1'b0) & (i_data_V_last_V_0_ack_out == 1'b1)) & ~((i_data_V_last_V_0_ack_out == 1'b0) & (i_data_V_last_V_0_vld_in == 1'b1)) & (i_data_V_last_V_0_state == 2'd3)) | ((i_data_V_last_V_0_state == 2'd1) & (i_data_V_last_V_0_ack_out == 1'b1)) | ((i_data_V_last_V_0_state == 2'd2) & (i_data_V_last_V_0_vld_in == 1'b1)))) begin
            i_data_V_last_V_0_state <= 2'd3;
        end else begin
            i_data_V_last_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        loadCount_V <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5))) begin
            loadCount_V <= tmp_2_fu_2738_p2;
        end else if (((currentState_load_load_fu_2655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
            loadCount_V <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        o_data_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((o_data_V_data_V_1_ack_out == 1'b1) & (o_data_V_data_V_1_vld_out == 1'b1))) begin
            o_data_V_data_V_1_sel_rd <= ~o_data_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        o_data_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((o_data_V_data_V_1_ack_in == 1'b1) & (o_data_V_data_V_1_vld_in == 1'b1))) begin
            o_data_V_data_V_1_sel_wr <= ~o_data_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        o_data_V_data_V_1_state <= 2'd0;
    end else begin
        if ((((o_data_V_data_V_1_state == 2'd2) & (o_data_V_data_V_1_vld_in == 1'b0)) | ((o_data_V_data_V_1_state == 2'd3) & (o_data_V_data_V_1_vld_in == 1'b0) & (o_data_V_data_V_1_ack_out == 1'b1)))) begin
            o_data_V_data_V_1_state <= 2'd2;
        end else if ((((o_data_V_data_V_1_state == 2'd1) & (o_data_V_data_V_1_ack_out == 1'b0)) | ((o_data_V_data_V_1_state == 2'd3) & (o_data_V_data_V_1_ack_out == 1'b0) & (o_data_V_data_V_1_vld_in == 1'b1)))) begin
            o_data_V_data_V_1_state <= 2'd1;
        end else if (((~((o_data_V_data_V_1_vld_in == 1'b0) & (o_data_V_data_V_1_ack_out == 1'b1)) & ~((o_data_V_data_V_1_ack_out == 1'b0) & (o_data_V_data_V_1_vld_in == 1'b1)) & (o_data_V_data_V_1_state == 2'd3)) | ((o_data_V_data_V_1_state == 2'd1) & (o_data_V_data_V_1_ack_out == 1'b1)) | ((o_data_V_data_V_1_state == 2'd2) & (o_data_V_data_V_1_vld_in == 1'b1)))) begin
            o_data_V_data_V_1_state <= 2'd3;
        end else begin
            o_data_V_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        o_data_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((o_data_V_last_V_1_ack_out == 1'b1) & (o_data_V_last_V_1_vld_out == 1'b1))) begin
            o_data_V_last_V_1_sel_rd <= ~o_data_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        o_data_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((o_data_V_last_V_1_ack_in == 1'b1) & (o_data_V_last_V_1_vld_in == 1'b1))) begin
            o_data_V_last_V_1_sel_wr <= ~o_data_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        o_data_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((o_data_V_last_V_1_state == 2'd2) & (o_data_V_last_V_1_vld_in == 1'b0)) | ((o_data_V_last_V_1_state == 2'd3) & (o_data_V_last_V_1_vld_in == 1'b0) & (o_data_V_last_V_1_ack_out == 1'b1)))) begin
            o_data_V_last_V_1_state <= 2'd2;
        end else if ((((o_data_V_last_V_1_state == 2'd1) & (o_data_V_last_V_1_ack_out == 1'b0)) | ((o_data_V_last_V_1_state == 2'd3) & (o_data_V_last_V_1_ack_out == 1'b0) & (o_data_V_last_V_1_vld_in == 1'b1)))) begin
            o_data_V_last_V_1_state <= 2'd1;
        end else if (((~((o_data_V_last_V_1_vld_in == 1'b0) & (o_data_V_last_V_1_ack_out == 1'b1)) & ~((o_data_V_last_V_1_ack_out == 1'b0) & (o_data_V_last_V_1_vld_in == 1'b1)) & (o_data_V_last_V_1_state == 2'd3)) | ((o_data_V_last_V_1_state == 2'd1) & (o_data_V_last_V_1_ack_out == 1'b1)) | ((o_data_V_last_V_1_state == 2'd2) & (o_data_V_last_V_1_vld_in == 1'b1)))) begin
            o_data_V_last_V_1_state <= 2'd3;
        end else begin
            o_data_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        phaseClass_V <= 4'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            phaseClass_V <= tmp_4_fu_2723_p2;
        end else if (((currentState_load_load_fu_2655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
            phaseClass_V <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        currentState_load_reg_2761 <= currentState;
        phaseClass_V_load_reg_2765 <= phaseClass_V;
    end
end

always @ (posedge ap_clk) begin
    if ((i_data_V_data_V_0_load_A == 1'b1)) begin
        i_data_V_data_V_0_payload_A <= i_data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((i_data_V_data_V_0_load_B == 1'b1)) begin
        i_data_V_data_V_0_payload_B <= i_data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((i_data_V_last_V_0_load_A == 1'b1)) begin
        i_data_V_last_V_0_payload_A <= i_data_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((i_data_V_last_V_0_load_B == 1'b1)) begin
        i_data_V_last_V_0_payload_B <= i_data_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((o_data_V_data_V_1_load_A == 1'b1)) begin
        o_data_V_data_V_1_payload_A <= o_data_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((o_data_V_data_V_1_load_B == 1'b1)) begin
        o_data_V_data_V_1_payload_B <= o_data_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((o_data_V_last_V_1_load_A == 1'b1)) begin
        o_data_V_last_V_1_payload_A <= tmp_last_V_reg_2772;
    end
end

always @ (posedge ap_clk) begin
    if ((o_data_V_last_V_1_load_B == 1'b1)) begin
        o_data_V_last_V_1_payload_B <= tmp_last_V_reg_2772;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_correlatorSynch_fu_1107_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        out_sample_data_V_reg_2777 <= grp_correlatorSynch_fu_1107_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5))) begin
        tmp_5_reg_2783 <= tmp_5_fu_2750_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((i_data_V_data_V_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_last_V_reg_2772 <= i_data_V_last_V_0_data_out;
    end
end

always @ (*) begin
    if (((i_data_V_data_V_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        StgValue_70_shiftPhaseClassSynch_fu_1624_ap_start = 1'b1;
    end else begin
        StgValue_70_shiftPhaseClassSynch_fu_1624_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_data_TDATA_blk_n = i_data_V_data_V_0_state[1'd0];
    end else begin
        i_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((i_data_V_data_V_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_data_V_data_V_0_ack_out = 1'b1;
    end else begin
        i_data_V_data_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((i_data_V_data_V_0_sel == 1'b1)) begin
        i_data_V_data_V_0_data_out = i_data_V_data_V_0_payload_B;
    end else begin
        i_data_V_data_V_0_data_out = i_data_V_data_V_0_payload_A;
    end
end

always @ (*) begin
    if (((i_data_V_data_V_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_data_V_last_V_0_ack_out = 1'b1;
    end else begin
        i_data_V_last_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((i_data_V_last_V_0_sel == 1'b1)) begin
        i_data_V_last_V_0_data_out = i_data_V_last_V_0_payload_B;
    end else begin
        i_data_V_last_V_0_data_out = i_data_V_last_V_0_payload_A;
    end
end

always @ (*) begin
    if ((((tmp_5_reg_2783 == 1'd1) & (currentState_load_reg_2761 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((currentState_load_reg_2761 == 1'd1) & (tmp_5_reg_2783 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((tmp_5_fu_2750_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((tmp_5_fu_2750_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        o_data_TDATA_blk_n = o_data_V_data_V_1_state[1'd1];
    end else begin
        o_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        if ((tmp_5_fu_2750_p2 == 1'd1)) begin
            o_data_V_data_V_1_data_in = 32'd0;
        end else if ((tmp_5_fu_2750_p2 == 1'd0)) begin
            o_data_V_data_V_1_data_in = out_sample_data_V_reg_2777;
        end else begin
            o_data_V_data_V_1_data_in = 'bx;
        end
    end else begin
        o_data_V_data_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((o_data_V_data_V_1_sel == 1'b1)) begin
        o_data_V_data_V_1_data_out = o_data_V_data_V_1_payload_B;
    end else begin
        o_data_V_data_V_1_data_out = o_data_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state5_io) & (tmp_5_fu_2750_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((1'b0 == ap_block_state5_io) & (tmp_5_fu_2750_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        o_data_V_data_V_1_vld_in = 1'b1;
    end else begin
        o_data_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((o_data_V_last_V_1_sel == 1'b1)) begin
        o_data_V_last_V_1_data_out = o_data_V_last_V_1_payload_B;
    end else begin
        o_data_V_last_V_1_data_out = o_data_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state5_io) & (tmp_5_fu_2750_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((1'b0 == ap_block_state5_io) & (tmp_5_fu_2750_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        o_data_V_last_V_1_vld_in = 1'b1;
    end else begin
        o_data_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((currentState_load_load_fu_2655_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((i_data_V_data_V_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_correlatorSynch_fu_1107_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((1'b1 == ap_block_state6_io) | (o_data_V_last_V_1_ack_in == 1'b0) | (o_data_V_data_V_1_ack_in == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign StgValue_70_shiftPhaseClassSynch_fu_1624_newValuei_V = i_data_V_data_V_0_data_out[15:0];

assign StgValue_70_shiftPhaseClassSynch_fu_1624_newValueq_V = {{i_data_V_data_V_0_data_out[31:16]}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state5_io = (((tmp_5_fu_2750_p2 == 1'd1) & (o_data_V_data_V_1_ack_in == 1'b0)) | ((tmp_5_fu_2750_p2 == 1'd0) & (o_data_V_data_V_1_ack_in == 1'b0)));
end

always @ (*) begin
    ap_block_state6 = ((o_data_V_last_V_1_ack_in == 1'b0) | (o_data_V_data_V_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_block_state6_io = (((ap_predicate_op84_write_state6 == 1'b1) & (o_data_V_data_V_1_ack_in == 1'b0)) | ((ap_predicate_op82_write_state6 == 1'b1) & (o_data_V_data_V_1_ack_in == 1'b0)));
end

always @ (*) begin
    ap_predicate_op82_write_state6 = ((currentState_load_reg_2761 == 1'd1) & (tmp_5_reg_2783 == 1'd0));
end

always @ (*) begin
    ap_predicate_op84_write_state6 = ((tmp_5_reg_2783 == 1'd1) & (currentState_load_reg_2761 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign currentState_load_load_fu_2655_p1 = currentState;

assign grp_correlatorSynch_fu_1107_ap_start = ap_reg_grp_correlatorSynch_fu_1107_ap_start;

assign i_data_TREADY = i_data_V_last_V_0_state[1'd1];

assign i_data_V_data_V_0_ack_in = i_data_V_data_V_0_state[1'd1];

assign i_data_V_data_V_0_load_A = (i_data_V_data_V_0_state_cmp_full & ~i_data_V_data_V_0_sel_wr);

assign i_data_V_data_V_0_load_B = (i_data_V_data_V_0_state_cmp_full & i_data_V_data_V_0_sel_wr);

assign i_data_V_data_V_0_sel = i_data_V_data_V_0_sel_rd;

assign i_data_V_data_V_0_state_cmp_full = ((i_data_V_data_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign i_data_V_data_V_0_vld_in = i_data_TVALID;

assign i_data_V_data_V_0_vld_out = i_data_V_data_V_0_state[1'd0];

assign i_data_V_last_V_0_ack_in = i_data_V_last_V_0_state[1'd1];

assign i_data_V_last_V_0_load_A = (i_data_V_last_V_0_state_cmp_full & ~i_data_V_last_V_0_sel_wr);

assign i_data_V_last_V_0_load_B = (i_data_V_last_V_0_state_cmp_full & i_data_V_last_V_0_sel_wr);

assign i_data_V_last_V_0_sel = i_data_V_last_V_0_sel_rd;

assign i_data_V_last_V_0_state_cmp_full = ((i_data_V_last_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign i_data_V_last_V_0_vld_in = i_data_TVALID;

assign i_data_V_last_V_0_vld_out = i_data_V_last_V_0_state[1'd0];

assign o_data_TDATA = o_data_V_data_V_1_data_out;

assign o_data_TLAST = o_data_V_last_V_1_data_out;

assign o_data_TVALID = o_data_V_last_V_1_state[1'd0];

assign o_data_V_data_V_1_ack_in = o_data_V_data_V_1_state[1'd1];

assign o_data_V_data_V_1_ack_out = o_data_TREADY;

assign o_data_V_data_V_1_load_A = (o_data_V_data_V_1_state_cmp_full & ~o_data_V_data_V_1_sel_wr);

assign o_data_V_data_V_1_load_B = (o_data_V_data_V_1_state_cmp_full & o_data_V_data_V_1_sel_wr);

assign o_data_V_data_V_1_sel = o_data_V_data_V_1_sel_rd;

assign o_data_V_data_V_1_state_cmp_full = ((o_data_V_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign o_data_V_data_V_1_vld_out = o_data_V_data_V_1_state[1'd0];

assign o_data_V_last_V_1_ack_in = o_data_V_last_V_1_state[1'd1];

assign o_data_V_last_V_1_ack_out = o_data_TREADY;

assign o_data_V_last_V_1_load_A = (o_data_V_last_V_1_state_cmp_full & ~o_data_V_last_V_1_sel_wr);

assign o_data_V_last_V_1_load_B = (o_data_V_last_V_1_state_cmp_full & o_data_V_last_V_1_sel_wr);

assign o_data_V_last_V_1_sel = o_data_V_last_V_1_sel_rd;

assign o_data_V_last_V_1_state_cmp_full = ((o_data_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign o_data_V_last_V_1_vld_out = o_data_V_last_V_1_state[1'd0];

assign tmp_2_fu_2738_p2 = (32'd1 + loadCount_V);

assign tmp_4_fu_2723_p2 = (4'd1 + phaseClass_V_load_reg_2765);

assign tmp_5_fu_2750_p2 = ((out_sample_data_V_reg_2777 == 32'd0) ? 1'b1 : 1'b0);

endmodule //correlateTopSynch
