read -sv run_verilog_mid/adder_32b_8_89_1f01d384d1cef141d480cc43171aeeef.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_89_1f01d384d1cef141d480cc43171aeeef_yosys.v
