Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Apr 16 16:47:54 2024
| Host         : eddard.hfe.rwth-aachen.de running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree        1           
TIMING-17  Critical Warning  Non-clocked sequential cell  12          
TIMING-16  Warning           Large setup violation        948         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (1)
6. checking no_output_delay (146)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: adjustable_clock/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (146)
---------------------------------
 There are 138 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 8 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -33.802    -4606.824                   3511                34454        0.050        0.000                      0                34454        0.264        0.000                       0                  5002  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
SYSCLK_P                       {0.000 2.500}        5.000           200.000         
USER_CLOCK                     {0.000 5.000}        10.000          100.000         
  CLK_OUT1_system_clk_creator  {0.000 2.500}        5.000           200.000         
  clkfbout_system_clk_creator  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
USER_CLOCK                                                                                                                                                                       3.000        0.000                       0                     1  
  CLK_OUT1_system_clk_creator      -33.802    -4606.824                   3511                34439        0.050        0.000                      0                34439        0.264        0.000                       0                  4998  
  clkfbout_system_clk_creator                                                                                                                                                    8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            CLK_OUT1_system_clk_creator  CLK_OUT1_system_clk_creator        3.555        0.000                      0                   15        0.240        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       CLK_OUT1_system_clk_creator                               
(none)                       clkfbout_system_clk_creator                               
(none)                                                    CLK_OUT1_system_clk_creator  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  USER_CLOCK
  To Clock:  USER_CLOCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_CLOCK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { USER_CLOCK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  CLK_OUT1_system_clk_creator

Setup :         3511  Failing Endpoints,  Worst Slack      -33.802ns,  Total Violation    -4606.823ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -33.802ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.444ns  (logic 23.239ns (60.450%)  route 15.205ns (39.550%))
  Logic Levels:           194  (CARRY4=179 DSP48E1=1 LUT2=12 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 2.620 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.425    -2.716    clk
    SLICE_X40Y166        FDSE                                         r  r_dacActiveCore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y166        FDSE (Prop_fdse_C_Q)         0.259    -2.457 r  r_dacActiveCore_reg[2]/Q
                         net (fo=1, routed)           0.232    -2.225    adjustable_clock/divisor[10]
    DSP48_X2Y66          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      2.737     0.512 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.475     0.988    adjustable_clock/counter3_n_105
    SLICE_X43Y165        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.290 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.290    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X43Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.343 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.343    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X43Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.396 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.396    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X43Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.449 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.449    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X43Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.502 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.502    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X43Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.555 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.645     2.200    adjustable_clock/counter2[24]
    SLICE_X42Y165        LUT2 (Prop_lut2_I1_O)        0.043     2.243 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.243    adjustable_clock/clk_out_i_691_n_0
    SLICE_X42Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.499 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.499    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X42Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.553 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.553    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X42Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.607 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.607    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X42Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.661 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.661    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X42Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.715 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.715    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X42Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.769 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.769    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X42Y171        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.902 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.600     3.502    adjustable_clock/counter2[23]
    SLICE_X41Y166        LUT2 (Prop_lut2_I1_O)        0.128     3.630 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.630    adjustable_clock/clk_out_i_698_n_0
    SLICE_X41Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.897 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.897    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X41Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.950 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.950    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X41Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.003 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.003    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X41Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.056 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.056    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X41Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.109 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.109    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X41Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.162 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.162    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X41Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.301 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.433     4.734    adjustable_clock/counter2[22]
    SLICE_X40Y168        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.119 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.119    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X40Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.173 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.173    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X40Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.227 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.227    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X40Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.281 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.281    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X40Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.335 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.335    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X40Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.389 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.389    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X40Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.522 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.632     6.154    adjustable_clock/counter2[21]
    SLICE_X37Y164        LUT2 (Prop_lut2_I1_O)        0.128     6.282 r  adjustable_clock/clk_out_i_705/O
                         net (fo=1, routed)           0.000     6.282    adjustable_clock/clk_out_i_705_n_0
    SLICE_X37Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.549 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.549    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X37Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.602 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.602    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X37Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.655 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.655    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X37Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.708 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.708    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X37Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.761 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.761    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X37Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.814 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.814    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X37Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.953 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.461     7.414    adjustable_clock/counter2[20]
    SLICE_X39Y168        LUT2 (Prop_lut2_I1_O)        0.131     7.545 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.545    adjustable_clock/clk_out_i_702_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.812 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.812    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.865 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.865    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.918 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.918    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.971 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.971    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.024 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.024    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.077 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.077    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.216 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.561     8.777    adjustable_clock/counter2[19]
    SLICE_X38Y170        LUT2 (Prop_lut2_I1_O)        0.131     8.908 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.908    adjustable_clock/clk_out_i_713_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.164 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     9.164    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.218 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.218    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.272 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.272    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.326 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.326    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X38Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.380 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.007     9.388    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X38Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.442 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.442    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X38Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.575 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.627    10.202    adjustable_clock/counter2[18]
    SLICE_X37Y171        LUT2 (Prop_lut2_I1_O)        0.128    10.330 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.330    adjustable_clock/clk_out_i_709_n_0
    SLICE_X37Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.597 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.597    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X37Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.650 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.650    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X37Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.703 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.703    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X37Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.756 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.007    10.763    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X37Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.816 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.816    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X37Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.869 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.869    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X37Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.008 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.635    11.643    adjustable_clock/counter2[17]
    SLICE_X35Y173        LUT3 (Prop_lut3_I0_O)        0.131    11.774 r  adjustable_clock/clk_out_i_758/O
                         net (fo=1, routed)           0.000    11.774    adjustable_clock/clk_out_i_758_n_0
    SLICE_X35Y173        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.967 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.967    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X35Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.020 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.007    12.028    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.081 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    12.081    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.134 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    12.134    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X35Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.187 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.187    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X35Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.240 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.240    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X35Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.379 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.544    12.922    adjustable_clock/counter2[16]
    SLICE_X39Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    13.297 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.297    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.350 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.350    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.403 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.403    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.456 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.456    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.509 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.509    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.562 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.562    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.701 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.564    14.265    adjustable_clock/counter2[15]
    SLICE_X38Y177        LUT2 (Prop_lut2_I1_O)        0.131    14.396 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.396    adjustable_clock/clk_out_i_767_n_0
    SLICE_X38Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.652 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.652    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X38Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.706 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.706    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X38Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.760 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.760    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X38Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.814 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.814    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X38Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.868 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.868    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X38Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.922 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.922    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X38Y183        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.055 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.527    15.582    adjustable_clock/counter2[14]
    SLICE_X37Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.954 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.954    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X37Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.007 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    16.007    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X37Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.060 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    16.060    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X37Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.113 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    16.113    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X37Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.166 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.166    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X37Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.219 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.219    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X37Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.358 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.542    16.900    adjustable_clock/counter2[13]
    SLICE_X36Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    17.285 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    17.285    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.339 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    17.339    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.393 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.393    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.447 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.447    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.501 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.501    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.555 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.555    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.688 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.521    18.209    adjustable_clock/counter2[12]
    SLICE_X35Y180        LUT2 (Prop_lut2_I1_O)        0.128    18.337 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    18.337    adjustable_clock/clk_out_i_770_n_0
    SLICE_X35Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.604 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.604    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X35Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.657 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.657    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X35Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.710 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.710    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X35Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.763 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.763    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X35Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.816 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.816    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X35Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.869 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.869    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X35Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.008 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.327    19.335    adjustable_clock/counter2[11]
    SLICE_X34Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.720 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.720    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X34Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.774 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.774    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X34Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.828 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.828    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X34Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.882 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.882    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X34Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.936 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.936    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X34Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.990 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.990    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X34Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.123 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.527    20.651    adjustable_clock/counter2[10]
    SLICE_X35Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.023 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    21.023    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X35Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.076 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    21.076    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X35Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.129 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.129    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X35Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.182 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    21.182    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X35Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.235 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.235    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.288 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.288    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X35Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.427 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.637    22.064    adjustable_clock/counter2[9]
    SLICE_X38Y184        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    22.449 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.449    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X38Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.503 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.503    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X38Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.557 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.557    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X38Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.611 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.611    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X38Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.665 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.665    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X38Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.719 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.719    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X38Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.852 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.572    23.424    adjustable_clock/counter2[8]
    SLICE_X37Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.796 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.796    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X37Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.849 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.849    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X37Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.902 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.902    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X37Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.955 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.955    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X37Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.008 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    24.008    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X37Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.061 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    24.061    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X37Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.200 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.562    24.762    adjustable_clock/counter2[7]
    SLICE_X36Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    25.147 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.147    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.201 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    25.201    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.255 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.255    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.309 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    25.309    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.363 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.363    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.417 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    25.417    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.550 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.394    25.945    adjustable_clock/counter2[6]
    SLICE_X38Y191        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    26.327 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.327    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X38Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.381 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.381    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X38Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.435 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.435    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X38Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.489 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.489    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X38Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.543 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.543    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X38Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.597 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.597    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X38Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.730 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.598    27.327    adjustable_clock/counter2[5]
    SLICE_X39Y189        LUT2 (Prop_lut2_I1_O)        0.128    27.455 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    27.455    adjustable_clock/clk_out_i_804_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.722 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.722    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.775 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.775    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.828 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.828    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.881 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.881    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.934 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.934    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.987 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.987    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.126 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.643    28.770    adjustable_clock/counter2[4]
    SLICE_X39Y182        LUT2 (Prop_lut2_I1_O)        0.131    28.901 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.901    adjustable_clock/clk_out_i_800_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.168 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    29.168    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.221 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    29.221    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.274 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    29.274    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.327 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    29.327    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.380 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.380    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.433 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.433    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.572 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.543    30.115    adjustable_clock/counter2[3]
    SLICE_X41Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    30.490 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.490    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X41Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.543 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.543    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X41Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.596 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.596    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X41Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.649 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.649    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X41Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.702 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.702    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X41Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.755 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.755    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X41Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.894 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.491    31.385    adjustable_clock/counter2[2]
    SLICE_X40Y184        LUT2 (Prop_lut2_I1_O)        0.131    31.516 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.516    adjustable_clock/clk_out_i_808_n_0
    SLICE_X40Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.772 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.772    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X40Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.826 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.826    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X40Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.880 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.880    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X40Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.934 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.934    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X40Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.988 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.988    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X40Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.042 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    32.042    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X40Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.175 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.396    32.571    adjustable_clock/counter2[1]
    SLICE_X41Y188        LUT2 (Prop_lut2_I1_O)        0.128    32.699 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.699    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X41Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.958 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.958    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X41Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.011 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.011    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X41Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.064 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.064    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X41Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.117 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    33.117    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.170 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    33.170    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X41Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.223 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.503    33.726    adjustable_clock/counter2[0]
    SLICE_X40Y193        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    34.023 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.023    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X40Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.077 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.077    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X40Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.242 r  adjustable_clock/counter_reg[0]_i_47/O[1]
                         net (fo=2, routed)           0.452    34.694    adjustable_clock/counter1[10]
    SLICE_X39Y197        LUT4 (Prop_lut4_I1_O)        0.125    34.819 r  adjustable_clock/counter[0]_i_31/O
                         net (fo=1, routed)           0.000    34.819    adjustable_clock/counter[0]_i_31_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.086 r  adjustable_clock/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.086    adjustable_clock/counter_reg[0]_i_13_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.139 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    35.139    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.192 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.536    35.728    adjustable_clock/clear
    SLICE_X39Y199        FDRE                                         r  adjustable_clock/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.301     2.620    adjustable_clock/CLK_OUT1
    SLICE_X39Y199        FDRE                                         r  adjustable_clock/counter_reg[12]/C
                         clock pessimism             -0.374     2.246    
                         clock uncertainty           -0.067     2.179    
    SLICE_X39Y199        FDRE (Setup_fdre_C_R)       -0.253     1.926    adjustable_clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          1.926    
                         arrival time                         -35.728    
  -------------------------------------------------------------------
                         slack                                -33.802    

Slack (VIOLATED) :        -33.802ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.444ns  (logic 23.239ns (60.450%)  route 15.205ns (39.550%))
  Logic Levels:           194  (CARRY4=179 DSP48E1=1 LUT2=12 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 2.620 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.425    -2.716    clk
    SLICE_X40Y166        FDSE                                         r  r_dacActiveCore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y166        FDSE (Prop_fdse_C_Q)         0.259    -2.457 r  r_dacActiveCore_reg[2]/Q
                         net (fo=1, routed)           0.232    -2.225    adjustable_clock/divisor[10]
    DSP48_X2Y66          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      2.737     0.512 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.475     0.988    adjustable_clock/counter3_n_105
    SLICE_X43Y165        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.290 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.290    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X43Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.343 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.343    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X43Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.396 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.396    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X43Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.449 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.449    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X43Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.502 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.502    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X43Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.555 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.645     2.200    adjustable_clock/counter2[24]
    SLICE_X42Y165        LUT2 (Prop_lut2_I1_O)        0.043     2.243 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.243    adjustable_clock/clk_out_i_691_n_0
    SLICE_X42Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.499 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.499    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X42Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.553 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.553    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X42Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.607 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.607    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X42Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.661 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.661    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X42Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.715 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.715    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X42Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.769 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.769    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X42Y171        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.902 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.600     3.502    adjustable_clock/counter2[23]
    SLICE_X41Y166        LUT2 (Prop_lut2_I1_O)        0.128     3.630 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.630    adjustable_clock/clk_out_i_698_n_0
    SLICE_X41Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.897 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.897    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X41Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.950 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.950    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X41Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.003 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.003    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X41Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.056 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.056    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X41Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.109 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.109    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X41Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.162 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.162    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X41Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.301 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.433     4.734    adjustable_clock/counter2[22]
    SLICE_X40Y168        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.119 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.119    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X40Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.173 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.173    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X40Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.227 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.227    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X40Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.281 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.281    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X40Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.335 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.335    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X40Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.389 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.389    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X40Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.522 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.632     6.154    adjustable_clock/counter2[21]
    SLICE_X37Y164        LUT2 (Prop_lut2_I1_O)        0.128     6.282 r  adjustable_clock/clk_out_i_705/O
                         net (fo=1, routed)           0.000     6.282    adjustable_clock/clk_out_i_705_n_0
    SLICE_X37Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.549 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.549    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X37Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.602 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.602    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X37Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.655 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.655    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X37Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.708 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.708    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X37Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.761 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.761    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X37Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.814 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.814    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X37Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.953 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.461     7.414    adjustable_clock/counter2[20]
    SLICE_X39Y168        LUT2 (Prop_lut2_I1_O)        0.131     7.545 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.545    adjustable_clock/clk_out_i_702_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.812 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.812    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.865 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.865    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.918 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.918    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.971 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.971    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.024 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.024    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.077 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.077    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.216 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.561     8.777    adjustable_clock/counter2[19]
    SLICE_X38Y170        LUT2 (Prop_lut2_I1_O)        0.131     8.908 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.908    adjustable_clock/clk_out_i_713_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.164 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     9.164    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.218 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.218    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.272 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.272    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.326 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.326    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X38Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.380 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.007     9.388    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X38Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.442 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.442    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X38Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.575 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.627    10.202    adjustable_clock/counter2[18]
    SLICE_X37Y171        LUT2 (Prop_lut2_I1_O)        0.128    10.330 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.330    adjustable_clock/clk_out_i_709_n_0
    SLICE_X37Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.597 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.597    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X37Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.650 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.650    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X37Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.703 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.703    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X37Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.756 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.007    10.763    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X37Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.816 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.816    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X37Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.869 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.869    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X37Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.008 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.635    11.643    adjustable_clock/counter2[17]
    SLICE_X35Y173        LUT3 (Prop_lut3_I0_O)        0.131    11.774 r  adjustable_clock/clk_out_i_758/O
                         net (fo=1, routed)           0.000    11.774    adjustable_clock/clk_out_i_758_n_0
    SLICE_X35Y173        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.967 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.967    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X35Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.020 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.007    12.028    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.081 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    12.081    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.134 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    12.134    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X35Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.187 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.187    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X35Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.240 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.240    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X35Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.379 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.544    12.922    adjustable_clock/counter2[16]
    SLICE_X39Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    13.297 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.297    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.350 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.350    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.403 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.403    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.456 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.456    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.509 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.509    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.562 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.562    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.701 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.564    14.265    adjustable_clock/counter2[15]
    SLICE_X38Y177        LUT2 (Prop_lut2_I1_O)        0.131    14.396 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.396    adjustable_clock/clk_out_i_767_n_0
    SLICE_X38Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.652 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.652    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X38Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.706 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.706    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X38Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.760 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.760    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X38Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.814 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.814    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X38Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.868 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.868    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X38Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.922 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.922    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X38Y183        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.055 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.527    15.582    adjustable_clock/counter2[14]
    SLICE_X37Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.954 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.954    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X37Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.007 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    16.007    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X37Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.060 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    16.060    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X37Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.113 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    16.113    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X37Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.166 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.166    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X37Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.219 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.219    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X37Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.358 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.542    16.900    adjustable_clock/counter2[13]
    SLICE_X36Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    17.285 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    17.285    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.339 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    17.339    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.393 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.393    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.447 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.447    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.501 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.501    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.555 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.555    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.688 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.521    18.209    adjustable_clock/counter2[12]
    SLICE_X35Y180        LUT2 (Prop_lut2_I1_O)        0.128    18.337 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    18.337    adjustable_clock/clk_out_i_770_n_0
    SLICE_X35Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.604 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.604    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X35Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.657 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.657    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X35Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.710 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.710    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X35Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.763 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.763    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X35Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.816 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.816    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X35Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.869 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.869    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X35Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.008 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.327    19.335    adjustable_clock/counter2[11]
    SLICE_X34Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.720 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.720    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X34Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.774 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.774    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X34Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.828 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.828    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X34Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.882 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.882    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X34Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.936 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.936    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X34Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.990 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.990    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X34Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.123 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.527    20.651    adjustable_clock/counter2[10]
    SLICE_X35Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.023 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    21.023    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X35Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.076 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    21.076    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X35Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.129 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.129    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X35Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.182 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    21.182    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X35Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.235 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.235    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.288 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.288    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X35Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.427 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.637    22.064    adjustable_clock/counter2[9]
    SLICE_X38Y184        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    22.449 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.449    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X38Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.503 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.503    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X38Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.557 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.557    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X38Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.611 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.611    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X38Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.665 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.665    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X38Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.719 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.719    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X38Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.852 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.572    23.424    adjustable_clock/counter2[8]
    SLICE_X37Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.796 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.796    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X37Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.849 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.849    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X37Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.902 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.902    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X37Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.955 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.955    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X37Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.008 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    24.008    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X37Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.061 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    24.061    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X37Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.200 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.562    24.762    adjustable_clock/counter2[7]
    SLICE_X36Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    25.147 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.147    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.201 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    25.201    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.255 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.255    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.309 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    25.309    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.363 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.363    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.417 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    25.417    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.550 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.394    25.945    adjustable_clock/counter2[6]
    SLICE_X38Y191        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    26.327 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.327    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X38Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.381 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.381    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X38Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.435 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.435    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X38Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.489 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.489    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X38Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.543 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.543    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X38Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.597 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.597    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X38Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.730 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.598    27.327    adjustable_clock/counter2[5]
    SLICE_X39Y189        LUT2 (Prop_lut2_I1_O)        0.128    27.455 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    27.455    adjustable_clock/clk_out_i_804_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.722 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.722    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.775 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.775    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.828 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.828    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.881 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.881    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.934 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.934    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.987 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.987    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.126 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.643    28.770    adjustable_clock/counter2[4]
    SLICE_X39Y182        LUT2 (Prop_lut2_I1_O)        0.131    28.901 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.901    adjustable_clock/clk_out_i_800_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.168 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    29.168    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.221 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    29.221    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.274 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    29.274    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.327 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    29.327    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.380 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.380    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.433 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.433    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.572 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.543    30.115    adjustable_clock/counter2[3]
    SLICE_X41Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    30.490 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.490    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X41Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.543 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.543    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X41Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.596 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.596    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X41Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.649 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.649    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X41Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.702 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.702    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X41Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.755 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.755    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X41Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.894 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.491    31.385    adjustable_clock/counter2[2]
    SLICE_X40Y184        LUT2 (Prop_lut2_I1_O)        0.131    31.516 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.516    adjustable_clock/clk_out_i_808_n_0
    SLICE_X40Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.772 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.772    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X40Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.826 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.826    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X40Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.880 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.880    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X40Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.934 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.934    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X40Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.988 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.988    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X40Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.042 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    32.042    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X40Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.175 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.396    32.571    adjustable_clock/counter2[1]
    SLICE_X41Y188        LUT2 (Prop_lut2_I1_O)        0.128    32.699 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.699    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X41Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.958 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.958    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X41Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.011 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.011    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X41Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.064 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.064    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X41Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.117 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    33.117    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.170 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    33.170    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X41Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.223 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.503    33.726    adjustable_clock/counter2[0]
    SLICE_X40Y193        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    34.023 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.023    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X40Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.077 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.077    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X40Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.242 r  adjustable_clock/counter_reg[0]_i_47/O[1]
                         net (fo=2, routed)           0.452    34.694    adjustable_clock/counter1[10]
    SLICE_X39Y197        LUT4 (Prop_lut4_I1_O)        0.125    34.819 r  adjustable_clock/counter[0]_i_31/O
                         net (fo=1, routed)           0.000    34.819    adjustable_clock/counter[0]_i_31_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.086 r  adjustable_clock/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.086    adjustable_clock/counter_reg[0]_i_13_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.139 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    35.139    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.192 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.536    35.728    adjustable_clock/clear
    SLICE_X39Y199        FDRE                                         r  adjustable_clock/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.301     2.620    adjustable_clock/CLK_OUT1
    SLICE_X39Y199        FDRE                                         r  adjustable_clock/counter_reg[13]/C
                         clock pessimism             -0.374     2.246    
                         clock uncertainty           -0.067     2.179    
    SLICE_X39Y199        FDRE (Setup_fdre_C_R)       -0.253     1.926    adjustable_clock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          1.926    
                         arrival time                         -35.728    
  -------------------------------------------------------------------
                         slack                                -33.802    

Slack (VIOLATED) :        -33.802ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.444ns  (logic 23.239ns (60.450%)  route 15.205ns (39.550%))
  Logic Levels:           194  (CARRY4=179 DSP48E1=1 LUT2=12 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 2.620 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.425    -2.716    clk
    SLICE_X40Y166        FDSE                                         r  r_dacActiveCore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y166        FDSE (Prop_fdse_C_Q)         0.259    -2.457 r  r_dacActiveCore_reg[2]/Q
                         net (fo=1, routed)           0.232    -2.225    adjustable_clock/divisor[10]
    DSP48_X2Y66          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      2.737     0.512 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.475     0.988    adjustable_clock/counter3_n_105
    SLICE_X43Y165        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.290 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.290    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X43Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.343 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.343    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X43Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.396 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.396    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X43Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.449 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.449    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X43Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.502 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.502    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X43Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.555 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.645     2.200    adjustable_clock/counter2[24]
    SLICE_X42Y165        LUT2 (Prop_lut2_I1_O)        0.043     2.243 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.243    adjustable_clock/clk_out_i_691_n_0
    SLICE_X42Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.499 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.499    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X42Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.553 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.553    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X42Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.607 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.607    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X42Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.661 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.661    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X42Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.715 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.715    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X42Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.769 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.769    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X42Y171        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.902 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.600     3.502    adjustable_clock/counter2[23]
    SLICE_X41Y166        LUT2 (Prop_lut2_I1_O)        0.128     3.630 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.630    adjustable_clock/clk_out_i_698_n_0
    SLICE_X41Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.897 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.897    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X41Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.950 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.950    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X41Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.003 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.003    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X41Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.056 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.056    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X41Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.109 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.109    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X41Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.162 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.162    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X41Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.301 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.433     4.734    adjustable_clock/counter2[22]
    SLICE_X40Y168        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.119 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.119    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X40Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.173 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.173    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X40Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.227 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.227    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X40Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.281 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.281    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X40Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.335 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.335    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X40Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.389 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.389    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X40Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.522 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.632     6.154    adjustable_clock/counter2[21]
    SLICE_X37Y164        LUT2 (Prop_lut2_I1_O)        0.128     6.282 r  adjustable_clock/clk_out_i_705/O
                         net (fo=1, routed)           0.000     6.282    adjustable_clock/clk_out_i_705_n_0
    SLICE_X37Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.549 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.549    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X37Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.602 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.602    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X37Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.655 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.655    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X37Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.708 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.708    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X37Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.761 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.761    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X37Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.814 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.814    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X37Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.953 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.461     7.414    adjustable_clock/counter2[20]
    SLICE_X39Y168        LUT2 (Prop_lut2_I1_O)        0.131     7.545 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.545    adjustable_clock/clk_out_i_702_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.812 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.812    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.865 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.865    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.918 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.918    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.971 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.971    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.024 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.024    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.077 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.077    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.216 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.561     8.777    adjustable_clock/counter2[19]
    SLICE_X38Y170        LUT2 (Prop_lut2_I1_O)        0.131     8.908 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.908    adjustable_clock/clk_out_i_713_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.164 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     9.164    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.218 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.218    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.272 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.272    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.326 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.326    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X38Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.380 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.007     9.388    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X38Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.442 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.442    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X38Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.575 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.627    10.202    adjustable_clock/counter2[18]
    SLICE_X37Y171        LUT2 (Prop_lut2_I1_O)        0.128    10.330 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.330    adjustable_clock/clk_out_i_709_n_0
    SLICE_X37Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.597 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.597    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X37Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.650 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.650    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X37Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.703 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.703    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X37Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.756 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.007    10.763    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X37Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.816 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.816    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X37Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.869 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.869    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X37Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.008 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.635    11.643    adjustable_clock/counter2[17]
    SLICE_X35Y173        LUT3 (Prop_lut3_I0_O)        0.131    11.774 r  adjustable_clock/clk_out_i_758/O
                         net (fo=1, routed)           0.000    11.774    adjustable_clock/clk_out_i_758_n_0
    SLICE_X35Y173        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.967 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.967    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X35Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.020 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.007    12.028    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.081 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    12.081    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.134 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    12.134    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X35Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.187 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.187    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X35Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.240 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.240    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X35Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.379 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.544    12.922    adjustable_clock/counter2[16]
    SLICE_X39Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    13.297 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.297    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.350 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.350    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.403 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.403    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.456 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.456    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.509 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.509    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.562 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.562    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.701 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.564    14.265    adjustable_clock/counter2[15]
    SLICE_X38Y177        LUT2 (Prop_lut2_I1_O)        0.131    14.396 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.396    adjustable_clock/clk_out_i_767_n_0
    SLICE_X38Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.652 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.652    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X38Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.706 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.706    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X38Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.760 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.760    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X38Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.814 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.814    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X38Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.868 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.868    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X38Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.922 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.922    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X38Y183        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.055 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.527    15.582    adjustable_clock/counter2[14]
    SLICE_X37Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.954 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.954    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X37Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.007 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    16.007    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X37Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.060 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    16.060    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X37Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.113 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    16.113    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X37Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.166 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.166    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X37Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.219 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.219    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X37Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.358 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.542    16.900    adjustable_clock/counter2[13]
    SLICE_X36Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    17.285 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    17.285    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.339 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    17.339    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.393 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.393    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.447 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.447    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.501 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.501    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.555 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.555    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.688 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.521    18.209    adjustable_clock/counter2[12]
    SLICE_X35Y180        LUT2 (Prop_lut2_I1_O)        0.128    18.337 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    18.337    adjustable_clock/clk_out_i_770_n_0
    SLICE_X35Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.604 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.604    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X35Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.657 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.657    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X35Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.710 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.710    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X35Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.763 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.763    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X35Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.816 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.816    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X35Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.869 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.869    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X35Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.008 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.327    19.335    adjustable_clock/counter2[11]
    SLICE_X34Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.720 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.720    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X34Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.774 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.774    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X34Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.828 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.828    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X34Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.882 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.882    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X34Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.936 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.936    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X34Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.990 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.990    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X34Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.123 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.527    20.651    adjustable_clock/counter2[10]
    SLICE_X35Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.023 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    21.023    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X35Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.076 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    21.076    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X35Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.129 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.129    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X35Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.182 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    21.182    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X35Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.235 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.235    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.288 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.288    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X35Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.427 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.637    22.064    adjustable_clock/counter2[9]
    SLICE_X38Y184        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    22.449 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.449    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X38Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.503 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.503    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X38Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.557 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.557    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X38Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.611 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.611    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X38Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.665 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.665    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X38Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.719 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.719    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X38Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.852 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.572    23.424    adjustable_clock/counter2[8]
    SLICE_X37Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.796 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.796    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X37Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.849 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.849    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X37Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.902 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.902    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X37Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.955 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.955    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X37Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.008 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    24.008    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X37Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.061 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    24.061    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X37Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.200 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.562    24.762    adjustable_clock/counter2[7]
    SLICE_X36Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    25.147 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.147    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.201 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    25.201    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.255 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.255    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.309 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    25.309    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.363 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.363    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.417 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    25.417    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.550 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.394    25.945    adjustable_clock/counter2[6]
    SLICE_X38Y191        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    26.327 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.327    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X38Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.381 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.381    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X38Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.435 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.435    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X38Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.489 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.489    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X38Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.543 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.543    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X38Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.597 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.597    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X38Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.730 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.598    27.327    adjustable_clock/counter2[5]
    SLICE_X39Y189        LUT2 (Prop_lut2_I1_O)        0.128    27.455 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    27.455    adjustable_clock/clk_out_i_804_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.722 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.722    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.775 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.775    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.828 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.828    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.881 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.881    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.934 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.934    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.987 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.987    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.126 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.643    28.770    adjustable_clock/counter2[4]
    SLICE_X39Y182        LUT2 (Prop_lut2_I1_O)        0.131    28.901 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.901    adjustable_clock/clk_out_i_800_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.168 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    29.168    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.221 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    29.221    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.274 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    29.274    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.327 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    29.327    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.380 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.380    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.433 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.433    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.572 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.543    30.115    adjustable_clock/counter2[3]
    SLICE_X41Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    30.490 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.490    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X41Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.543 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.543    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X41Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.596 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.596    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X41Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.649 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.649    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X41Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.702 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.702    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X41Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.755 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.755    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X41Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.894 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.491    31.385    adjustable_clock/counter2[2]
    SLICE_X40Y184        LUT2 (Prop_lut2_I1_O)        0.131    31.516 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.516    adjustable_clock/clk_out_i_808_n_0
    SLICE_X40Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.772 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.772    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X40Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.826 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.826    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X40Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.880 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.880    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X40Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.934 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.934    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X40Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.988 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.988    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X40Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.042 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    32.042    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X40Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.175 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.396    32.571    adjustable_clock/counter2[1]
    SLICE_X41Y188        LUT2 (Prop_lut2_I1_O)        0.128    32.699 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.699    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X41Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.958 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.958    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X41Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.011 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.011    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X41Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.064 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.064    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X41Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.117 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    33.117    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.170 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    33.170    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X41Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.223 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.503    33.726    adjustable_clock/counter2[0]
    SLICE_X40Y193        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    34.023 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.023    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X40Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.077 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.077    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X40Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.242 r  adjustable_clock/counter_reg[0]_i_47/O[1]
                         net (fo=2, routed)           0.452    34.694    adjustable_clock/counter1[10]
    SLICE_X39Y197        LUT4 (Prop_lut4_I1_O)        0.125    34.819 r  adjustable_clock/counter[0]_i_31/O
                         net (fo=1, routed)           0.000    34.819    adjustable_clock/counter[0]_i_31_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.086 r  adjustable_clock/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.086    adjustable_clock/counter_reg[0]_i_13_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.139 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    35.139    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.192 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.536    35.728    adjustable_clock/clear
    SLICE_X39Y199        FDRE                                         r  adjustable_clock/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.301     2.620    adjustable_clock/CLK_OUT1
    SLICE_X39Y199        FDRE                                         r  adjustable_clock/counter_reg[14]/C
                         clock pessimism             -0.374     2.246    
                         clock uncertainty           -0.067     2.179    
    SLICE_X39Y199        FDRE (Setup_fdre_C_R)       -0.253     1.926    adjustable_clock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          1.926    
                         arrival time                         -35.728    
  -------------------------------------------------------------------
                         slack                                -33.802    

Slack (VIOLATED) :        -33.802ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.444ns  (logic 23.239ns (60.450%)  route 15.205ns (39.550%))
  Logic Levels:           194  (CARRY4=179 DSP48E1=1 LUT2=12 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 2.620 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.425    -2.716    clk
    SLICE_X40Y166        FDSE                                         r  r_dacActiveCore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y166        FDSE (Prop_fdse_C_Q)         0.259    -2.457 r  r_dacActiveCore_reg[2]/Q
                         net (fo=1, routed)           0.232    -2.225    adjustable_clock/divisor[10]
    DSP48_X2Y66          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      2.737     0.512 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.475     0.988    adjustable_clock/counter3_n_105
    SLICE_X43Y165        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.290 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.290    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X43Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.343 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.343    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X43Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.396 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.396    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X43Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.449 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.449    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X43Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.502 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.502    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X43Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.555 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.645     2.200    adjustable_clock/counter2[24]
    SLICE_X42Y165        LUT2 (Prop_lut2_I1_O)        0.043     2.243 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.243    adjustable_clock/clk_out_i_691_n_0
    SLICE_X42Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.499 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.499    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X42Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.553 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.553    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X42Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.607 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.607    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X42Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.661 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.661    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X42Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.715 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.715    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X42Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.769 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.769    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X42Y171        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.902 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.600     3.502    adjustable_clock/counter2[23]
    SLICE_X41Y166        LUT2 (Prop_lut2_I1_O)        0.128     3.630 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.630    adjustable_clock/clk_out_i_698_n_0
    SLICE_X41Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.897 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.897    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X41Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.950 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.950    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X41Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.003 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.003    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X41Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.056 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.056    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X41Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.109 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.109    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X41Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.162 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.162    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X41Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.301 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.433     4.734    adjustable_clock/counter2[22]
    SLICE_X40Y168        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.119 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.119    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X40Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.173 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.173    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X40Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.227 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.227    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X40Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.281 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.281    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X40Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.335 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.335    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X40Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.389 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.389    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X40Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.522 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.632     6.154    adjustable_clock/counter2[21]
    SLICE_X37Y164        LUT2 (Prop_lut2_I1_O)        0.128     6.282 r  adjustable_clock/clk_out_i_705/O
                         net (fo=1, routed)           0.000     6.282    adjustable_clock/clk_out_i_705_n_0
    SLICE_X37Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.549 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.549    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X37Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.602 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.602    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X37Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.655 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.655    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X37Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.708 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.708    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X37Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.761 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.761    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X37Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.814 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.814    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X37Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.953 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.461     7.414    adjustable_clock/counter2[20]
    SLICE_X39Y168        LUT2 (Prop_lut2_I1_O)        0.131     7.545 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.545    adjustable_clock/clk_out_i_702_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.812 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.812    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.865 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.865    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.918 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.918    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.971 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.971    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.024 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.024    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.077 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.077    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.216 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.561     8.777    adjustable_clock/counter2[19]
    SLICE_X38Y170        LUT2 (Prop_lut2_I1_O)        0.131     8.908 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.908    adjustable_clock/clk_out_i_713_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.164 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     9.164    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.218 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.218    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.272 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.272    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.326 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.326    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X38Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.380 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.007     9.388    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X38Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.442 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.442    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X38Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.575 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.627    10.202    adjustable_clock/counter2[18]
    SLICE_X37Y171        LUT2 (Prop_lut2_I1_O)        0.128    10.330 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.330    adjustable_clock/clk_out_i_709_n_0
    SLICE_X37Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.597 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.597    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X37Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.650 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.650    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X37Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.703 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.703    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X37Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.756 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.007    10.763    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X37Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.816 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.816    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X37Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.869 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.869    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X37Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.008 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.635    11.643    adjustable_clock/counter2[17]
    SLICE_X35Y173        LUT3 (Prop_lut3_I0_O)        0.131    11.774 r  adjustable_clock/clk_out_i_758/O
                         net (fo=1, routed)           0.000    11.774    adjustable_clock/clk_out_i_758_n_0
    SLICE_X35Y173        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.967 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.967    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X35Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.020 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.007    12.028    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.081 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    12.081    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.134 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    12.134    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X35Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.187 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.187    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X35Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.240 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.240    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X35Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.379 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.544    12.922    adjustable_clock/counter2[16]
    SLICE_X39Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    13.297 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.297    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.350 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.350    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.403 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.403    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.456 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.456    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.509 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.509    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.562 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.562    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.701 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.564    14.265    adjustable_clock/counter2[15]
    SLICE_X38Y177        LUT2 (Prop_lut2_I1_O)        0.131    14.396 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.396    adjustable_clock/clk_out_i_767_n_0
    SLICE_X38Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.652 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.652    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X38Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.706 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.706    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X38Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.760 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.760    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X38Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.814 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.814    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X38Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.868 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.868    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X38Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.922 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.922    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X38Y183        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.055 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.527    15.582    adjustable_clock/counter2[14]
    SLICE_X37Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.954 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.954    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X37Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.007 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    16.007    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X37Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.060 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    16.060    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X37Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.113 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    16.113    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X37Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.166 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.166    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X37Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.219 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.219    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X37Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.358 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.542    16.900    adjustable_clock/counter2[13]
    SLICE_X36Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    17.285 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    17.285    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.339 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    17.339    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.393 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.393    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.447 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.447    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.501 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.501    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.555 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.555    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.688 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.521    18.209    adjustable_clock/counter2[12]
    SLICE_X35Y180        LUT2 (Prop_lut2_I1_O)        0.128    18.337 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    18.337    adjustable_clock/clk_out_i_770_n_0
    SLICE_X35Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.604 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.604    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X35Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.657 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.657    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X35Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.710 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.710    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X35Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.763 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.763    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X35Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.816 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.816    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X35Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.869 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.869    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X35Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.008 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.327    19.335    adjustable_clock/counter2[11]
    SLICE_X34Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.720 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.720    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X34Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.774 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.774    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X34Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.828 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.828    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X34Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.882 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.882    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X34Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.936 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.936    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X34Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.990 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.990    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X34Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.123 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.527    20.651    adjustable_clock/counter2[10]
    SLICE_X35Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.023 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    21.023    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X35Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.076 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    21.076    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X35Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.129 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.129    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X35Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.182 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    21.182    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X35Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.235 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.235    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.288 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.288    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X35Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.427 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.637    22.064    adjustable_clock/counter2[9]
    SLICE_X38Y184        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    22.449 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.449    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X38Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.503 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.503    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X38Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.557 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.557    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X38Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.611 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.611    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X38Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.665 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.665    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X38Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.719 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.719    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X38Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.852 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.572    23.424    adjustable_clock/counter2[8]
    SLICE_X37Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.796 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.796    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X37Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.849 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.849    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X37Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.902 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.902    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X37Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.955 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.955    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X37Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.008 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    24.008    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X37Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.061 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    24.061    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X37Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.200 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.562    24.762    adjustable_clock/counter2[7]
    SLICE_X36Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    25.147 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.147    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.201 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    25.201    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.255 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.255    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.309 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    25.309    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.363 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.363    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.417 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    25.417    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.550 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.394    25.945    adjustable_clock/counter2[6]
    SLICE_X38Y191        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    26.327 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.327    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X38Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.381 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.381    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X38Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.435 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.435    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X38Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.489 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.489    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X38Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.543 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.543    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X38Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.597 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.597    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X38Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.730 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.598    27.327    adjustable_clock/counter2[5]
    SLICE_X39Y189        LUT2 (Prop_lut2_I1_O)        0.128    27.455 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    27.455    adjustable_clock/clk_out_i_804_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.722 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.722    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.775 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.775    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.828 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.828    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.881 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.881    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.934 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.934    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.987 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.987    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.126 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.643    28.770    adjustable_clock/counter2[4]
    SLICE_X39Y182        LUT2 (Prop_lut2_I1_O)        0.131    28.901 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.901    adjustable_clock/clk_out_i_800_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.168 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    29.168    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.221 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    29.221    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.274 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    29.274    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.327 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    29.327    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.380 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.380    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.433 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.433    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.572 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.543    30.115    adjustable_clock/counter2[3]
    SLICE_X41Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    30.490 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.490    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X41Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.543 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.543    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X41Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.596 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.596    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X41Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.649 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.649    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X41Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.702 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.702    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X41Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.755 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.755    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X41Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.894 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.491    31.385    adjustable_clock/counter2[2]
    SLICE_X40Y184        LUT2 (Prop_lut2_I1_O)        0.131    31.516 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.516    adjustable_clock/clk_out_i_808_n_0
    SLICE_X40Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.772 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.772    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X40Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.826 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.826    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X40Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.880 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.880    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X40Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.934 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.934    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X40Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.988 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.988    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X40Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.042 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    32.042    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X40Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.175 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.396    32.571    adjustable_clock/counter2[1]
    SLICE_X41Y188        LUT2 (Prop_lut2_I1_O)        0.128    32.699 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.699    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X41Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.958 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.958    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X41Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.011 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.011    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X41Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.064 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.064    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X41Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.117 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    33.117    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.170 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    33.170    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X41Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.223 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.503    33.726    adjustable_clock/counter2[0]
    SLICE_X40Y193        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    34.023 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.023    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X40Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.077 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.077    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X40Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.242 r  adjustable_clock/counter_reg[0]_i_47/O[1]
                         net (fo=2, routed)           0.452    34.694    adjustable_clock/counter1[10]
    SLICE_X39Y197        LUT4 (Prop_lut4_I1_O)        0.125    34.819 r  adjustable_clock/counter[0]_i_31/O
                         net (fo=1, routed)           0.000    34.819    adjustable_clock/counter[0]_i_31_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.086 r  adjustable_clock/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.086    adjustable_clock/counter_reg[0]_i_13_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.139 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    35.139    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.192 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.536    35.728    adjustable_clock/clear
    SLICE_X39Y199        FDRE                                         r  adjustable_clock/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.301     2.620    adjustable_clock/CLK_OUT1
    SLICE_X39Y199        FDRE                                         r  adjustable_clock/counter_reg[15]/C
                         clock pessimism             -0.374     2.246    
                         clock uncertainty           -0.067     2.179    
    SLICE_X39Y199        FDRE (Setup_fdre_C_R)       -0.253     1.926    adjustable_clock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          1.926    
                         arrival time                         -35.728    
  -------------------------------------------------------------------
                         slack                                -33.802    

Slack (VIOLATED) :        -33.777ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.444ns  (logic 23.239ns (60.450%)  route 15.205ns (39.550%))
  Logic Levels:           194  (CARRY4=179 DSP48E1=1 LUT2=12 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 2.620 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.425    -2.716    clk
    SLICE_X40Y166        FDSE                                         r  r_dacActiveCore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y166        FDSE (Prop_fdse_C_Q)         0.259    -2.457 r  r_dacActiveCore_reg[2]/Q
                         net (fo=1, routed)           0.232    -2.225    adjustable_clock/divisor[10]
    DSP48_X2Y66          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      2.737     0.512 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.475     0.988    adjustable_clock/counter3_n_105
    SLICE_X43Y165        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.290 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.290    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X43Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.343 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.343    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X43Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.396 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.396    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X43Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.449 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.449    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X43Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.502 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.502    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X43Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.555 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.645     2.200    adjustable_clock/counter2[24]
    SLICE_X42Y165        LUT2 (Prop_lut2_I1_O)        0.043     2.243 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.243    adjustable_clock/clk_out_i_691_n_0
    SLICE_X42Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.499 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.499    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X42Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.553 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.553    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X42Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.607 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.607    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X42Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.661 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.661    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X42Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.715 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.715    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X42Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.769 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.769    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X42Y171        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.902 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.600     3.502    adjustable_clock/counter2[23]
    SLICE_X41Y166        LUT2 (Prop_lut2_I1_O)        0.128     3.630 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.630    adjustable_clock/clk_out_i_698_n_0
    SLICE_X41Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.897 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.897    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X41Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.950 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.950    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X41Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.003 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.003    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X41Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.056 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.056    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X41Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.109 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.109    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X41Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.162 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.162    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X41Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.301 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.433     4.734    adjustable_clock/counter2[22]
    SLICE_X40Y168        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.119 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.119    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X40Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.173 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.173    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X40Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.227 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.227    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X40Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.281 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.281    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X40Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.335 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.335    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X40Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.389 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.389    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X40Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.522 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.632     6.154    adjustable_clock/counter2[21]
    SLICE_X37Y164        LUT2 (Prop_lut2_I1_O)        0.128     6.282 r  adjustable_clock/clk_out_i_705/O
                         net (fo=1, routed)           0.000     6.282    adjustable_clock/clk_out_i_705_n_0
    SLICE_X37Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.549 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.549    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X37Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.602 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.602    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X37Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.655 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.655    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X37Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.708 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.708    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X37Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.761 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.761    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X37Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.814 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.814    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X37Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.953 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.461     7.414    adjustable_clock/counter2[20]
    SLICE_X39Y168        LUT2 (Prop_lut2_I1_O)        0.131     7.545 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.545    adjustable_clock/clk_out_i_702_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.812 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.812    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.865 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.865    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.918 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.918    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.971 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.971    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.024 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.024    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.077 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.077    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.216 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.561     8.777    adjustable_clock/counter2[19]
    SLICE_X38Y170        LUT2 (Prop_lut2_I1_O)        0.131     8.908 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.908    adjustable_clock/clk_out_i_713_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.164 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     9.164    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.218 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.218    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.272 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.272    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.326 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.326    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X38Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.380 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.007     9.388    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X38Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.442 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.442    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X38Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.575 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.627    10.202    adjustable_clock/counter2[18]
    SLICE_X37Y171        LUT2 (Prop_lut2_I1_O)        0.128    10.330 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.330    adjustable_clock/clk_out_i_709_n_0
    SLICE_X37Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.597 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.597    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X37Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.650 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.650    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X37Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.703 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.703    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X37Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.756 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.007    10.763    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X37Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.816 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.816    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X37Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.869 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.869    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X37Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.008 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.635    11.643    adjustable_clock/counter2[17]
    SLICE_X35Y173        LUT3 (Prop_lut3_I0_O)        0.131    11.774 r  adjustable_clock/clk_out_i_758/O
                         net (fo=1, routed)           0.000    11.774    adjustable_clock/clk_out_i_758_n_0
    SLICE_X35Y173        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.967 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.967    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X35Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.020 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.007    12.028    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.081 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    12.081    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.134 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    12.134    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X35Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.187 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.187    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X35Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.240 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.240    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X35Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.379 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.544    12.922    adjustable_clock/counter2[16]
    SLICE_X39Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    13.297 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.297    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.350 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.350    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.403 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.403    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.456 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.456    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.509 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.509    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.562 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.562    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.701 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.564    14.265    adjustable_clock/counter2[15]
    SLICE_X38Y177        LUT2 (Prop_lut2_I1_O)        0.131    14.396 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.396    adjustable_clock/clk_out_i_767_n_0
    SLICE_X38Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.652 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.652    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X38Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.706 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.706    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X38Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.760 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.760    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X38Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.814 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.814    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X38Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.868 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.868    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X38Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.922 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.922    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X38Y183        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.055 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.527    15.582    adjustable_clock/counter2[14]
    SLICE_X37Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.954 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.954    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X37Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.007 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    16.007    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X37Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.060 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    16.060    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X37Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.113 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    16.113    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X37Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.166 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.166    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X37Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.219 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.219    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X37Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.358 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.542    16.900    adjustable_clock/counter2[13]
    SLICE_X36Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    17.285 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    17.285    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.339 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    17.339    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.393 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.393    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.447 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.447    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.501 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.501    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.555 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.555    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.688 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.521    18.209    adjustable_clock/counter2[12]
    SLICE_X35Y180        LUT2 (Prop_lut2_I1_O)        0.128    18.337 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    18.337    adjustable_clock/clk_out_i_770_n_0
    SLICE_X35Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.604 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.604    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X35Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.657 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.657    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X35Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.710 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.710    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X35Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.763 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.763    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X35Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.816 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.816    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X35Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.869 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.869    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X35Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.008 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.327    19.335    adjustable_clock/counter2[11]
    SLICE_X34Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.720 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.720    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X34Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.774 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.774    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X34Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.828 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.828    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X34Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.882 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.882    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X34Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.936 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.936    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X34Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.990 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.990    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X34Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.123 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.527    20.651    adjustable_clock/counter2[10]
    SLICE_X35Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.023 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    21.023    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X35Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.076 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    21.076    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X35Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.129 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.129    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X35Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.182 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    21.182    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X35Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.235 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.235    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.288 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.288    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X35Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.427 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.637    22.064    adjustable_clock/counter2[9]
    SLICE_X38Y184        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    22.449 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.449    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X38Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.503 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.503    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X38Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.557 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.557    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X38Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.611 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.611    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X38Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.665 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.665    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X38Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.719 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.719    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X38Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.852 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.572    23.424    adjustable_clock/counter2[8]
    SLICE_X37Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.796 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.796    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X37Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.849 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.849    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X37Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.902 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.902    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X37Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.955 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.955    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X37Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.008 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    24.008    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X37Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.061 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    24.061    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X37Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.200 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.562    24.762    adjustable_clock/counter2[7]
    SLICE_X36Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    25.147 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.147    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.201 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    25.201    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.255 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.255    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.309 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    25.309    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.363 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.363    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.417 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    25.417    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.550 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.394    25.945    adjustable_clock/counter2[6]
    SLICE_X38Y191        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    26.327 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.327    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X38Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.381 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.381    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X38Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.435 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.435    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X38Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.489 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.489    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X38Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.543 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.543    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X38Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.597 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.597    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X38Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.730 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.598    27.327    adjustable_clock/counter2[5]
    SLICE_X39Y189        LUT2 (Prop_lut2_I1_O)        0.128    27.455 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    27.455    adjustable_clock/clk_out_i_804_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.722 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.722    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.775 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.775    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.828 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.828    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.881 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.881    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.934 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.934    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.987 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.987    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.126 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.643    28.770    adjustable_clock/counter2[4]
    SLICE_X39Y182        LUT2 (Prop_lut2_I1_O)        0.131    28.901 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.901    adjustable_clock/clk_out_i_800_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.168 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    29.168    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.221 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    29.221    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.274 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    29.274    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.327 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    29.327    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.380 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.380    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.433 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.433    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.572 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.543    30.115    adjustable_clock/counter2[3]
    SLICE_X41Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    30.490 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.490    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X41Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.543 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.543    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X41Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.596 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.596    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X41Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.649 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.649    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X41Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.702 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.702    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X41Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.755 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.755    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X41Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.894 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.491    31.385    adjustable_clock/counter2[2]
    SLICE_X40Y184        LUT2 (Prop_lut2_I1_O)        0.131    31.516 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.516    adjustable_clock/clk_out_i_808_n_0
    SLICE_X40Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.772 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.772    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X40Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.826 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.826    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X40Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.880 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.880    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X40Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.934 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.934    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X40Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.988 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.988    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X40Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.042 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    32.042    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X40Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.175 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.396    32.571    adjustable_clock/counter2[1]
    SLICE_X41Y188        LUT2 (Prop_lut2_I1_O)        0.128    32.699 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.699    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X41Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.958 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.958    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X41Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.011 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.011    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X41Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.064 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.064    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X41Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.117 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    33.117    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.170 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    33.170    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X41Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.223 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.503    33.726    adjustable_clock/counter2[0]
    SLICE_X40Y193        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    34.023 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.023    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X40Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.077 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.077    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X40Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.242 r  adjustable_clock/counter_reg[0]_i_47/O[1]
                         net (fo=2, routed)           0.452    34.694    adjustable_clock/counter1[10]
    SLICE_X39Y197        LUT4 (Prop_lut4_I1_O)        0.125    34.819 r  adjustable_clock/counter[0]_i_31/O
                         net (fo=1, routed)           0.000    34.819    adjustable_clock/counter[0]_i_31_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.086 r  adjustable_clock/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.086    adjustable_clock/counter_reg[0]_i_13_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.139 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    35.139    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.192 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.536    35.728    adjustable_clock/clear
    SLICE_X38Y199        FDRE                                         r  adjustable_clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.301     2.620    adjustable_clock/CLK_OUT1
    SLICE_X38Y199        FDRE                                         r  adjustable_clock/counter_reg[10]/C
                         clock pessimism             -0.374     2.246    
                         clock uncertainty           -0.067     2.179    
    SLICE_X38Y199        FDRE (Setup_fdre_C_R)       -0.228     1.951    adjustable_clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          1.951    
                         arrival time                         -35.728    
  -------------------------------------------------------------------
                         slack                                -33.777    

Slack (VIOLATED) :        -33.777ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.444ns  (logic 23.239ns (60.450%)  route 15.205ns (39.550%))
  Logic Levels:           194  (CARRY4=179 DSP48E1=1 LUT2=12 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 2.620 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.425    -2.716    clk
    SLICE_X40Y166        FDSE                                         r  r_dacActiveCore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y166        FDSE (Prop_fdse_C_Q)         0.259    -2.457 r  r_dacActiveCore_reg[2]/Q
                         net (fo=1, routed)           0.232    -2.225    adjustable_clock/divisor[10]
    DSP48_X2Y66          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      2.737     0.512 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.475     0.988    adjustable_clock/counter3_n_105
    SLICE_X43Y165        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.290 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.290    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X43Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.343 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.343    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X43Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.396 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.396    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X43Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.449 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.449    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X43Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.502 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.502    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X43Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.555 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.645     2.200    adjustable_clock/counter2[24]
    SLICE_X42Y165        LUT2 (Prop_lut2_I1_O)        0.043     2.243 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.243    adjustable_clock/clk_out_i_691_n_0
    SLICE_X42Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.499 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.499    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X42Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.553 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.553    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X42Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.607 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.607    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X42Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.661 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.661    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X42Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.715 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.715    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X42Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.769 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.769    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X42Y171        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.902 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.600     3.502    adjustable_clock/counter2[23]
    SLICE_X41Y166        LUT2 (Prop_lut2_I1_O)        0.128     3.630 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.630    adjustable_clock/clk_out_i_698_n_0
    SLICE_X41Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.897 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.897    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X41Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.950 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.950    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X41Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.003 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.003    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X41Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.056 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.056    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X41Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.109 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.109    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X41Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.162 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.162    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X41Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.301 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.433     4.734    adjustable_clock/counter2[22]
    SLICE_X40Y168        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.119 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.119    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X40Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.173 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.173    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X40Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.227 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.227    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X40Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.281 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.281    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X40Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.335 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.335    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X40Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.389 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.389    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X40Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.522 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.632     6.154    adjustable_clock/counter2[21]
    SLICE_X37Y164        LUT2 (Prop_lut2_I1_O)        0.128     6.282 r  adjustable_clock/clk_out_i_705/O
                         net (fo=1, routed)           0.000     6.282    adjustable_clock/clk_out_i_705_n_0
    SLICE_X37Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.549 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.549    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X37Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.602 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.602    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X37Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.655 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.655    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X37Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.708 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.708    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X37Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.761 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.761    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X37Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.814 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.814    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X37Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.953 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.461     7.414    adjustable_clock/counter2[20]
    SLICE_X39Y168        LUT2 (Prop_lut2_I1_O)        0.131     7.545 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.545    adjustable_clock/clk_out_i_702_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.812 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.812    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.865 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.865    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.918 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.918    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.971 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.971    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.024 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.024    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.077 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.077    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.216 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.561     8.777    adjustable_clock/counter2[19]
    SLICE_X38Y170        LUT2 (Prop_lut2_I1_O)        0.131     8.908 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.908    adjustable_clock/clk_out_i_713_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.164 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     9.164    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.218 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.218    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.272 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.272    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.326 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.326    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X38Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.380 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.007     9.388    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X38Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.442 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.442    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X38Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.575 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.627    10.202    adjustable_clock/counter2[18]
    SLICE_X37Y171        LUT2 (Prop_lut2_I1_O)        0.128    10.330 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.330    adjustable_clock/clk_out_i_709_n_0
    SLICE_X37Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.597 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.597    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X37Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.650 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.650    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X37Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.703 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.703    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X37Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.756 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.007    10.763    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X37Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.816 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.816    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X37Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.869 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.869    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X37Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.008 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.635    11.643    adjustable_clock/counter2[17]
    SLICE_X35Y173        LUT3 (Prop_lut3_I0_O)        0.131    11.774 r  adjustable_clock/clk_out_i_758/O
                         net (fo=1, routed)           0.000    11.774    adjustable_clock/clk_out_i_758_n_0
    SLICE_X35Y173        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.967 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.967    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X35Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.020 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.007    12.028    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.081 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    12.081    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.134 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    12.134    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X35Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.187 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.187    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X35Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.240 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.240    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X35Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.379 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.544    12.922    adjustable_clock/counter2[16]
    SLICE_X39Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    13.297 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.297    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.350 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.350    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.403 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.403    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.456 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.456    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.509 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.509    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.562 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.562    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.701 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.564    14.265    adjustable_clock/counter2[15]
    SLICE_X38Y177        LUT2 (Prop_lut2_I1_O)        0.131    14.396 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.396    adjustable_clock/clk_out_i_767_n_0
    SLICE_X38Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.652 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.652    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X38Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.706 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.706    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X38Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.760 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.760    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X38Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.814 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.814    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X38Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.868 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.868    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X38Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.922 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.922    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X38Y183        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.055 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.527    15.582    adjustable_clock/counter2[14]
    SLICE_X37Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.954 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.954    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X37Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.007 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    16.007    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X37Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.060 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    16.060    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X37Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.113 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    16.113    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X37Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.166 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.166    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X37Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.219 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.219    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X37Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.358 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.542    16.900    adjustable_clock/counter2[13]
    SLICE_X36Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    17.285 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    17.285    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.339 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    17.339    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.393 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.393    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.447 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.447    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.501 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.501    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.555 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.555    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.688 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.521    18.209    adjustable_clock/counter2[12]
    SLICE_X35Y180        LUT2 (Prop_lut2_I1_O)        0.128    18.337 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    18.337    adjustable_clock/clk_out_i_770_n_0
    SLICE_X35Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.604 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.604    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X35Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.657 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.657    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X35Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.710 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.710    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X35Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.763 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.763    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X35Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.816 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.816    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X35Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.869 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.869    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X35Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.008 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.327    19.335    adjustable_clock/counter2[11]
    SLICE_X34Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.720 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.720    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X34Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.774 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.774    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X34Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.828 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.828    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X34Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.882 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.882    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X34Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.936 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.936    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X34Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.990 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.990    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X34Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.123 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.527    20.651    adjustable_clock/counter2[10]
    SLICE_X35Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.023 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    21.023    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X35Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.076 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    21.076    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X35Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.129 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.129    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X35Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.182 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    21.182    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X35Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.235 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.235    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.288 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.288    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X35Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.427 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.637    22.064    adjustable_clock/counter2[9]
    SLICE_X38Y184        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    22.449 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.449    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X38Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.503 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.503    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X38Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.557 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.557    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X38Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.611 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.611    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X38Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.665 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.665    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X38Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.719 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.719    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X38Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.852 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.572    23.424    adjustable_clock/counter2[8]
    SLICE_X37Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.796 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.796    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X37Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.849 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.849    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X37Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.902 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.902    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X37Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.955 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.955    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X37Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.008 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    24.008    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X37Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.061 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    24.061    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X37Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.200 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.562    24.762    adjustable_clock/counter2[7]
    SLICE_X36Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    25.147 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.147    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.201 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    25.201    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.255 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.255    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.309 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    25.309    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.363 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.363    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.417 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    25.417    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.550 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.394    25.945    adjustable_clock/counter2[6]
    SLICE_X38Y191        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    26.327 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.327    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X38Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.381 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.381    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X38Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.435 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.435    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X38Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.489 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.489    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X38Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.543 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.543    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X38Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.597 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.597    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X38Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.730 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.598    27.327    adjustable_clock/counter2[5]
    SLICE_X39Y189        LUT2 (Prop_lut2_I1_O)        0.128    27.455 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    27.455    adjustable_clock/clk_out_i_804_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.722 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.722    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.775 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.775    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.828 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.828    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.881 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.881    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.934 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.934    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.987 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.987    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.126 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.643    28.770    adjustable_clock/counter2[4]
    SLICE_X39Y182        LUT2 (Prop_lut2_I1_O)        0.131    28.901 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.901    adjustable_clock/clk_out_i_800_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.168 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    29.168    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.221 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    29.221    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.274 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    29.274    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.327 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    29.327    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.380 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.380    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.433 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.433    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.572 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.543    30.115    adjustable_clock/counter2[3]
    SLICE_X41Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    30.490 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.490    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X41Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.543 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.543    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X41Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.596 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.596    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X41Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.649 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.649    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X41Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.702 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.702    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X41Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.755 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.755    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X41Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.894 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.491    31.385    adjustable_clock/counter2[2]
    SLICE_X40Y184        LUT2 (Prop_lut2_I1_O)        0.131    31.516 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.516    adjustable_clock/clk_out_i_808_n_0
    SLICE_X40Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.772 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.772    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X40Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.826 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.826    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X40Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.880 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.880    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X40Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.934 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.934    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X40Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.988 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.988    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X40Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.042 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    32.042    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X40Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.175 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.396    32.571    adjustable_clock/counter2[1]
    SLICE_X41Y188        LUT2 (Prop_lut2_I1_O)        0.128    32.699 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.699    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X41Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.958 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.958    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X41Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.011 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.011    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X41Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.064 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.064    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X41Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.117 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    33.117    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.170 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    33.170    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X41Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.223 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.503    33.726    adjustable_clock/counter2[0]
    SLICE_X40Y193        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    34.023 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.023    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X40Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.077 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.077    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X40Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.242 r  adjustable_clock/counter_reg[0]_i_47/O[1]
                         net (fo=2, routed)           0.452    34.694    adjustable_clock/counter1[10]
    SLICE_X39Y197        LUT4 (Prop_lut4_I1_O)        0.125    34.819 r  adjustable_clock/counter[0]_i_31/O
                         net (fo=1, routed)           0.000    34.819    adjustable_clock/counter[0]_i_31_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.086 r  adjustable_clock/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.086    adjustable_clock/counter_reg[0]_i_13_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.139 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    35.139    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.192 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.536    35.728    adjustable_clock/clear
    SLICE_X38Y199        FDRE                                         r  adjustable_clock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.301     2.620    adjustable_clock/CLK_OUT1
    SLICE_X38Y199        FDRE                                         r  adjustable_clock/counter_reg[11]/C
                         clock pessimism             -0.374     2.246    
                         clock uncertainty           -0.067     2.179    
    SLICE_X38Y199        FDRE (Setup_fdre_C_R)       -0.228     1.951    adjustable_clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          1.951    
                         arrival time                         -35.728    
  -------------------------------------------------------------------
                         slack                                -33.777    

Slack (VIOLATED) :        -33.777ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.444ns  (logic 23.239ns (60.450%)  route 15.205ns (39.550%))
  Logic Levels:           194  (CARRY4=179 DSP48E1=1 LUT2=12 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 2.620 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.425    -2.716    clk
    SLICE_X40Y166        FDSE                                         r  r_dacActiveCore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y166        FDSE (Prop_fdse_C_Q)         0.259    -2.457 r  r_dacActiveCore_reg[2]/Q
                         net (fo=1, routed)           0.232    -2.225    adjustable_clock/divisor[10]
    DSP48_X2Y66          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      2.737     0.512 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.475     0.988    adjustable_clock/counter3_n_105
    SLICE_X43Y165        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.290 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.290    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X43Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.343 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.343    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X43Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.396 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.396    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X43Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.449 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.449    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X43Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.502 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.502    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X43Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.555 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.645     2.200    adjustable_clock/counter2[24]
    SLICE_X42Y165        LUT2 (Prop_lut2_I1_O)        0.043     2.243 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.243    adjustable_clock/clk_out_i_691_n_0
    SLICE_X42Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.499 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.499    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X42Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.553 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.553    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X42Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.607 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.607    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X42Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.661 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.661    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X42Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.715 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.715    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X42Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.769 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.769    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X42Y171        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.902 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.600     3.502    adjustable_clock/counter2[23]
    SLICE_X41Y166        LUT2 (Prop_lut2_I1_O)        0.128     3.630 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.630    adjustable_clock/clk_out_i_698_n_0
    SLICE_X41Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.897 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.897    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X41Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.950 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.950    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X41Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.003 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.003    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X41Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.056 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.056    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X41Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.109 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.109    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X41Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.162 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.162    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X41Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.301 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.433     4.734    adjustable_clock/counter2[22]
    SLICE_X40Y168        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.119 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.119    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X40Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.173 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.173    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X40Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.227 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.227    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X40Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.281 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.281    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X40Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.335 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.335    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X40Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.389 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.389    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X40Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.522 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.632     6.154    adjustable_clock/counter2[21]
    SLICE_X37Y164        LUT2 (Prop_lut2_I1_O)        0.128     6.282 r  adjustable_clock/clk_out_i_705/O
                         net (fo=1, routed)           0.000     6.282    adjustable_clock/clk_out_i_705_n_0
    SLICE_X37Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.549 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.549    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X37Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.602 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.602    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X37Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.655 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.655    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X37Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.708 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.708    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X37Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.761 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.761    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X37Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.814 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.814    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X37Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.953 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.461     7.414    adjustable_clock/counter2[20]
    SLICE_X39Y168        LUT2 (Prop_lut2_I1_O)        0.131     7.545 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.545    adjustable_clock/clk_out_i_702_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.812 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.812    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.865 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.865    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.918 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.918    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.971 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.971    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.024 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.024    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.077 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.077    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.216 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.561     8.777    adjustable_clock/counter2[19]
    SLICE_X38Y170        LUT2 (Prop_lut2_I1_O)        0.131     8.908 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.908    adjustable_clock/clk_out_i_713_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.164 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     9.164    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.218 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.218    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.272 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.272    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.326 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.326    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X38Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.380 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.007     9.388    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X38Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.442 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.442    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X38Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.575 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.627    10.202    adjustable_clock/counter2[18]
    SLICE_X37Y171        LUT2 (Prop_lut2_I1_O)        0.128    10.330 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.330    adjustable_clock/clk_out_i_709_n_0
    SLICE_X37Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.597 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.597    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X37Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.650 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.650    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X37Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.703 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.703    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X37Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.756 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.007    10.763    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X37Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.816 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.816    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X37Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.869 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.869    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X37Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.008 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.635    11.643    adjustable_clock/counter2[17]
    SLICE_X35Y173        LUT3 (Prop_lut3_I0_O)        0.131    11.774 r  adjustable_clock/clk_out_i_758/O
                         net (fo=1, routed)           0.000    11.774    adjustable_clock/clk_out_i_758_n_0
    SLICE_X35Y173        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.967 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.967    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X35Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.020 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.007    12.028    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.081 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    12.081    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.134 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    12.134    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X35Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.187 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.187    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X35Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.240 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.240    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X35Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.379 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.544    12.922    adjustable_clock/counter2[16]
    SLICE_X39Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    13.297 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.297    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.350 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.350    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.403 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.403    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.456 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.456    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.509 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.509    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.562 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.562    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.701 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.564    14.265    adjustable_clock/counter2[15]
    SLICE_X38Y177        LUT2 (Prop_lut2_I1_O)        0.131    14.396 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.396    adjustable_clock/clk_out_i_767_n_0
    SLICE_X38Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.652 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.652    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X38Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.706 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.706    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X38Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.760 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.760    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X38Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.814 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.814    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X38Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.868 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.868    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X38Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.922 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.922    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X38Y183        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.055 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.527    15.582    adjustable_clock/counter2[14]
    SLICE_X37Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.954 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.954    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X37Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.007 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    16.007    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X37Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.060 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    16.060    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X37Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.113 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    16.113    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X37Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.166 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.166    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X37Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.219 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.219    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X37Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.358 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.542    16.900    adjustable_clock/counter2[13]
    SLICE_X36Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    17.285 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    17.285    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.339 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    17.339    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.393 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.393    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.447 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.447    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.501 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.501    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.555 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.555    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.688 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.521    18.209    adjustable_clock/counter2[12]
    SLICE_X35Y180        LUT2 (Prop_lut2_I1_O)        0.128    18.337 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    18.337    adjustable_clock/clk_out_i_770_n_0
    SLICE_X35Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.604 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.604    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X35Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.657 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.657    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X35Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.710 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.710    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X35Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.763 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.763    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X35Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.816 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.816    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X35Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.869 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.869    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X35Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.008 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.327    19.335    adjustable_clock/counter2[11]
    SLICE_X34Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.720 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.720    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X34Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.774 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.774    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X34Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.828 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.828    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X34Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.882 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.882    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X34Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.936 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.936    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X34Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.990 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.990    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X34Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.123 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.527    20.651    adjustable_clock/counter2[10]
    SLICE_X35Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.023 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    21.023    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X35Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.076 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    21.076    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X35Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.129 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.129    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X35Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.182 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    21.182    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X35Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.235 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.235    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.288 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.288    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X35Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.427 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.637    22.064    adjustable_clock/counter2[9]
    SLICE_X38Y184        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    22.449 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.449    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X38Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.503 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.503    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X38Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.557 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.557    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X38Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.611 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.611    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X38Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.665 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.665    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X38Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.719 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.719    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X38Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.852 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.572    23.424    adjustable_clock/counter2[8]
    SLICE_X37Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.796 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.796    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X37Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.849 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.849    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X37Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.902 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.902    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X37Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.955 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.955    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X37Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.008 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    24.008    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X37Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.061 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    24.061    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X37Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.200 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.562    24.762    adjustable_clock/counter2[7]
    SLICE_X36Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    25.147 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.147    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.201 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    25.201    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.255 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.255    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.309 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    25.309    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.363 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.363    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.417 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    25.417    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.550 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.394    25.945    adjustable_clock/counter2[6]
    SLICE_X38Y191        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    26.327 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.327    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X38Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.381 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.381    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X38Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.435 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.435    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X38Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.489 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.489    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X38Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.543 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.543    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X38Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.597 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.597    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X38Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.730 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.598    27.327    adjustable_clock/counter2[5]
    SLICE_X39Y189        LUT2 (Prop_lut2_I1_O)        0.128    27.455 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    27.455    adjustable_clock/clk_out_i_804_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.722 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.722    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.775 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.775    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.828 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.828    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.881 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.881    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.934 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.934    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.987 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.987    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.126 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.643    28.770    adjustable_clock/counter2[4]
    SLICE_X39Y182        LUT2 (Prop_lut2_I1_O)        0.131    28.901 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.901    adjustable_clock/clk_out_i_800_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.168 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    29.168    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.221 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    29.221    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.274 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    29.274    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.327 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    29.327    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.380 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.380    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.433 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.433    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.572 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.543    30.115    adjustable_clock/counter2[3]
    SLICE_X41Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    30.490 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.490    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X41Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.543 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.543    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X41Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.596 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.596    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X41Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.649 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.649    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X41Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.702 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.702    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X41Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.755 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.755    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X41Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.894 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.491    31.385    adjustable_clock/counter2[2]
    SLICE_X40Y184        LUT2 (Prop_lut2_I1_O)        0.131    31.516 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.516    adjustable_clock/clk_out_i_808_n_0
    SLICE_X40Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.772 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.772    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X40Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.826 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.826    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X40Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.880 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.880    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X40Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.934 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.934    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X40Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.988 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.988    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X40Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.042 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    32.042    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X40Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.175 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.396    32.571    adjustable_clock/counter2[1]
    SLICE_X41Y188        LUT2 (Prop_lut2_I1_O)        0.128    32.699 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.699    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X41Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.958 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.958    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X41Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.011 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.011    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X41Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.064 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.064    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X41Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.117 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    33.117    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.170 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    33.170    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X41Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.223 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.503    33.726    adjustable_clock/counter2[0]
    SLICE_X40Y193        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    34.023 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.023    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X40Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.077 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.077    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X40Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.242 r  adjustable_clock/counter_reg[0]_i_47/O[1]
                         net (fo=2, routed)           0.452    34.694    adjustable_clock/counter1[10]
    SLICE_X39Y197        LUT4 (Prop_lut4_I1_O)        0.125    34.819 r  adjustable_clock/counter[0]_i_31/O
                         net (fo=1, routed)           0.000    34.819    adjustable_clock/counter[0]_i_31_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.086 r  adjustable_clock/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.086    adjustable_clock/counter_reg[0]_i_13_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.139 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    35.139    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.192 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.536    35.728    adjustable_clock/clear
    SLICE_X38Y199        FDRE                                         r  adjustable_clock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.301     2.620    adjustable_clock/CLK_OUT1
    SLICE_X38Y199        FDRE                                         r  adjustable_clock/counter_reg[4]/C
                         clock pessimism             -0.374     2.246    
                         clock uncertainty           -0.067     2.179    
    SLICE_X38Y199        FDRE (Setup_fdre_C_R)       -0.228     1.951    adjustable_clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          1.951    
                         arrival time                         -35.728    
  -------------------------------------------------------------------
                         slack                                -33.777    

Slack (VIOLATED) :        -33.777ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.444ns  (logic 23.239ns (60.450%)  route 15.205ns (39.550%))
  Logic Levels:           194  (CARRY4=179 DSP48E1=1 LUT2=12 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 2.620 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.425    -2.716    clk
    SLICE_X40Y166        FDSE                                         r  r_dacActiveCore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y166        FDSE (Prop_fdse_C_Q)         0.259    -2.457 r  r_dacActiveCore_reg[2]/Q
                         net (fo=1, routed)           0.232    -2.225    adjustable_clock/divisor[10]
    DSP48_X2Y66          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      2.737     0.512 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.475     0.988    adjustable_clock/counter3_n_105
    SLICE_X43Y165        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.290 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.290    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X43Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.343 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.343    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X43Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.396 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.396    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X43Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.449 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.449    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X43Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.502 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.502    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X43Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.555 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.645     2.200    adjustable_clock/counter2[24]
    SLICE_X42Y165        LUT2 (Prop_lut2_I1_O)        0.043     2.243 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.243    adjustable_clock/clk_out_i_691_n_0
    SLICE_X42Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.499 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.499    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X42Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.553 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.553    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X42Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.607 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.607    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X42Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.661 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.661    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X42Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.715 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.715    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X42Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.769 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.769    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X42Y171        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.902 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.600     3.502    adjustable_clock/counter2[23]
    SLICE_X41Y166        LUT2 (Prop_lut2_I1_O)        0.128     3.630 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.630    adjustable_clock/clk_out_i_698_n_0
    SLICE_X41Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.897 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.897    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X41Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.950 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.950    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X41Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.003 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.003    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X41Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.056 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.056    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X41Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.109 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.109    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X41Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.162 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.162    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X41Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.301 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.433     4.734    adjustable_clock/counter2[22]
    SLICE_X40Y168        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.119 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.119    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X40Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.173 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.173    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X40Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.227 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.227    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X40Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.281 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.281    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X40Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.335 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.335    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X40Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.389 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.389    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X40Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.522 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.632     6.154    adjustable_clock/counter2[21]
    SLICE_X37Y164        LUT2 (Prop_lut2_I1_O)        0.128     6.282 r  adjustable_clock/clk_out_i_705/O
                         net (fo=1, routed)           0.000     6.282    adjustable_clock/clk_out_i_705_n_0
    SLICE_X37Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.549 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.549    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X37Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.602 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.602    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X37Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.655 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.655    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X37Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.708 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.708    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X37Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.761 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.761    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X37Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.814 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.814    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X37Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.953 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.461     7.414    adjustable_clock/counter2[20]
    SLICE_X39Y168        LUT2 (Prop_lut2_I1_O)        0.131     7.545 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.545    adjustable_clock/clk_out_i_702_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.812 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.812    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.865 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.865    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.918 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.918    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.971 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.971    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.024 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.024    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.077 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.077    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.216 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.561     8.777    adjustable_clock/counter2[19]
    SLICE_X38Y170        LUT2 (Prop_lut2_I1_O)        0.131     8.908 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.908    adjustable_clock/clk_out_i_713_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.164 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     9.164    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.218 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.218    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.272 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.272    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.326 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.326    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X38Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.380 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.007     9.388    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X38Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.442 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.442    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X38Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.575 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.627    10.202    adjustable_clock/counter2[18]
    SLICE_X37Y171        LUT2 (Prop_lut2_I1_O)        0.128    10.330 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.330    adjustable_clock/clk_out_i_709_n_0
    SLICE_X37Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.597 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.597    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X37Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.650 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.650    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X37Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.703 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.703    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X37Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.756 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.007    10.763    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X37Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.816 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.816    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X37Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.869 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.869    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X37Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.008 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.635    11.643    adjustable_clock/counter2[17]
    SLICE_X35Y173        LUT3 (Prop_lut3_I0_O)        0.131    11.774 r  adjustable_clock/clk_out_i_758/O
                         net (fo=1, routed)           0.000    11.774    adjustable_clock/clk_out_i_758_n_0
    SLICE_X35Y173        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.967 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.967    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X35Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.020 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.007    12.028    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.081 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    12.081    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.134 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    12.134    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X35Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.187 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.187    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X35Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.240 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.240    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X35Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.379 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.544    12.922    adjustable_clock/counter2[16]
    SLICE_X39Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    13.297 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.297    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.350 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.350    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.403 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.403    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.456 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.456    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.509 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.509    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.562 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.562    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.701 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.564    14.265    adjustable_clock/counter2[15]
    SLICE_X38Y177        LUT2 (Prop_lut2_I1_O)        0.131    14.396 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.396    adjustable_clock/clk_out_i_767_n_0
    SLICE_X38Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.652 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.652    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X38Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.706 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.706    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X38Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.760 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.760    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X38Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.814 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.814    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X38Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.868 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.868    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X38Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.922 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.922    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X38Y183        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.055 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.527    15.582    adjustable_clock/counter2[14]
    SLICE_X37Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.954 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.954    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X37Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.007 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    16.007    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X37Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.060 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    16.060    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X37Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.113 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    16.113    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X37Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.166 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.166    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X37Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.219 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.219    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X37Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.358 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.542    16.900    adjustable_clock/counter2[13]
    SLICE_X36Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    17.285 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    17.285    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.339 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    17.339    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.393 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.393    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.447 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.447    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.501 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.501    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.555 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.555    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.688 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.521    18.209    adjustable_clock/counter2[12]
    SLICE_X35Y180        LUT2 (Prop_lut2_I1_O)        0.128    18.337 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    18.337    adjustable_clock/clk_out_i_770_n_0
    SLICE_X35Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.604 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.604    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X35Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.657 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.657    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X35Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.710 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.710    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X35Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.763 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.763    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X35Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.816 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.816    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X35Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.869 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.869    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X35Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.008 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.327    19.335    adjustable_clock/counter2[11]
    SLICE_X34Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.720 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.720    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X34Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.774 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.774    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X34Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.828 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.828    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X34Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.882 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.882    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X34Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.936 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.936    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X34Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.990 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.990    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X34Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.123 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.527    20.651    adjustable_clock/counter2[10]
    SLICE_X35Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.023 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    21.023    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X35Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.076 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    21.076    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X35Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.129 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.129    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X35Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.182 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    21.182    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X35Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.235 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.235    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.288 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.288    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X35Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.427 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.637    22.064    adjustable_clock/counter2[9]
    SLICE_X38Y184        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    22.449 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.449    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X38Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.503 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.503    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X38Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.557 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.557    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X38Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.611 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.611    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X38Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.665 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.665    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X38Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.719 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.719    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X38Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.852 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.572    23.424    adjustable_clock/counter2[8]
    SLICE_X37Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.796 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.796    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X37Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.849 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.849    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X37Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.902 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.902    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X37Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.955 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.955    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X37Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.008 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    24.008    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X37Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.061 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    24.061    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X37Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.200 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.562    24.762    adjustable_clock/counter2[7]
    SLICE_X36Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    25.147 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.147    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.201 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    25.201    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.255 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.255    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.309 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    25.309    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.363 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.363    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.417 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    25.417    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.550 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.394    25.945    adjustable_clock/counter2[6]
    SLICE_X38Y191        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    26.327 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.327    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X38Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.381 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.381    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X38Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.435 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.435    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X38Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.489 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.489    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X38Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.543 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.543    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X38Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.597 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.597    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X38Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.730 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.598    27.327    adjustable_clock/counter2[5]
    SLICE_X39Y189        LUT2 (Prop_lut2_I1_O)        0.128    27.455 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    27.455    adjustable_clock/clk_out_i_804_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.722 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.722    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.775 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.775    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.828 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.828    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.881 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.881    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.934 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.934    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.987 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.987    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.126 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.643    28.770    adjustable_clock/counter2[4]
    SLICE_X39Y182        LUT2 (Prop_lut2_I1_O)        0.131    28.901 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.901    adjustable_clock/clk_out_i_800_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.168 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    29.168    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.221 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    29.221    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.274 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    29.274    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.327 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    29.327    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.380 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.380    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.433 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.433    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.572 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.543    30.115    adjustable_clock/counter2[3]
    SLICE_X41Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    30.490 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.490    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X41Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.543 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.543    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X41Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.596 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.596    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X41Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.649 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.649    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X41Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.702 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.702    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X41Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.755 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.755    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X41Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.894 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.491    31.385    adjustable_clock/counter2[2]
    SLICE_X40Y184        LUT2 (Prop_lut2_I1_O)        0.131    31.516 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.516    adjustable_clock/clk_out_i_808_n_0
    SLICE_X40Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.772 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.772    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X40Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.826 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.826    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X40Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.880 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.880    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X40Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.934 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.934    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X40Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.988 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.988    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X40Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.042 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    32.042    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X40Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.175 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.396    32.571    adjustable_clock/counter2[1]
    SLICE_X41Y188        LUT2 (Prop_lut2_I1_O)        0.128    32.699 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.699    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X41Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.958 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.958    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X41Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.011 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.011    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X41Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.064 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.064    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X41Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.117 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    33.117    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.170 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    33.170    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X41Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.223 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.503    33.726    adjustable_clock/counter2[0]
    SLICE_X40Y193        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    34.023 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.023    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X40Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.077 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.077    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X40Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.242 r  adjustable_clock/counter_reg[0]_i_47/O[1]
                         net (fo=2, routed)           0.452    34.694    adjustable_clock/counter1[10]
    SLICE_X39Y197        LUT4 (Prop_lut4_I1_O)        0.125    34.819 r  adjustable_clock/counter[0]_i_31/O
                         net (fo=1, routed)           0.000    34.819    adjustable_clock/counter[0]_i_31_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.086 r  adjustable_clock/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.086    adjustable_clock/counter_reg[0]_i_13_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.139 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    35.139    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.192 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.536    35.728    adjustable_clock/clear
    SLICE_X38Y199        FDRE                                         r  adjustable_clock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.301     2.620    adjustable_clock/CLK_OUT1
    SLICE_X38Y199        FDRE                                         r  adjustable_clock/counter_reg[5]/C
                         clock pessimism             -0.374     2.246    
                         clock uncertainty           -0.067     2.179    
    SLICE_X38Y199        FDRE (Setup_fdre_C_R)       -0.228     1.951    adjustable_clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          1.951    
                         arrival time                         -35.728    
  -------------------------------------------------------------------
                         slack                                -33.777    

Slack (VIOLATED) :        -33.777ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.444ns  (logic 23.239ns (60.450%)  route 15.205ns (39.550%))
  Logic Levels:           194  (CARRY4=179 DSP48E1=1 LUT2=12 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 2.620 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.425    -2.716    clk
    SLICE_X40Y166        FDSE                                         r  r_dacActiveCore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y166        FDSE (Prop_fdse_C_Q)         0.259    -2.457 r  r_dacActiveCore_reg[2]/Q
                         net (fo=1, routed)           0.232    -2.225    adjustable_clock/divisor[10]
    DSP48_X2Y66          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      2.737     0.512 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.475     0.988    adjustable_clock/counter3_n_105
    SLICE_X43Y165        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.290 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.290    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X43Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.343 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.343    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X43Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.396 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.396    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X43Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.449 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.449    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X43Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.502 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.502    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X43Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.555 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.645     2.200    adjustable_clock/counter2[24]
    SLICE_X42Y165        LUT2 (Prop_lut2_I1_O)        0.043     2.243 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.243    adjustable_clock/clk_out_i_691_n_0
    SLICE_X42Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.499 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.499    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X42Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.553 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.553    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X42Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.607 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.607    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X42Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.661 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.661    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X42Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.715 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.715    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X42Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.769 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.769    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X42Y171        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.902 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.600     3.502    adjustable_clock/counter2[23]
    SLICE_X41Y166        LUT2 (Prop_lut2_I1_O)        0.128     3.630 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.630    adjustable_clock/clk_out_i_698_n_0
    SLICE_X41Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.897 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.897    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X41Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.950 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.950    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X41Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.003 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.003    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X41Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.056 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.056    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X41Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.109 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.109    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X41Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.162 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.162    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X41Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.301 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.433     4.734    adjustable_clock/counter2[22]
    SLICE_X40Y168        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.119 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.119    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X40Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.173 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.173    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X40Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.227 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.227    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X40Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.281 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.281    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X40Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.335 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.335    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X40Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.389 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.389    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X40Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.522 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.632     6.154    adjustable_clock/counter2[21]
    SLICE_X37Y164        LUT2 (Prop_lut2_I1_O)        0.128     6.282 r  adjustable_clock/clk_out_i_705/O
                         net (fo=1, routed)           0.000     6.282    adjustable_clock/clk_out_i_705_n_0
    SLICE_X37Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.549 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.549    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X37Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.602 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.602    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X37Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.655 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.655    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X37Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.708 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.708    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X37Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.761 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.761    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X37Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.814 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.814    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X37Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.953 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.461     7.414    adjustable_clock/counter2[20]
    SLICE_X39Y168        LUT2 (Prop_lut2_I1_O)        0.131     7.545 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.545    adjustable_clock/clk_out_i_702_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.812 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.812    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.865 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.865    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.918 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.918    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.971 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.971    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.024 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.024    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.077 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.077    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.216 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.561     8.777    adjustable_clock/counter2[19]
    SLICE_X38Y170        LUT2 (Prop_lut2_I1_O)        0.131     8.908 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.908    adjustable_clock/clk_out_i_713_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.164 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     9.164    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.218 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.218    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.272 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.272    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.326 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.326    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X38Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.380 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.007     9.388    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X38Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.442 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.442    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X38Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.575 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.627    10.202    adjustable_clock/counter2[18]
    SLICE_X37Y171        LUT2 (Prop_lut2_I1_O)        0.128    10.330 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.330    adjustable_clock/clk_out_i_709_n_0
    SLICE_X37Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.597 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.597    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X37Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.650 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.650    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X37Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.703 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.703    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X37Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.756 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.007    10.763    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X37Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.816 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.816    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X37Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.869 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.869    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X37Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.008 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.635    11.643    adjustable_clock/counter2[17]
    SLICE_X35Y173        LUT3 (Prop_lut3_I0_O)        0.131    11.774 r  adjustable_clock/clk_out_i_758/O
                         net (fo=1, routed)           0.000    11.774    adjustable_clock/clk_out_i_758_n_0
    SLICE_X35Y173        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.967 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.967    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X35Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.020 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.007    12.028    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.081 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    12.081    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.134 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    12.134    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X35Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.187 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.187    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X35Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.240 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.240    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X35Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.379 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.544    12.922    adjustable_clock/counter2[16]
    SLICE_X39Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    13.297 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.297    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.350 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.350    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.403 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.403    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.456 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.456    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.509 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.509    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.562 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.562    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.701 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.564    14.265    adjustable_clock/counter2[15]
    SLICE_X38Y177        LUT2 (Prop_lut2_I1_O)        0.131    14.396 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.396    adjustable_clock/clk_out_i_767_n_0
    SLICE_X38Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.652 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.652    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X38Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.706 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.706    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X38Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.760 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.760    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X38Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.814 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.814    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X38Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.868 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.868    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X38Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.922 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.922    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X38Y183        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.055 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.527    15.582    adjustable_clock/counter2[14]
    SLICE_X37Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.954 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.954    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X37Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.007 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    16.007    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X37Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.060 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    16.060    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X37Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.113 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    16.113    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X37Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.166 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.166    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X37Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.219 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.219    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X37Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.358 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.542    16.900    adjustable_clock/counter2[13]
    SLICE_X36Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    17.285 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    17.285    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.339 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    17.339    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.393 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.393    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.447 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.447    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.501 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.501    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.555 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.555    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.688 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.521    18.209    adjustable_clock/counter2[12]
    SLICE_X35Y180        LUT2 (Prop_lut2_I1_O)        0.128    18.337 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    18.337    adjustable_clock/clk_out_i_770_n_0
    SLICE_X35Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.604 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.604    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X35Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.657 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.657    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X35Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.710 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.710    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X35Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.763 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.763    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X35Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.816 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.816    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X35Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.869 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.869    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X35Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.008 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.327    19.335    adjustable_clock/counter2[11]
    SLICE_X34Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.720 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.720    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X34Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.774 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.774    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X34Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.828 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.828    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X34Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.882 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.882    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X34Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.936 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.936    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X34Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.990 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.990    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X34Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.123 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.527    20.651    adjustable_clock/counter2[10]
    SLICE_X35Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.023 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    21.023    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X35Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.076 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    21.076    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X35Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.129 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.129    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X35Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.182 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    21.182    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X35Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.235 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.235    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.288 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.288    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X35Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.427 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.637    22.064    adjustable_clock/counter2[9]
    SLICE_X38Y184        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    22.449 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.449    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X38Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.503 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.503    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X38Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.557 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.557    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X38Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.611 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.611    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X38Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.665 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.665    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X38Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.719 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.719    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X38Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.852 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.572    23.424    adjustable_clock/counter2[8]
    SLICE_X37Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.796 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.796    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X37Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.849 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.849    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X37Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.902 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.902    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X37Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.955 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.955    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X37Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.008 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    24.008    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X37Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.061 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    24.061    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X37Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.200 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.562    24.762    adjustable_clock/counter2[7]
    SLICE_X36Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    25.147 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.147    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.201 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    25.201    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.255 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.255    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.309 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    25.309    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.363 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.363    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.417 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    25.417    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.550 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.394    25.945    adjustable_clock/counter2[6]
    SLICE_X38Y191        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    26.327 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.327    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X38Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.381 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.381    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X38Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.435 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.435    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X38Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.489 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.489    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X38Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.543 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.543    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X38Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.597 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.597    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X38Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.730 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.598    27.327    adjustable_clock/counter2[5]
    SLICE_X39Y189        LUT2 (Prop_lut2_I1_O)        0.128    27.455 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    27.455    adjustable_clock/clk_out_i_804_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.722 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.722    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.775 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.775    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.828 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.828    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.881 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.881    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.934 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.934    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.987 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.987    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.126 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.643    28.770    adjustable_clock/counter2[4]
    SLICE_X39Y182        LUT2 (Prop_lut2_I1_O)        0.131    28.901 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.901    adjustable_clock/clk_out_i_800_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.168 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    29.168    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.221 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    29.221    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.274 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    29.274    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.327 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    29.327    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.380 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.380    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.433 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.433    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.572 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.543    30.115    adjustable_clock/counter2[3]
    SLICE_X41Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    30.490 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.490    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X41Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.543 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.543    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X41Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.596 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.596    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X41Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.649 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.649    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X41Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.702 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.702    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X41Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.755 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.755    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X41Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.894 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.491    31.385    adjustable_clock/counter2[2]
    SLICE_X40Y184        LUT2 (Prop_lut2_I1_O)        0.131    31.516 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.516    adjustable_clock/clk_out_i_808_n_0
    SLICE_X40Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.772 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.772    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X40Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.826 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.826    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X40Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.880 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.880    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X40Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.934 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.934    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X40Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.988 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.988    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X40Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.042 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    32.042    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X40Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.175 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.396    32.571    adjustable_clock/counter2[1]
    SLICE_X41Y188        LUT2 (Prop_lut2_I1_O)        0.128    32.699 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.699    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X41Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.958 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.958    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X41Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.011 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.011    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X41Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.064 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.064    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X41Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.117 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    33.117    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.170 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    33.170    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X41Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.223 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.503    33.726    adjustable_clock/counter2[0]
    SLICE_X40Y193        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    34.023 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.023    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X40Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.077 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.077    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X40Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.242 r  adjustable_clock/counter_reg[0]_i_47/O[1]
                         net (fo=2, routed)           0.452    34.694    adjustable_clock/counter1[10]
    SLICE_X39Y197        LUT4 (Prop_lut4_I1_O)        0.125    34.819 r  adjustable_clock/counter[0]_i_31/O
                         net (fo=1, routed)           0.000    34.819    adjustable_clock/counter[0]_i_31_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.086 r  adjustable_clock/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.086    adjustable_clock/counter_reg[0]_i_13_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.139 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    35.139    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.192 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.536    35.728    adjustable_clock/clear
    SLICE_X38Y199        FDRE                                         r  adjustable_clock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.301     2.620    adjustable_clock/CLK_OUT1
    SLICE_X38Y199        FDRE                                         r  adjustable_clock/counter_reg[6]/C
                         clock pessimism             -0.374     2.246    
                         clock uncertainty           -0.067     2.179    
    SLICE_X38Y199        FDRE (Setup_fdre_C_R)       -0.228     1.951    adjustable_clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          1.951    
                         arrival time                         -35.728    
  -------------------------------------------------------------------
                         slack                                -33.777    

Slack (VIOLATED) :        -33.777ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.444ns  (logic 23.239ns (60.450%)  route 15.205ns (39.550%))
  Logic Levels:           194  (CARRY4=179 DSP48E1=1 LUT2=12 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 2.620 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.425    -2.716    clk
    SLICE_X40Y166        FDSE                                         r  r_dacActiveCore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y166        FDSE (Prop_fdse_C_Q)         0.259    -2.457 r  r_dacActiveCore_reg[2]/Q
                         net (fo=1, routed)           0.232    -2.225    adjustable_clock/divisor[10]
    DSP48_X2Y66          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      2.737     0.512 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.475     0.988    adjustable_clock/counter3_n_105
    SLICE_X43Y165        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.290 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.290    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X43Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.343 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.343    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X43Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.396 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.396    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X43Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.449 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.449    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X43Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.502 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.502    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X43Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.555 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.645     2.200    adjustable_clock/counter2[24]
    SLICE_X42Y165        LUT2 (Prop_lut2_I1_O)        0.043     2.243 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.243    adjustable_clock/clk_out_i_691_n_0
    SLICE_X42Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.499 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.499    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X42Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.553 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.553    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X42Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.607 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.607    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X42Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.661 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.661    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X42Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.715 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.715    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X42Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.769 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.769    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X42Y171        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.902 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.600     3.502    adjustable_clock/counter2[23]
    SLICE_X41Y166        LUT2 (Prop_lut2_I1_O)        0.128     3.630 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.630    adjustable_clock/clk_out_i_698_n_0
    SLICE_X41Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.897 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.897    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X41Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.950 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.950    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X41Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.003 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.003    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X41Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.056 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.056    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X41Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.109 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.109    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X41Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.162 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.162    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X41Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.301 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.433     4.734    adjustable_clock/counter2[22]
    SLICE_X40Y168        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.119 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.119    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X40Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.173 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.173    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X40Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.227 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.227    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X40Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.281 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.281    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X40Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.335 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.335    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X40Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.389 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.389    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X40Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.522 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.632     6.154    adjustable_clock/counter2[21]
    SLICE_X37Y164        LUT2 (Prop_lut2_I1_O)        0.128     6.282 r  adjustable_clock/clk_out_i_705/O
                         net (fo=1, routed)           0.000     6.282    adjustable_clock/clk_out_i_705_n_0
    SLICE_X37Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.549 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.549    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X37Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.602 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.602    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X37Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.655 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.655    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X37Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.708 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.708    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X37Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.761 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.761    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X37Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.814 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.814    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X37Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.953 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.461     7.414    adjustable_clock/counter2[20]
    SLICE_X39Y168        LUT2 (Prop_lut2_I1_O)        0.131     7.545 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.545    adjustable_clock/clk_out_i_702_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.812 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.812    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.865 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.865    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.918 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.918    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.971 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.971    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.024 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.024    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.077 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.077    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.216 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.561     8.777    adjustable_clock/counter2[19]
    SLICE_X38Y170        LUT2 (Prop_lut2_I1_O)        0.131     8.908 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.908    adjustable_clock/clk_out_i_713_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.164 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     9.164    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.218 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.218    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.272 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.272    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.326 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.326    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X38Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.380 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.007     9.388    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X38Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.442 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.442    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X38Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.575 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.627    10.202    adjustable_clock/counter2[18]
    SLICE_X37Y171        LUT2 (Prop_lut2_I1_O)        0.128    10.330 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.330    adjustable_clock/clk_out_i_709_n_0
    SLICE_X37Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.597 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.597    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X37Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.650 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.650    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X37Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.703 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.703    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X37Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.756 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.007    10.763    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X37Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.816 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.816    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X37Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.869 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.869    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X37Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.008 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.635    11.643    adjustable_clock/counter2[17]
    SLICE_X35Y173        LUT3 (Prop_lut3_I0_O)        0.131    11.774 r  adjustable_clock/clk_out_i_758/O
                         net (fo=1, routed)           0.000    11.774    adjustable_clock/clk_out_i_758_n_0
    SLICE_X35Y173        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.967 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.967    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X35Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.020 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.007    12.028    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.081 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    12.081    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.134 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    12.134    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X35Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.187 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.187    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X35Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.240 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.240    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X35Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.379 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.544    12.922    adjustable_clock/counter2[16]
    SLICE_X39Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    13.297 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.297    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.350 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.350    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.403 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.403    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.456 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.456    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.509 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.509    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.562 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.562    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.701 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.564    14.265    adjustable_clock/counter2[15]
    SLICE_X38Y177        LUT2 (Prop_lut2_I1_O)        0.131    14.396 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.396    adjustable_clock/clk_out_i_767_n_0
    SLICE_X38Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.652 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.652    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X38Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.706 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.706    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X38Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.760 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.760    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X38Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.814 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.814    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X38Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.868 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.868    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X38Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.922 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.922    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X38Y183        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.055 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.527    15.582    adjustable_clock/counter2[14]
    SLICE_X37Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.954 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.954    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X37Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.007 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    16.007    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X37Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.060 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    16.060    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X37Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.113 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    16.113    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X37Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.166 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.166    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X37Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.219 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.219    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X37Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.358 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.542    16.900    adjustable_clock/counter2[13]
    SLICE_X36Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    17.285 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    17.285    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.339 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    17.339    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.393 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.393    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.447 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.447    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.501 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.501    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.555 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.555    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.688 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.521    18.209    adjustable_clock/counter2[12]
    SLICE_X35Y180        LUT2 (Prop_lut2_I1_O)        0.128    18.337 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    18.337    adjustable_clock/clk_out_i_770_n_0
    SLICE_X35Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.604 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.604    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X35Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.657 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.657    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X35Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.710 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.710    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X35Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.763 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.763    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X35Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.816 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.816    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X35Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.869 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.869    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X35Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.008 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.327    19.335    adjustable_clock/counter2[11]
    SLICE_X34Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.720 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.720    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X34Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.774 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.774    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X34Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.828 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.828    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X34Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.882 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.882    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X34Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.936 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.936    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X34Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.990 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.990    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X34Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.123 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.527    20.651    adjustable_clock/counter2[10]
    SLICE_X35Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.023 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    21.023    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X35Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.076 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    21.076    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X35Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.129 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.129    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X35Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.182 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    21.182    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X35Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.235 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.235    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.288 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.288    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X35Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.427 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.637    22.064    adjustable_clock/counter2[9]
    SLICE_X38Y184        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    22.449 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.449    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X38Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.503 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.503    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X38Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.557 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.557    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X38Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.611 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.611    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X38Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.665 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.665    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X38Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.719 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.719    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X38Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.852 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.572    23.424    adjustable_clock/counter2[8]
    SLICE_X37Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.796 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.796    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X37Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.849 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.849    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X37Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.902 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.902    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X37Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.955 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.955    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X37Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.008 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    24.008    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X37Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.061 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    24.061    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X37Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.200 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.562    24.762    adjustable_clock/counter2[7]
    SLICE_X36Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    25.147 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.147    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.201 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    25.201    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.255 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.255    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.309 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    25.309    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.363 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.363    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.417 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    25.417    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.550 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.394    25.945    adjustable_clock/counter2[6]
    SLICE_X38Y191        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    26.327 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.327    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X38Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.381 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.381    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X38Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.435 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.435    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X38Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.489 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.489    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X38Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.543 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.543    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X38Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.597 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.597    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X38Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.730 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.598    27.327    adjustable_clock/counter2[5]
    SLICE_X39Y189        LUT2 (Prop_lut2_I1_O)        0.128    27.455 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    27.455    adjustable_clock/clk_out_i_804_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.722 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.722    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.775 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.775    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.828 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.828    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.881 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.881    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.934 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.934    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.987 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.987    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.126 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.643    28.770    adjustable_clock/counter2[4]
    SLICE_X39Y182        LUT2 (Prop_lut2_I1_O)        0.131    28.901 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.901    adjustable_clock/clk_out_i_800_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.168 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    29.168    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.221 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    29.221    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.274 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    29.274    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.327 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    29.327    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.380 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.380    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.433 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.433    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.572 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.543    30.115    adjustable_clock/counter2[3]
    SLICE_X41Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    30.490 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.490    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X41Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.543 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.543    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X41Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.596 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.596    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X41Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.649 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.649    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X41Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.702 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.702    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X41Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.755 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.755    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X41Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.894 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.491    31.385    adjustable_clock/counter2[2]
    SLICE_X40Y184        LUT2 (Prop_lut2_I1_O)        0.131    31.516 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.516    adjustable_clock/clk_out_i_808_n_0
    SLICE_X40Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.772 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.772    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X40Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.826 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.826    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X40Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.880 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.880    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X40Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.934 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.934    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X40Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.988 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.988    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X40Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.042 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    32.042    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X40Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.175 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.396    32.571    adjustable_clock/counter2[1]
    SLICE_X41Y188        LUT2 (Prop_lut2_I1_O)        0.128    32.699 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.699    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X41Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.958 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.958    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X41Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.011 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.011    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X41Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.064 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.064    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X41Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.117 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    33.117    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.170 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    33.170    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X41Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.223 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.503    33.726    adjustable_clock/counter2[0]
    SLICE_X40Y193        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    34.023 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.023    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X40Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.077 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.077    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X40Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.242 r  adjustable_clock/counter_reg[0]_i_47/O[1]
                         net (fo=2, routed)           0.452    34.694    adjustable_clock/counter1[10]
    SLICE_X39Y197        LUT4 (Prop_lut4_I1_O)        0.125    34.819 r  adjustable_clock/counter[0]_i_31/O
                         net (fo=1, routed)           0.000    34.819    adjustable_clock/counter[0]_i_31_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.086 r  adjustable_clock/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.086    adjustable_clock/counter_reg[0]_i_13_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.139 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    35.139    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.192 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.536    35.728    adjustable_clock/clear
    SLICE_X38Y199        FDRE                                         r  adjustable_clock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.301     2.620    adjustable_clock/CLK_OUT1
    SLICE_X38Y199        FDRE                                         r  adjustable_clock/counter_reg[7]/C
                         clock pessimism             -0.374     2.246    
                         clock uncertainty           -0.067     2.179    
    SLICE_X38Y199        FDRE (Setup_fdre_C_R)       -0.228     1.951    adjustable_clock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          1.951    
                         arrival time                         -35.728    
  -------------------------------------------------------------------
                         slack                                -33.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 tenhz_mod/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tenhz_mod/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.308ns (73.419%)  route 0.112ns (26.581%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    -0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.624    -0.687    tenhz_mod/CLK_OUT1
    SLICE_X45Y248        FDRE                                         r  tenhz_mod/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y248        FDRE (Prop_fdre_C_Q)         0.100    -0.587 r  tenhz_mod/counter_reg[16]/Q
                         net (fo=3, routed)           0.111    -0.476    tenhz_mod/counter_reg[16]
    SLICE_X45Y248        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142    -0.334 r  tenhz_mod/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.334    tenhz_mod/counter_reg[16]_i_1_n_0
    SLICE_X45Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.309 r  tenhz_mod/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.308    tenhz_mod/counter_reg[20]_i_1_n_0
    SLICE_X45Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.267 r  tenhz_mod/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.267    tenhz_mod/counter_reg[24]_i_1_n_7
    SLICE_X45Y250        FDRE                                         r  tenhz_mod/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.931    -0.707    tenhz_mod/CLK_OUT1
    SLICE_X45Y250        FDRE                                         r  tenhz_mod/counter_reg[24]/C
                         clock pessimism              0.319    -0.388    
    SLICE_X45Y250        FDRE (Hold_fdre_C_D)         0.071    -0.317    tenhz_mod/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 r_dac_Q_lsb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_3072_3135_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.019%)  route 0.100ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.582    -0.729    clk
    SLICE_X67Y166        FDRE                                         r  r_dac_Q_lsb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y166        FDRE (Prop_fdre_C_Q)         0.100    -0.629 r  r_dac_Q_lsb_reg[5]/Q
                         net (fo=131, routed)         0.100    -0.529    signalgen/r_memory_Q_reg_3072_3135_3_5/DIC
    SLICE_X66Y166        RAMD64E                                      r  signalgen/r_memory_Q_reg_3072_3135_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.781    -0.857    signalgen/r_memory_Q_reg_3072_3135_3_5/WCLK
    SLICE_X66Y166        RAMD64E                                      r  signalgen/r_memory_Q_reg_3072_3135_3_5/RAMC/CLK
                         clock pessimism              0.139    -0.718    
    SLICE_X66Y166        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.589    signalgen/r_memory_Q_reg_3072_3135_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 r_dac_Q_lsb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_1152_1215_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.843%)  route 0.123ns (55.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.583    -0.728    clk
    SLICE_X67Y165        FDRE                                         r  r_dac_Q_lsb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y165        FDRE (Prop_fdre_C_Q)         0.100    -0.628 r  r_dac_Q_lsb_reg[7]/Q
                         net (fo=131, routed)         0.123    -0.505    signalgen/r_memory_Q_reg_1152_1215_6_8/DIB
    SLICE_X64Y166        RAMD64E                                      r  signalgen/r_memory_Q_reg_1152_1215_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.782    -0.856    signalgen/r_memory_Q_reg_1152_1215_6_8/WCLK
    SLICE_X64Y166        RAMD64E                                      r  signalgen/r_memory_Q_reg_1152_1215_6_8/RAMB/CLK
                         clock pessimism              0.159    -0.697    
    SLICE_X64Y166        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132    -0.565    signalgen/r_memory_Q_reg_1152_1215_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 r_dac_I_lsb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_4800_4863_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.409%)  route 0.111ns (52.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.583    -0.728    clk
    SLICE_X57Y167        FDRE                                         r  r_dac_I_lsb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y167        FDRE (Prop_fdre_C_Q)         0.100    -0.628 r  r_dac_I_lsb_reg[7]/Q
                         net (fo=131, routed)         0.111    -0.517    signalgen/r_memory_I_reg_4800_4863_6_8/DIB
    SLICE_X58Y168        RAMD64E                                      r  signalgen/r_memory_I_reg_4800_4863_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.781    -0.857    signalgen/r_memory_I_reg_4800_4863_6_8/WCLK
    SLICE_X58Y168        RAMD64E                                      r  signalgen/r_memory_I_reg_4800_4863_6_8/RAMB/CLK
                         clock pessimism              0.140    -0.717    
    SLICE_X58Y168        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132    -0.585    signalgen/r_memory_I_reg_4800_4863_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 r_dac_I_lsb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_4928_4991_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.304%)  route 0.111ns (52.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.583    -0.728    clk
    SLICE_X57Y167        FDRE                                         r  r_dac_I_lsb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y167        FDRE (Prop_fdre_C_Q)         0.100    -0.628 r  r_dac_I_lsb_reg[7]/Q
                         net (fo=131, routed)         0.111    -0.516    signalgen/r_memory_I_reg_4928_4991_6_8/DIB
    SLICE_X56Y168        RAMD64E                                      r  signalgen/r_memory_I_reg_4928_4991_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.781    -0.857    signalgen/r_memory_I_reg_4928_4991_6_8/WCLK
    SLICE_X56Y168        RAMD64E                                      r  signalgen/r_memory_I_reg_4928_4991_6_8/RAMB/CLK
                         clock pessimism              0.140    -0.717    
    SLICE_X56Y168        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132    -0.585    signalgen/r_memory_I_reg_4928_4991_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 r_dac_Q_lsb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_1984_2047_6_8/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.633%)  route 0.114ns (53.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.583    -0.728    clk
    SLICE_X65Y166        FDRE                                         r  r_dac_Q_lsb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y166        FDRE (Prop_fdre_C_Q)         0.100    -0.628 r  r_dac_Q_lsb_reg[6]/Q
                         net (fo=131, routed)         0.114    -0.513    signalgen/r_memory_Q_reg_1984_2047_6_8/DIA
    SLICE_X64Y167        RAMD64E                                      r  signalgen/r_memory_Q_reg_1984_2047_6_8/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.781    -0.857    signalgen/r_memory_Q_reg_1984_2047_6_8/WCLK
    SLICE_X64Y167        RAMD64E                                      r  signalgen/r_memory_Q_reg_1984_2047_6_8/RAMA/CLK
                         clock pessimism              0.140    -0.717    
    SLICE_X64Y167        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131    -0.586    signalgen/r_memory_Q_reg_1984_2047_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 r_dac_Q_lsb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_3392_3455_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.397%)  route 0.120ns (54.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.585    -0.726    clk
    SLICE_X57Y165        FDRE                                         r  r_dac_Q_lsb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y165        FDRE (Prop_fdre_C_Q)         0.100    -0.626 r  r_dac_Q_lsb_reg[0]/Q
                         net (fo=131, routed)         0.120    -0.505    signalgen/r_memory_Q_reg_3392_3455_0_2/DIA
    SLICE_X56Y164        RAMD64E                                      r  signalgen/r_memory_Q_reg_3392_3455_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.785    -0.853    signalgen/r_memory_Q_reg_3392_3455_0_2/WCLK
    SLICE_X56Y164        RAMD64E                                      r  signalgen/r_memory_Q_reg_3392_3455_0_2/RAMA/CLK
                         clock pessimism              0.140    -0.713    
    SLICE_X56Y164        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131    -0.582    signalgen/r_memory_Q_reg_3392_3455_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 r_dac_Q_lsb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_3904_3967_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.059%)  route 0.144ns (58.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.583    -0.728    clk
    SLICE_X67Y165        FDRE                                         r  r_dac_Q_lsb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y165        FDRE (Prop_fdre_C_Q)         0.100    -0.628 r  r_dac_Q_lsb_reg[4]/Q
                         net (fo=131, routed)         0.144    -0.484    signalgen/r_memory_Q_reg_3904_3967_3_5/DIB
    SLICE_X64Y164        RAMD64E                                      r  signalgen/r_memory_Q_reg_3904_3967_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.784    -0.854    signalgen/r_memory_Q_reg_3904_3967_3_5/WCLK
    SLICE_X64Y164        RAMD64E                                      r  signalgen/r_memory_Q_reg_3904_3967_3_5/RAMB/CLK
                         clock pessimism              0.159    -0.695    
    SLICE_X64Y164        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132    -0.563    signalgen/r_memory_Q_reg_3904_3967_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 r_dac_Q_lsb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_3072_3135_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.100ns (44.564%)  route 0.124ns (55.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.584    -0.727    clk
    SLICE_X63Y165        FDRE                                         r  r_dac_Q_lsb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y165        FDRE (Prop_fdre_C_Q)         0.100    -0.627 r  r_dac_Q_lsb_reg[1]/Q
                         net (fo=131, routed)         0.124    -0.502    signalgen/r_memory_Q_reg_3072_3135_0_2/DIB
    SLICE_X62Y163        RAMD64E                                      r  signalgen/r_memory_Q_reg_3072_3135_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.784    -0.854    signalgen/r_memory_Q_reg_3072_3135_0_2/WCLK
    SLICE_X62Y163        RAMD64E                                      r  signalgen/r_memory_Q_reg_3072_3135_0_2/RAMB/CLK
                         clock pessimism              0.140    -0.714    
    SLICE_X62Y163        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132    -0.582    signalgen/r_memory_Q_reg_3072_3135_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 r_dac_Q_lsb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_3584_3647_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.100ns (45.107%)  route 0.122ns (54.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.583    -0.728    clk
    SLICE_X67Y165        FDRE                                         r  r_dac_Q_lsb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y165        FDRE (Prop_fdre_C_Q)         0.100    -0.628 r  r_dac_Q_lsb_reg[7]/Q
                         net (fo=131, routed)         0.122    -0.506    signalgen/r_memory_Q_reg_3584_3647_6_8/DIB
    SLICE_X66Y167        RAMD64E                                      r  signalgen/r_memory_Q_reg_3584_3647_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.780    -0.858    signalgen/r_memory_Q_reg_3584_3647_6_8/WCLK
    SLICE_X66Y167        RAMD64E                                      r  signalgen/r_memory_Q_reg_3584_3647_6_8/RAMB/CLK
                         clock pessimism              0.140    -0.718    
    SLICE_X66Y167        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132    -0.586    signalgen/r_memory_Q_reg_3584_3647_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_system_clk_creator
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4  IDELAYCTRL_instance/REFCLK
Min Period        n/a     ODELAYE2/C         n/a            2.000         5.000       3.000      ODELAY_X0Y222    ODELAY2_DATACLK2/C
Min Period        n/a     BUFG/I             n/a            1.408         5.000       3.591      BUFGCTRL_X0Y0    clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y1   clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y218    ODDR_DACData2[0]/C
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y204    ODDR_DACData2[10]/C
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y226    ODDR_DACData2[11]/C
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y232    ODDR_DACData2[1]/C
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y196    ODDR_DACData2[2]/C
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y158    ODDR_DACData2[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4  IDELAYCTRL_instance/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1   clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X70Y208    signalgen/r_memory_I_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X70Y208    signalgen/r_memory_I_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X70Y208    signalgen/r_memory_I_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X70Y208    signalgen/r_memory_I_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X70Y208    signalgen/r_memory_I_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X70Y208    signalgen/r_memory_I_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X70Y208    signalgen/r_memory_I_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X70Y208    signalgen/r_memory_I_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X72Y215    signalgen/r_memory_I_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X72Y215    signalgen/r_memory_I_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X70Y208    signalgen/r_memory_I_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X70Y208    signalgen/r_memory_I_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X70Y208    signalgen/r_memory_I_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X70Y208    signalgen/r_memory_I_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X70Y208    signalgen/r_memory_I_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X70Y208    signalgen/r_memory_I_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X70Y208    signalgen/r_memory_I_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X70Y208    signalgen/r_memory_I_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X72Y215    signalgen/r_memory_I_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X72Y215    signalgen/r_memory_I_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_creator
  To Clock:  clkfbout_system_clk_creator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_creator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1   clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  CLK_OUT1_system_clk_creator

Setup :            0  Failing Endpoints,  Worst Slack        3.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.236ns (24.498%)  route 0.727ns (75.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.391ns = ( 2.609 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.704ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.437    -2.704    trx/CLK_OUT1
    SLICE_X36Y199        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.236    -2.468 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.727    -1.740    trx/div/AR[0]
    SLICE_X32Y201        FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.290     2.609    trx/div/CLK_OUT1
    SLICE_X32Y201        FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism             -0.460     2.149    
                         clock uncertainty           -0.067     2.082    
    SLICE_X32Y201        FDCE (Recov_fdce_C_CLR)     -0.267     1.815    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                          1.815    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.236ns (24.498%)  route 0.727ns (75.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.391ns = ( 2.609 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.704ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.437    -2.704    trx/CLK_OUT1
    SLICE_X36Y199        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.236    -2.468 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.727    -1.740    trx/div/AR[0]
    SLICE_X32Y201        FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.290     2.609    trx/div/CLK_OUT1
    SLICE_X32Y201        FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism             -0.460     2.149    
                         clock uncertainty           -0.067     2.082    
    SLICE_X32Y201        FDCE (Recov_fdce_C_CLR)     -0.267     1.815    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                          1.815    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.236ns (25.113%)  route 0.704ns (74.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.391ns = ( 2.609 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.704ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.437    -2.704    trx/CLK_OUT1
    SLICE_X36Y199        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.236    -2.468 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.704    -1.764    trx/div/AR[0]
    SLICE_X32Y202        FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.290     2.609    trx/div/CLK_OUT1
    SLICE_X32Y202        FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism             -0.460     2.149    
                         clock uncertainty           -0.067     2.082    
    SLICE_X32Y202        FDCE (Recov_fdce_C_CLR)     -0.267     1.815    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          1.815    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  3.579    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.236ns (25.113%)  route 0.704ns (74.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.391ns = ( 2.609 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.704ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.437    -2.704    trx/CLK_OUT1
    SLICE_X36Y199        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.236    -2.468 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.704    -1.764    trx/div/AR[0]
    SLICE_X32Y202        FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.290     2.609    trx/div/CLK_OUT1
    SLICE_X32Y202        FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism             -0.460     2.149    
                         clock uncertainty           -0.067     2.082    
    SLICE_X32Y202        FDCE (Recov_fdce_C_CLR)     -0.267     1.815    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          1.815    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  3.579    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.236ns (24.498%)  route 0.727ns (75.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.391ns = ( 2.609 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.704ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.437    -2.704    trx/CLK_OUT1
    SLICE_X36Y199        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.236    -2.468 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.727    -1.740    trx/div/AR[0]
    SLICE_X32Y201        FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.290     2.609    trx/div/CLK_OUT1
    SLICE_X32Y201        FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism             -0.460     2.149    
                         clock uncertainty           -0.067     2.082    
    SLICE_X32Y201        FDCE (Recov_fdce_C_CLR)     -0.234     1.848    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                          1.848    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.236ns (24.498%)  route 0.727ns (75.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.391ns = ( 2.609 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.704ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.437    -2.704    trx/CLK_OUT1
    SLICE_X36Y199        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.236    -2.468 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.727    -1.740    trx/div/AR[0]
    SLICE_X32Y201        FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.290     2.609    trx/div/CLK_OUT1
    SLICE_X32Y201        FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism             -0.460     2.149    
                         clock uncertainty           -0.067     2.082    
    SLICE_X32Y201        FDCE (Recov_fdce_C_CLR)     -0.234     1.848    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                          1.848    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.236ns (25.113%)  route 0.704ns (74.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.391ns = ( 2.609 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.704ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.437    -2.704    trx/CLK_OUT1
    SLICE_X36Y199        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.236    -2.468 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.704    -1.764    trx/div/AR[0]
    SLICE_X32Y202        FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.290     2.609    trx/div/CLK_OUT1
    SLICE_X32Y202        FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism             -0.460     2.149    
                         clock uncertainty           -0.067     2.082    
    SLICE_X32Y202        FDCE (Recov_fdce_C_CLR)     -0.234     1.848    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          1.848    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.236ns (25.113%)  route 0.704ns (74.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.391ns = ( 2.609 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.704ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.437    -2.704    trx/CLK_OUT1
    SLICE_X36Y199        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.236    -2.468 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.704    -1.764    trx/div/AR[0]
    SLICE_X32Y202        FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.290     2.609    trx/div/CLK_OUT1
    SLICE_X32Y202        FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism             -0.460     2.149    
                         clock uncertainty           -0.067     2.082    
    SLICE_X32Y202        FDCE (Recov_fdce_C_CLR)     -0.234     1.848    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          1.848    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.236ns (29.878%)  route 0.554ns (70.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.396ns = ( 2.604 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.704ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.437    -2.704    trx/CLK_OUT1
    SLICE_X36Y199        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.236    -2.468 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.554    -1.914    trx/div/AR[0]
    SLICE_X36Y203        FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.285     2.604    trx/div/CLK_OUT1
    SLICE_X36Y203        FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism             -0.460     2.144    
                         clock uncertainty           -0.067     2.077    
    SLICE_X36Y203        FDCE (Recov_fdce_C_CLR)     -0.234     1.843    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                          1.843    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.236ns (31.210%)  route 0.520ns (68.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.391ns = ( 2.609 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.704ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.437    -2.704    trx/CLK_OUT1
    SLICE_X36Y199        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.236    -2.468 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.520    -1.947    trx/div/AR[0]
    SLICE_X32Y203        FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.290     2.609    trx/div/CLK_OUT1
    SLICE_X32Y203        FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism             -0.460     2.149    
                         clock uncertainty           -0.067     2.082    
    SLICE_X32Y203        FDCE (Recov_fdce_C_CLR)     -0.267     1.815    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                          1.815    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  3.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.107ns (30.452%)  route 0.244ns (69.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.674    -0.637    trx/CLK_OUT1
    SLICE_X36Y199        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.107    -0.530 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.244    -0.285    trx/div/AR[0]
    SLICE_X34Y202        FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.871    -0.767    trx/div/CLK_OUT1
    SLICE_X34Y202        FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism              0.327    -0.440    
    SLICE_X34Y202        FDCE (Remov_fdce_C_CLR)     -0.086    -0.526    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.107ns (30.452%)  route 0.244ns (69.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.674    -0.637    trx/CLK_OUT1
    SLICE_X36Y199        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.107    -0.530 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.244    -0.285    trx/div/AR[0]
    SLICE_X34Y202        FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.871    -0.767    trx/div/CLK_OUT1
    SLICE_X34Y202        FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism              0.327    -0.440    
    SLICE_X34Y202        FDCE (Remov_fdce_C_CLR)     -0.086    -0.526    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.107ns (26.474%)  route 0.297ns (73.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.674    -0.637    trx/CLK_OUT1
    SLICE_X36Y199        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.107    -0.530 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.297    -0.233    trx/div/AR[0]
    SLICE_X32Y203        FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.871    -0.767    trx/div/CLK_OUT1
    SLICE_X32Y203        FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism              0.327    -0.440    
    SLICE_X32Y203        FDCE (Remov_fdce_C_CLR)     -0.086    -0.526    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.107ns (26.474%)  route 0.297ns (73.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.674    -0.637    trx/CLK_OUT1
    SLICE_X36Y199        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.107    -0.530 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.297    -0.233    trx/div/AR[0]
    SLICE_X32Y203        FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.871    -0.767    trx/div/CLK_OUT1
    SLICE_X32Y203        FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism              0.327    -0.440    
    SLICE_X32Y203        FDCE (Remov_fdce_C_CLR)     -0.086    -0.526    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.107ns (26.474%)  route 0.297ns (73.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.674    -0.637    trx/CLK_OUT1
    SLICE_X36Y199        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.107    -0.530 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.297    -0.233    trx/div/AR[0]
    SLICE_X32Y203        FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.871    -0.767    trx/div/CLK_OUT1
    SLICE_X32Y203        FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism              0.327    -0.440    
    SLICE_X32Y203        FDCE (Remov_fdce_C_CLR)     -0.086    -0.526    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[9]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.107ns (26.474%)  route 0.297ns (73.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.674    -0.637    trx/CLK_OUT1
    SLICE_X36Y199        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.107    -0.530 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.297    -0.233    trx/div/AR[0]
    SLICE_X32Y203        FDCE                                         f  trx/div/r_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.871    -0.767    trx/div/CLK_OUT1
    SLICE_X32Y203        FDCE                                         r  trx/div/r_count_reg[9]/C
                         clock pessimism              0.327    -0.440    
    SLICE_X32Y203        FDCE (Remov_fdce_C_CLR)     -0.086    -0.526    trx/div/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.107ns (24.214%)  route 0.335ns (75.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.674    -0.637    trx/CLK_OUT1
    SLICE_X36Y199        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.107    -0.530 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.335    -0.195    trx/div/AR[0]
    SLICE_X36Y203        FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.866    -0.772    trx/div/CLK_OUT1
    SLICE_X36Y203        FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism              0.327    -0.445    
    SLICE_X36Y203        FDCE (Remov_fdce_C_CLR)     -0.086    -0.531    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.107ns (21.368%)  route 0.394ns (78.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.674    -0.637    trx/CLK_OUT1
    SLICE_X36Y199        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.107    -0.530 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.394    -0.136    trx/div/AR[0]
    SLICE_X32Y202        FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.872    -0.766    trx/div/CLK_OUT1
    SLICE_X32Y202        FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism              0.327    -0.439    
    SLICE_X32Y202        FDCE (Remov_fdce_C_CLR)     -0.086    -0.525    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.107ns (21.368%)  route 0.394ns (78.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.674    -0.637    trx/CLK_OUT1
    SLICE_X36Y199        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.107    -0.530 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.394    -0.136    trx/div/AR[0]
    SLICE_X32Y202        FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.872    -0.766    trx/div/CLK_OUT1
    SLICE_X32Y202        FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism              0.327    -0.439    
    SLICE_X32Y202        FDCE (Remov_fdce_C_CLR)     -0.086    -0.525    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.107ns (21.368%)  route 0.394ns (78.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.674    -0.637    trx/CLK_OUT1
    SLICE_X36Y199        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.107    -0.530 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.394    -0.136    trx/div/AR[0]
    SLICE_X32Y202        FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.872    -0.766    trx/div/CLK_OUT1
    SLICE_X32Y202        FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism              0.327    -0.439    
    SLICE_X32Y202        FDCE (Remov_fdce_C_CLR)     -0.086    -0.525    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.389    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData1[11]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y214        ODDR                         0.000     0.000 f  ODDR_DACData1[11]/C
    OLOGIC_X0Y214        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[11]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[11]
    AJ38                 OBUFDS (Prop_obufds_I_OB)    1.370     1.736 r  OBUFDS_DACData1[11]/OB
                         net (fo=0)                   0.000     1.736    DACData1_N[11]
    AK38                                                              r  DACData1_N[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[11]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y214        ODDR                         0.000     0.000 f  ODDR_DACData1[11]/C
    OLOGIC_X0Y214        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[11]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[11]
    AJ38                 OBUFDS (Prop_obufds_I_O)     1.370     1.736 r  OBUFDS_DACData1[11]/O
                         net (fo=0)                   0.000     1.736    DACData1_P[11]
    AJ38                                                              r  DACData1_P[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[4]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y248        ODDR                         0.000     0.000 f  ODDR_DACData1[4]/C
    OLOGIC_X0Y248        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[4]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[4]
    AB41                 OBUFDS (Prop_obufds_I_OB)    1.340     1.706 r  OBUFDS_DACData1[4]/OB
                         net (fo=0)                   0.000     1.706    DACData1_N[4]
    AB42                                                              r  DACData1_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[4]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y248        ODDR                         0.000     0.000 f  ODDR_DACData1[4]/C
    OLOGIC_X0Y248        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[4]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[4]
    AB41                 OBUFDS (Prop_obufds_I_O)     1.340     1.706 r  OBUFDS_DACData1[4]/O
                         net (fo=0)                   0.000     1.706    DACData1_P[4]
    AB41                                                              r  DACData1_P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[10]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y246        ODDR                         0.000     0.000 f  ODDR_DACData1[10]/C
    OLOGIC_X0Y246        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[10]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[10]
    W40                  OBUFDS (Prop_obufds_I_OB)    1.330     1.696 r  OBUFDS_DACData1[10]/OB
                         net (fo=0)                   0.000     1.696    DACData1_N[10]
    Y40                                                               r  DACData1_N[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[10]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y246        ODDR                         0.000     0.000 f  ODDR_DACData1[10]/C
    OLOGIC_X0Y246        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[10]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[10]
    W40                  OBUFDS (Prop_obufds_I_O)     1.330     1.696 r  OBUFDS_DACData1[10]/O
                         net (fo=0)                   0.000     1.696    DACData1_P[10]
    W40                                                               r  DACData1_P[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[7]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y188        ODDR                         0.000     0.000 f  ODDR_DACData1[7]/C
    OLOGIC_X0Y188        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[7]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[7]
    AG36                 OBUFDS (Prop_obufds_I_OB)    1.330     1.696 r  OBUFDS_DACData1[7]/OB
                         net (fo=0)                   0.000     1.696    DACData1_N[7]
    AH36                                                              r  DACData1_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[7]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y188        ODDR                         0.000     0.000 f  ODDR_DACData1[7]/C
    OLOGIC_X0Y188        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[7]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[7]
    AG36                 OBUFDS (Prop_obufds_I_O)     1.330     1.696 r  OBUFDS_DACData1[7]/O
                         net (fo=0)                   0.000     1.696    DACData1_P[7]
    AG36                                                              r  DACData1_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[9]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.690ns  (logic 1.690ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y270        ODDR                         0.000     0.000 f  ODDR_DACData1[9]/C
    OLOGIC_X0Y270        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[9]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[9]
    V33                  OBUFDS (Prop_obufds_I_OB)    1.324     1.690 r  OBUFDS_DACData1[9]/OB
                         net (fo=0)                   0.000     1.690    DACData1_N[9]
    V34                                                               r  DACData1_N[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[9]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.690ns  (logic 1.690ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y270        ODDR                         0.000     0.000 f  ODDR_DACData1[9]/C
    OLOGIC_X0Y270        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[9]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[9]
    V33                  OBUFDS (Prop_obufds_I_O)     1.324     1.690 r  OBUFDS_DACData1[9]/O
                         net (fo=0)                   0.000     1.690    DACData1_P[9]
    V33                                                               r  DACData1_P[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.786ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_OB)    0.594     0.786 r  OBUFDS_DACData1[0]/OB
                         net (fo=0)                   0.000     0.786    DACData1_N[0]
    P33                                                               r  DACData1_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.786ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_O)     0.594     0.786 r  OBUFDS_DACData1[0]/O
                         net (fo=0)                   0.000     0.786    DACData1_P[0]
    P32                                                               r  DACData1_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.813ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_OB)    0.621     0.813 r  OBUFDS_DACData1[1]/OB
                         net (fo=0)                   0.000     0.813    DACData1_N[1]
    T37                                                               r  DACData1_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.813ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_O)     0.621     0.813 r  OBUFDS_DACData1[1]/O
                         net (fo=0)                   0.000     0.813    DACData1_P[1]
    U36                                                               r  DACData1_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.819ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_OB)    0.627     0.819 r  OBUFDS_DACData1[6]/OB
                         net (fo=0)                   0.000     0.819    DACData1_N[6]
    AC36                                                              r  DACData1_N[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.819ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_O)     0.627     0.819 r  OBUFDS_DACData1[6]/O
                         net (fo=0)                   0.000     0.819    DACData1_P[6]
    AC35                                                              r  DACData1_P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_OB)    0.634     0.826 r  OBUFDS_DACData1[5]/OB
                         net (fo=0)                   0.000     0.826    DACData1_N[5]
    U38                                                               r  DACData1_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_O)     0.634     0.826 r  OBUFDS_DACData1[5]/O
                         net (fo=0)                   0.000     0.826    DACData1_P[5]
    U37                                                               r  DACData1_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_OB)    0.637     0.829 r  OBUFDS_DACData1[8]/OB
                         net (fo=0)                   0.000     0.829    DACData1_N[8]
    R39                                                               r  DACData1_N[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_O)     0.637     0.829 r  OBUFDS_DACData1[8]/O
                         net (fo=0)                   0.000     0.829    DACData1_P[8]
    R38                                                               r  DACData1_P[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  

Max Delay           260 Endpoints
Min Delay           260 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_17/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 1.599ns (17.300%)  route 7.643ns (82.700%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.434    -2.707    adjustable_clock/CLK_OUT1
    SLICE_X40Y197        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y197        FDRE (Prop_fdre_C_Q)         0.259    -2.448 r  adjustable_clock/clk_out_reg_lopt_replica_17/Q
                         net (fo=1, routed)           7.643     5.195    lopt_52
    M36                  OBUFDS (Prop_obufds_I_OB)    1.340     6.535 r  OBUFDS_DACData7[2]/OB
                         net (fo=0)                   0.000     6.535    DACData7_N[2]
    L37                                                               r  DACData7_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_17/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 1.599ns (17.300%)  route 7.643ns (82.700%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.434    -2.707    adjustable_clock/CLK_OUT1
    SLICE_X40Y197        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y197        FDRE (Prop_fdre_C_Q)         0.259    -2.448 r  adjustable_clock/clk_out_reg_lopt_replica_17/Q
                         net (fo=1, routed)           7.643     5.195    lopt_52
    M36                  OBUFDS (Prop_obufds_I_O)     1.340     6.535 r  OBUFDS_DACData7[2]/O
                         net (fo=0)                   0.000     6.535    DACData7_P[2]
    M36                                                               r  DACData7_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_18/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.153ns  (logic 1.603ns (17.515%)  route 7.550ns (82.485%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.434    -2.707    adjustable_clock/CLK_OUT1
    SLICE_X41Y198        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y198        FDRE (Prop_fdre_C_Q)         0.204    -2.503 r  adjustable_clock/clk_out_reg_lopt_replica_18/Q
                         net (fo=1, routed)           7.550     5.047    lopt_53
    K37                  OBUFDS (Prop_obufds_I_OB)    1.399     6.446 r  OBUFDS_DACData7[3]/OB
                         net (fo=0)                   0.000     6.446    DACData7_N[3]
    K38                                                               r  DACData7_N[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_18/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.153ns  (logic 1.603ns (17.515%)  route 7.550ns (82.485%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.434    -2.707    adjustable_clock/CLK_OUT1
    SLICE_X41Y198        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y198        FDRE (Prop_fdre_C_Q)         0.204    -2.503 r  adjustable_clock/clk_out_reg_lopt_replica_18/Q
                         net (fo=1, routed)           7.550     5.047    lopt_53
    K37                  OBUFDS (Prop_obufds_I_O)     1.399     6.446 r  OBUFDS_DACData7[3]/O
                         net (fo=0)                   0.000     6.446    DACData7_P[3]
    K37                                                               r  DACData7_P[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.924ns  (logic 1.581ns (15.933%)  route 8.343ns (84.067%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     3.105 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     4.203    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -3.868 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -1.734    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.641 f  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.716     0.075    adjustable_clock/CLK_OUT1
    SLICE_X47Y164        LUT3 (Prop_lut3_I0_O)        0.043     0.118 f  adjustable_clock/OBUFDS_DACCLK[7]_i_1/O
                         net (fo=32, routed)          4.494     4.612    adjustable_clock_n_2
    F34                  OBUFDS (Prop_obufds_I_OB)    1.445     6.057 r  OBUFDS_DACCLK[4]/OB
                         net (fo=0)                   0.000     6.057    DACCLK_N[4]
    F35                                                               r  DACCLK_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.924ns  (logic 1.581ns (15.933%)  route 8.343ns (84.067%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     3.105 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     4.203    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -3.868 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -1.734    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.641 f  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.716     0.075    adjustable_clock/CLK_OUT1
    SLICE_X47Y164        LUT3 (Prop_lut3_I0_O)        0.043     0.118 f  adjustable_clock/OBUFDS_DACCLK[7]_i_1/O
                         net (fo=32, routed)          4.494     4.612    adjustable_clock_n_2
    F34                  OBUFDS (Prop_obufds_I_O)     1.445     6.057 f  OBUFDS_DACCLK[4]/O
                         net (fo=0)                   0.000     6.057    DACCLK_P[4]
    F34                                                               f  DACCLK_P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.893ns  (logic 1.565ns (15.821%)  route 8.328ns (84.179%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     3.105 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     4.203    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -3.868 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -1.734    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.641 f  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.716     0.075    adjustable_clock/CLK_OUT1
    SLICE_X47Y164        LUT3 (Prop_lut3_I0_O)        0.043     0.118 f  adjustable_clock/OBUFDS_DACCLK[7]_i_1/O
                         net (fo=32, routed)          4.478     4.596    adjustable_clock_n_2
    L31                  OBUFDS (Prop_obufds_I_OB)    1.429     6.026 r  OBUFDS_DACCLK[7]/OB
                         net (fo=0)                   0.000     6.026    DACCLK_N[7]
    K32                                                               r  DACCLK_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.893ns  (logic 1.565ns (15.821%)  route 8.328ns (84.179%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     3.105 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     4.203    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -3.868 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -1.734    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.641 f  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.716     0.075    adjustable_clock/CLK_OUT1
    SLICE_X47Y164        LUT3 (Prop_lut3_I0_O)        0.043     0.118 f  adjustable_clock/OBUFDS_DACCLK[7]_i_1/O
                         net (fo=32, routed)          4.478     4.596    adjustable_clock_n_2
    L31                  OBUFDS (Prop_obufds_I_O)     1.429     6.026 f  OBUFDS_DACCLK[7]/O
                         net (fo=0)                   0.000     6.026    DACCLK_P[7]
    L31                                                               f  DACCLK_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[10]/C
                            (falling edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_N[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.791ns  (logic 1.791ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     3.105 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     4.203    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -3.868 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -1.734    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.641 f  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.716     0.075    adjustable_clock/CLK_OUT1
    SLICE_X47Y164        LUT3 (Prop_lut3_I0_O)        0.043     0.118 f  adjustable_clock/OBUFDS_DACCLK[7]_i_1/O
                         net (fo=32, routed)          4.046     4.164    adjustable_clock_n_2
    OLOGIC_X1Y72         ODDR                                         f  ODDR_DACData8[10]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.366     4.530 r  ODDR_DACData8[10]/Q
                         net (fo=1, routed)           0.000     4.530    w_DACData8_toDIFF[10]
    P30                  OBUFDS (Prop_obufds_I_OB)    1.425     5.955 r  OBUFDS_DACData8[10]/OB
                         net (fo=0)                   0.000     5.955    DACData8_N[10]
    N31                                                               r  DACData8_N[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[10]/C
                            (falling edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_P[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.791ns  (logic 1.791ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     3.105 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     4.203    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -3.868 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -1.734    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.641 f  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.716     0.075    adjustable_clock/CLK_OUT1
    SLICE_X47Y164        LUT3 (Prop_lut3_I0_O)        0.043     0.118 f  adjustable_clock/OBUFDS_DACCLK[7]_i_1/O
                         net (fo=32, routed)          4.046     4.164    adjustable_clock_n_2
    OLOGIC_X1Y72         ODDR                                         f  ODDR_DACData8[10]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.366     4.530 r  ODDR_DACData8[10]/Q
                         net (fo=1, routed)           0.000     4.530    w_DACData8_toDIFF[10]
    P30                  OBUFDS (Prop_obufds_I_O)     1.425     5.955 r  OBUFDS_DACData8[10]/O
                         net (fo=0)                   0.000     5.955    DACData8_P[10]
    P30                                                               r  DACData8_P[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL_instance/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.083ns  (logic 0.083ns (2.692%)  route 3.000ns (97.308%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.991    -2.690    clk
    IDELAYCTRL_X0Y4      IDELAYCTRL                                   r  IDELAYCTRL_instance/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[6]/D1
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.746ns  (logic 0.178ns (23.871%)  route 0.568ns (76.129%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.210    -2.471    signalgen/CLK_OUT1
    SLICE_X53Y176        FDRE                                         r  signalgen/O_DAC_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y176        FDRE (Prop_fdre_C_Q)         0.178    -2.293 r  signalgen/O_DAC_I_reg[6]/Q
                         net (fo=3, routed)           0.568    -1.725    w_DACData_I[6]
    OLOGIC_X0Y190        ODDR                                         r  ODDR_DACData1[6]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[7]/D1
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.756ns  (logic 0.178ns (23.557%)  route 0.578ns (76.443%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.212    -2.469    signalgen/CLK_OUT1
    SLICE_X51Y175        FDRE                                         r  signalgen/O_DAC_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y175        FDRE (Prop_fdre_C_Q)         0.178    -2.291 r  signalgen/O_DAC_I_reg[7]/Q
                         net (fo=3, routed)           0.578    -1.713    w_DACData_I[7]
    OLOGIC_X0Y188        ODDR                                         r  ODDR_DACData1[7]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[11]/D2
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.907ns  (logic 0.178ns (19.617%)  route 0.729ns (80.383%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.148    -2.533    signalgen/CLK_OUT1
    SLICE_X57Y200        FDRE                                         r  signalgen/O_DAC_Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y200        FDRE (Prop_fdre_C_Q)         0.178    -2.355 r  signalgen/O_DAC_Q_reg[11]/Q
                         net (fo=3, routed)           0.729    -1.625    w_DACData_Q[11]
    OLOGIC_X0Y214        ODDR                                         r  ODDR_DACData1[11]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_I_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[11]/D1
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.930ns  (logic 0.178ns (19.141%)  route 0.752ns (80.859%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.221    -2.460    signalgen/CLK_OUT1
    SLICE_X55Y192        FDRE                                         r  signalgen/O_DAC_I_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y192        FDRE (Prop_fdre_C_Q)         0.178    -2.282 r  signalgen/O_DAC_I_reg[11]/Q
                         net (fo=3, routed)           0.752    -1.530    w_DACData_I[11]
    OLOGIC_X0Y214        ODDR                                         r  ODDR_DACData1[11]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[3]/D1
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.051ns  (logic 0.178ns (16.941%)  route 0.873ns (83.059%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.111    -2.570    signalgen/CLK_OUT1
    SLICE_X73Y190        FDRE                                         r  signalgen/O_DAC_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y190        FDRE (Prop_fdre_C_Q)         0.178    -2.392 r  signalgen/O_DAC_I_reg[3]/Q
                         net (fo=3, routed)           0.873    -1.519    w_DACData_I[3]
    OLOGIC_X0Y192        ODDR                                         r  ODDR_DACData1[3]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[3]/D2
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.129ns  (logic 0.178ns (15.760%)  route 0.951ns (84.240%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.103    -2.578    signalgen/CLK_OUT1
    SLICE_X73Y179        FDRE                                         r  signalgen/O_DAC_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y179        FDRE (Prop_fdre_C_Q)         0.178    -2.400 r  signalgen/O_DAC_Q_reg[3]/Q
                         net (fo=3, routed)           0.951    -1.448    w_DACData_Q[3]
    OLOGIC_X0Y192        ODDR                                         r  ODDR_DACData1[3]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[6]/D2
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.172ns  (logic 0.178ns (15.189%)  route 0.994ns (84.811%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.104    -2.577    signalgen/CLK_OUT1
    SLICE_X73Y181        FDRE                                         r  signalgen/O_DAC_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y181        FDRE (Prop_fdre_C_Q)         0.178    -2.399 r  signalgen/O_DAC_Q_reg[6]/Q
                         net (fo=3, routed)           0.994    -1.405    w_DACData_Q[6]
    OLOGIC_X0Y190        ODDR                                         r  ODDR_DACData1[6]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[2]/D1
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.470ns  (logic 0.178ns (12.112%)  route 1.292ns (87.888%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.114    -2.567    signalgen/CLK_OUT1
    SLICE_X75Y197        FDRE                                         r  signalgen/O_DAC_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y197        FDRE (Prop_fdre_C_Q)         0.178    -2.389 r  signalgen/O_DAC_I_reg[2]/Q
                         net (fo=3, routed)           1.292    -1.097    w_DACData_I[2]
    OLOGIC_X0Y240        ODDR                                         r  ODDR_DACData1[2]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[7]/D2
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.547ns  (logic 0.178ns (11.502%)  route 1.369ns (88.498%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.109    -2.572    signalgen/CLK_OUT1
    SLICE_X73Y186        FDRE                                         r  signalgen/O_DAC_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y186        FDRE (Prop_fdre_C_Q)         0.178    -2.394 r  signalgen/O_DAC_Q_reg[7]/Q
                         net (fo=3, routed)           1.369    -1.024    w_DACData_Q[7]
    OLOGIC_X0Y188        ODDR                                         r  ODDR_DACData1[7]/D2
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_creator
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_creator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.030ns (1.479%)  route 1.998ns (98.521%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_creator fall edge)
                                                      5.000     5.000 f  
    AJ32                                              0.000     5.000 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     5.278 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     5.832    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.530     2.302 f  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.030     3.332    clk_gen/inst/clkfbout_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.362 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.968     4.330    clk_gen/inst/clkfbout_buf_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_creator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.724ns  (logic 0.083ns (2.229%)  route 3.641ns (97.771%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/clkfbout_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.632    -2.049    clk_gen/inst/clkfbout_buf_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_OUT1_system_clk_creator

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.241ns  (logic 0.636ns (19.620%)  route 2.605ns (80.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           2.605     3.241    rcv/dataRcv
    SLICE_X48Y155        FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        1.227    -2.454    rcv/CLK_OUT1
    SLICE_X48Y155        FDRE                                         r  rcv/r_DataR_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.143ns (9.391%)  route 1.375ns (90.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           1.375     1.518    rcv/dataRcv
    SLICE_X48Y155        FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4973, routed)        0.826    -0.812    rcv/CLK_OUT1
    SLICE_X48Y155        FDRE                                         r  rcv/r_DataR_reg/C





