Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto cd9feccc7cc246358e6809b5cb144477 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot getall_tb_behav xil_defaultlib.getall_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pe' [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/new/getall_v2.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pe' [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/imports/new/getall.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.db
Compiling module xil_defaultlib.d_trigger
Compiling module xil_defaultlib.ps
Compiling module xil_defaultlib.cnt3
Compiling module xil_defaultlib.counter_v2
Compiling module xil_defaultlib.fpq
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decodercnt
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.decoder7
Compiling module xil_defaultlib.getall
Compiling module xil_defaultlib.getall_v2
Compiling module xil_defaultlib.getall_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot getall_tb_behav
