// Seed: 3167382223
module module_0 (
    input uwire id_0,
    output wor id_1,
    input supply0 id_2,
    output tri1 id_3,
    output tri id_4
);
endmodule
module module_1 #(
    parameter id_0 = 32'd79
) (
    input wire _id_0,
    output wire id_1,
    output supply0 id_2,
    input supply0 id_3
);
  logic [id_0 : -1] id_5;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 #(
    parameter id_3 = 32'd79,
    parameter id_5 = 32'd21
) (
    input supply1 id_0,
    input supply1 id_1,
    output wire id_2,
    input tri _id_3,
    output supply0 id_4,
    input tri1 _id_5,
    output supply1 id_6
);
  wire id_8;
  logic [1 'b0 : id_5] id_9;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_2,
      id_4
  );
  logic [7:0] id_10;
  assign id_2 = -1;
  assign id_10[id_3] = id_1;
endmodule
