// Seed: 2258636800
module module_0 ();
  always_latch begin
    @(*) id_1 <= id_1;
  end
  supply1 id_2, id_3;
  always id_3 = id_2 + (id_2);
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    output uwire id_2,
    input tri id_3,
    output tri1 id_4,
    output uwire id_5,
    input wor id_6,
    output supply1 id_7,
    output tri id_8,
    input tri id_9,
    input wor id_10,
    input tri0 id_11,
    output tri id_12,
    output tri1 id_13,
    output tri1 id_14
);
  wire id_16;
  assign id_0 = id_11;
  module_0();
endmodule
