# Waveform:-
![image](https://github.com/Shashvat300/100_Days_of_RTL/assets/103407023/daee04c2-2302-44d5-bb4b-f0c1f17289ee)



# Traffic Signal Controller:-

"Excited to share my recently completed Traffic Signal Controller project! ðŸš¦ðŸŽ‰

I've successfully developed a Verilog-based Traffic Signal Controller that simulates the behavior of a real-world traffic signal system. This project aims to enhance traffic management and create a realistic traffic flow simulation.

The Traffic Signal Controller takes into account inputs such as clock signals, reset signals, and control signals to effectively manage the flow of traffic. It provides outputs for different traffic lights, including red, yellow, and green signals for each direction.

During the development process, I carefully designed and implemented the Verilog code, ensuring efficient and accurate simulation of the traffic signal system. I incorporated key algorithms and optimizations to handle traffic flow and timings effectively.

The results of the project are promising, with the Traffic Signal Controller accurately representing real-world traffic scenarios. Through extensive testing and simulations, I have validated the effectiveness of the controller in managing traffic flow and optimizing signal timings.

Throughout this project, I encountered various challenges, including algorithm design, synchronization, and optimization. Overcoming these challenges allowed me to enhance my skills in Verilog coding and simulation techniques.
