<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>VRENAME(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">VRENAME(1)</td>
    <td class="head-vol">User Contributed Perl Documentation</td>
    <td class="head-rtitle">VRENAME(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
vrename - change signal names across many Verilog files
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
<pre>
  vrename &lt;filename_or_directory&gt;...
</pre>
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
Vrename will allow a signal to be changed across all levels of the design
  hierarchy, or to create a cross reference of signal names. (It actually
  includes module names, macros, and other definitions, so those can be changed
  too.)
<div class="Pp"></div>
Vpm uses a three step process. First, use
<div class="Pp"></div>
<pre>
    vrename --list  [&lt;file.v&gt;...]  [&lt;directory&gt;....]
</pre>
<div class="Pp"></div>
This reads the specified files, or all files below the specified directory, and
  creates a signals.vrename file.
<div class="Pp"></div>
Now, edit the signals.vrename file manually to specify the new signal names.
  Then, use
<div class="Pp"></div>
<pre>
    vrename --change [&lt;file.v&gt;...]  [&lt;directory&gt;....]
</pre>
<h1 class="Sh" title="Sh" id="ARGUMENTS"><a class="selflink" href="#ARGUMENTS">ARGUMENTS</a></h1>
vrename takes the following arguments:
<dl class="Bl-tag">
  <dt class="It-tag">--help</dt>
  <dd class="It-tag">Displays this message and program version and exits.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--version</dt>
  <dd class="It-tag">Displays program version and exits.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--change</dt>
  <dd class="It-tag">Take the signals file signals.vrename in the current
      directory and change the signals in the design as specified by the signals
      file. Either --list or --change must be specified.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--changefile {file}</dt>
  <dd class="It-tag">Use the given filename instead of
      &quot;signals.vrename&quot;.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--changelang</dt>
  <dd class="It-tag">Include in the signals.vrename file the template needed to
      change the language standard for the file. For the first run, use
      &quot;--list --changelang&quot; and --language to specify the file's
      original language, then rerun with the &quot;--change&quot; option. The
      files will get escaped identifiers for the most recent Verilog standard.
      For example with --language 1364-2005, &quot;do&quot; will become
      &quot;\do &quot;.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--crypt</dt>
  <dd class="It-tag">With --list, randomize the signal renames. With --change,
      compress spaces and comments and apply those renames listed in the file
      (presumably created with vrename --list --crypt).
    <div style="height: 1.00em;">&#x00A0;</div>
    The comment /*ENCRYPT_ME*/ must be included in all files that need to be
      encrypted, or use the --cryptall flag. If a signal should not be
      encrypted, it can simply be set in the signals.vrename list to be changed
      to itself. After encrypting, you may want to save the signals.vrename file
      so you have a key for decoding, and also so that it may be used for the
      next encryption run. When used in this way for the next encryption run,
      only new signals will get new encryptions, all other encryptions will be
      encrypted the same.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--cryptall</dt>
  <dd class="It-tag">As with --crypt, but put cryptic names into signals.vrename
      even if the file does not include ENCRYPT_ME. Generally you will then need
      to edit the signals.vrename file manually to exclude any top level signals
      that should be preserved.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--keywords</dt>
  <dd class="It-tag">Include keywords in the renaming list. Default is to ignore
      keywords, as changing a keyword will probably result in unrunnable code,
      however, occasionally it may be necessary to rename signals which happen
      to match the name of keywords recently added to the language (such as
      'bit').</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--language
    &lt;1364-1995|1364-2001|1364-2005|1800-2005|1800-2009|1800-2012&gt;</dt>
  <dd class="It-tag">Set the language standard for the files. This determines
      which tokens are signals versus keywords, such as the ever-common
      &quot;do&quot; (data-out signal, versus a do-while loop keyword).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--list</dt>
  <dd class="It-tag">Create a list of signals in the design and write to
      signals.vrename. Either --list or --change must be specified.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--nowrite</dt>
  <dd class="It-tag">Don't write the actual changes, just report the files that
      would be changed.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--o {dir}</dt>
  <dd class="It-tag">Use the given directory for output instead of the current
      directory.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--read</dt>
  <dd class="It-tag">Read the changes list, allows --list to append to the
      changes already read.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--xref</dt>
  <dd class="It-tag">Include a cross reference of where the signals are used.
      --list must also be specified.</dd>
</dl>
<h1 class="Sh" title="Sh" id="DISTRIBUTION"><a class="selflink" href="#DISTRIBUTION">DISTRIBUTION</a></h1>
Verilog-Perl is part of the &lt;http://www.veripool.org/&gt; free Verilog EDA
  software tool suite. The latest version is available from CPAN and from
  &lt;http://www.veripool.org/verilog-perl&gt;.
<div class="Pp"></div>
Copyright 2000-2016 by Wilson Snyder. This package is free software; you can
  redistribute it and/or modify it under the terms of either the GNU Lesser
  General Public License Version 3 or the Perl Artistic License Version 2.0.
<h1 class="Sh" title="Sh" id="AUTHORS"><a class="selflink" href="#AUTHORS">AUTHORS</a></h1>
Wilson Snyder &lt;wsnyder@wsnyder.org&gt;
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
Verilog-Perl, Verilog::Parser</div>
<table class="foot">
  <tr>
    <td class="foot-date">2016-11-24</td>
    <td class="foot-os">perl v5.24.1</td>
  </tr>
</table>
</body>
</html>
