//SWI enters Supervisor mode to request a particular(operating system) function.
R14_svc = address of next instruction after SWI instruction
SPSR_svc = CPSR
CPSR[4:0] = 0b10011			//Enter supervisor mode
CPSR[5] = 0				//Execute in ARM state
					//CPSR[6] is unchanged
CPSR[7] = 1				//Disable normal interrupts
					//CPSR[8] is unchanged
CPSR[9] = CP15_reg1_EEbit			//Endiannes on exception entry
if high vectors configured then
	PC = 0xFFFF0008
else
	PC = 0x00000008

//To restore PC(from R14_svc) and CPSR(from SPSR_svc)
//MOVS PC, R14