{"children":[{"children":[{"data":[65540,131080,176,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[935,4429,18,0,0],"details":[{"text":"Global interconnect for 6 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 6 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[869,2579,1,0,184],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[31,138,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"1 register of width 33 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'f_i' (float4_SR.cl:16)","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'i' (float4_SR.cl:29)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"1 register of width 33 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'ij' (float4_SR.cl:24)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"1 register of width 33 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'k' (float4_SR.cl:34)","type":"resource"},{"data":[288,1212,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"12 registers of width 32 bits and depth 1","type":"text"},{"text":"Register,\n12 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'shift_reg' (float4_SR.cl:28)","type":"resource"},{"data":[1026,8192,0,0,32],"details":[{"Additional information":[{"text":"Requested size 80 bytes, implemented size 384 bytes, stall-free, 1 read and 3 writes. ","type":"text"},{"links":[{"filename":"device/v1.3/float4_SR.cl","line":"24"}],"text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)","type":"text"},{"text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details.","type":"text"},{"text":"Banked on bit 6 into 2 separate banks.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1 word","Bank width":"512 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"384 bytes","Memory Usage":"32 MLABs","Number of banks":"2 (banked on bit 6)","Number of private copies":"3","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"80 bytes","type":"table"},{"text":"Stall-free,\n80B requested,\n384B implemented.","type":"brief"}],"name":"float4_SR.cl:28 (shift_reg)","type":"resource"},{"children":[{"count":7,"data":[1692,6448,23,0,113],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[1694,6449,23,0,113],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[2,67,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"16"}]],"name":"State","type":"resource"},{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"16"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[48,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"16"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"16"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"16"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"16"}]],"name":"33-bit Select","type":"resource"}],"data":[229,71,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":16}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl:16","type":"resource"},{"children":[{"count":"1","data":[2,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"34"}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"34"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":4,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"34"}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"34"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"34"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"34"}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[55,3,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":34}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl:34","type":"resource"},{"children":[{"count":1,"data":[362,440,13,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"20"}]],"name":"Load","type":"resource"}],"data":[362,440,13,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":20}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl:20","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1.5,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"24"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"24"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"24"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"24"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"24"}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[56.5,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":24}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl:24","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,3,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"38"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[16.25,7.5,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"38"}]],"name":"Store","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"38"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"38"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"38"}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[1008,4148,30,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"38"}]],"name":"Load","type":"resource"}],"data":[1178.25,4155.5,30,4,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":38}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl:38","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"65"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[108,4,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"65"}]],"name":"32-bit Floating-point Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"65"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"65"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[390,2128,0,0,31],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"65"}]],"name":"Store","type":"resource"}],"data":[588,2132,0,1.5,31],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":65}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl:65","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[291,521,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"62"}]],"name":"Load","type":"resource"},{"count":16,"data":[0,0,0,16,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"62"}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"62"}]],"name":"32-bit Select","type":"resource"}],"data":[499,521,0,16,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":62}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl:62","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"29"}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"29"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"29"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"29"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[7.5,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":29}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl:29","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[59,24,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"31"}]],"name":"Store","type":"resource"}],"data":[59,24,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":31}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl:31","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16.25,7.5,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"39"}]],"name":"Store","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"39"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"39"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"39"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"39"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"39"}]],"name":"Load","type":"resource"}],"data":[610.25,2057.5,15,2.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":39}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl:39","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16.25,7.5,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"40"}]],"name":"Store","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"40"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"40"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"40"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"40"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"40"}]],"name":"Load","type":"resource"}],"data":[610.25,2057.5,15,2.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":40}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl:40","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16.25,7.5,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"41"}]],"name":"Store","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"41"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"41"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"41"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"41"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"41"}]],"name":"Load","type":"resource"}],"data":[610.25,2057.5,15,2.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":41}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl:41","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[65,30,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"46"}]],"name":"Store","type":"resource"},{"count":4,"data":[104,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"46"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":"46"}]],"name":"33-bit Select","type":"resource"}],"data":[196,30,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl","line":46}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float4_SR.cl:46","replace_name":"true","type":"resource"}],"compute_units":1,"data":[10083,34537,112,30.5,370],"debug":[[{"filename":"device/v1.3/float4_SR.cl","line":16}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"conv2d1x1","total_kernel_resources":[10083,34537,112,30.5,370],"total_percent":[3.94617,2.04623,2.02113,4.12827,2.04216],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[11018,39033,132,30.5,370],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[76558,170113,308,31,370],"total_percent":[19.2246,9.82654,9.95511,11.3527,2.04216],"type":"module"}