
*** Running vivado
    with args -log Conv_Accel_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Conv_Accel_Top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Conv_Accel_Top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top Conv_Accel_Top -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8968 
WARNING: [Synth 8-6901] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1441.223 ; gain = 58.348
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Conv_Accel_Top' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/Conv_Accel_Top.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_2_wrapper' [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_2' [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/synth/design_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_2_Rst_0' [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ip/design_2_Rst_0/synth/design_2_Rst_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 42 - type: integer 
	Parameter DIN_FROM bound to: 20 - type: integer 
	Parameter DIN_TO bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (1#1) [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Rst_0' (2#1) [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ip/design_2_Rst_0/synth/design_2_Rst_0.v:57]
WARNING: [Synth 8-7023] instance 'Rst_RnM' of module 'design_2_Rst_0' has 2 connections declared, but only 1 given [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/synth/design_2.v:70]
INFO: [Synth 8-6157] synthesizing module 'design_2_bufferInput_0' [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ip/design_2_bufferInput_0/synth/design_2_bufferInput_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 42 - type: integer 
	Parameter DIN_FROM bound to: 36 - type: integer 
	Parameter DIN_TO bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (2#1) [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_2_bufferInput_0' (3#1) [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ip/design_2_bufferInput_0/synth/design_2_bufferInput_0.v:57]
WARNING: [Synth 8-7023] instance 'bufferInput_RnM' of module 'design_2_bufferInput_0' has 2 connections declared, but only 1 given [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/synth/design_2.v:72]
INFO: [Synth 8-6157] synthesizing module 'design_2_cStart_0' [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ip/design_2_cStart_0/synth/design_2_cStart_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 42 - type: integer 
	Parameter DIN_FROM bound to: 37 - type: integer 
	Parameter DIN_TO bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (3#1) [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_2_cStart_0' (4#1) [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ip/design_2_cStart_0/synth/design_2_cStart_0.v:57]
WARNING: [Synth 8-7023] instance 'cStart_RnM' of module 'design_2_cStart_0' has 2 connections declared, but only 1 given [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/synth/design_2.v:74]
INFO: [Synth 8-6157] synthesizing module 'design_2_clk_wiz_0_1' [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.runs/synth_1/.Xil/Vivado-8440-DESKTOP-D9F9TPQ/realtime/design_2_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_2_clk_wiz_0_1' (5#1) [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.runs/synth_1/.Xil/Vivado-8440-DESKTOP-D9F9TPQ/realtime/design_2_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_2_io_clk_0' [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ip/design_2_io_clk_0/synth/design_2_io_clk_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 42 - type: integer 
	Parameter DIN_FROM bound to: 41 - type: integer 
	Parameter DIN_TO bound to: 41 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (5#1) [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_2_io_clk_0' (6#1) [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ip/design_2_io_clk_0/synth/design_2_io_clk_0.v:57]
WARNING: [Synth 8-7023] instance 'io_clk_RnM' of module 'design_2_io_clk_0' has 2 connections declared, but only 1 given [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/synth/design_2.v:80]
INFO: [Synth 8-6157] synthesizing module 'design_2_newline_0' [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ip/design_2_newline_0/synth/design_2_newline_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 42 - type: integer 
	Parameter DIN_FROM bound to: 38 - type: integer 
	Parameter DIN_TO bound to: 38 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' (6#1) [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_2_newline_0' (7#1) [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ip/design_2_newline_0/synth/design_2_newline_0.v:57]
WARNING: [Synth 8-7023] instance 'newline_RnM' of module 'design_2_newline_0' has 2 connections declared, but only 1 given [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/synth/design_2.v:82]
INFO: [Synth 8-6157] synthesizing module 'design_2_rd_0' [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ip/design_2_rd_0/synth/design_2_rd_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 42 - type: integer 
	Parameter DIN_FROM bound to: 40 - type: integer 
	Parameter DIN_TO bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' (7#1) [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_2_rd_0' (8#1) [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ip/design_2_rd_0/synth/design_2_rd_0.v:57]
WARNING: [Synth 8-7023] instance 'rd_RnM' of module 'design_2_rd_0' has 2 connections declared, but only 1 given [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/synth/design_2.v:84]
INFO: [Synth 8-6157] synthesizing module 'design_2_wr_0' [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ip/design_2_wr_0/synth/design_2_wr_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 42 - type: integer 
	Parameter DIN_FROM bound to: 39 - type: integer 
	Parameter DIN_TO bound to: 39 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' (8#1) [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_2_wr_0' (9#1) [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ip/design_2_wr_0/synth/design_2_wr_0.v:57]
WARNING: [Synth 8-7023] instance 'wr_RnM' of module 'design_2_wr_0' has 2 connections declared, but only 1 given [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/synth/design_2.v:86]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/synth/design_2.v:88]
INFO: [Synth 8-6157] synthesizing module 'design_2_xlconcat_0_0' [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ip/design_2_xlconcat_0_0/synth/design_2_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 16 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 20 - type: integer 
	Parameter NUM_PORTS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (10#1) [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_2_xlconcat_0_0' (11#1) [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ip/design_2_xlconcat_0_0/synth/design_2_xlconcat_0_0.v:58]
WARNING: [Synth 8-7023] instance 'xlconcat_0' of module 'design_2_xlconcat_0_0' has 6 connections declared, but only 5 given [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/synth/design_2.v:88]
INFO: [Synth 8-6157] synthesizing module 'design_2_zynq_ultra_ps_e_0_0' [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.runs/synth_1/.Xil/Vivado-8440-DESKTOP-D9F9TPQ/realtime/design_2_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_zynq_ultra_ps_e_0_0' (12#1) [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.runs/synth_1/.Xil/Vivado-8440-DESKTOP-D9F9TPQ/realtime/design_2_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_2_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 27 given [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/synth/design_2.v:94]
INFO: [Synth 8-6155] done synthesizing module 'design_2' (13#1) [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/synth/design_2.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_2_wrapper' (14#1) [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionAccelerator' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:6]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionController' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:4]
WARNING: [Synth 8-6014] Unused sequential element multiplyQueue_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:66]
WARNING: [Synth 8-6014] Unused sequential element currentValue_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:67]
WARNING: [Synth 8-6014] Unused sequential element RDloopcnt_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:70]
WARNING: [Synth 8-6014] Unused sequential element MPi_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:76]
WARNING: [Synth 8-6014] Unused sequential element inputToggle_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:77]
WARNING: [Synth 8-5788] Register filterSet_reg in module ConvolutionController is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-5788] Register dataSet_reg[8] in module ConvolutionController is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:110]
WARNING: [Synth 8-5788] Register dataSet_reg[7] in module ConvolutionController is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:110]
WARNING: [Synth 8-5788] Register dataSet_reg[6] in module ConvolutionController is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:110]
WARNING: [Synth 8-5788] Register dataSet_reg[5] in module ConvolutionController is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:110]
WARNING: [Synth 8-5788] Register dataSet_reg[4] in module ConvolutionController is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:110]
WARNING: [Synth 8-5788] Register dataSet_reg[3] in module ConvolutionController is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:110]
WARNING: [Synth 8-5788] Register dataSet_reg[2] in module ConvolutionController is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:110]
WARNING: [Synth 8-5788] Register dataSet_reg[1] in module ConvolutionController is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:110]
WARNING: [Synth 8-5788] Register dataSet_reg[0] in module ConvolutionController is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:110]
WARNING: [Synth 8-4767] Trying to implement RAM 'filterSet_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "filterSet_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionController' (15#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:4]
INFO: [Synth 8-6157] synthesizing module 'matrixAccelerator' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v:4]
INFO: [Synth 8-6157] synthesizing module 'multiplyComputePynq' [C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v:4]
INFO: [Synth 8-6155] done synthesizing module 'multiplyComputePynq' (16#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v:4]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adder' (17#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v:5]
INFO: [Synth 8-6157] synthesizing module 'XBar2' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:19]
WARNING: [Synth 8-567] referenced signal 'AddressSave' should be on the sensitivity list [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:53]
WARNING: [Synth 8-6014] Unused sequential element rowCheck_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:86]
WARNING: [Synth 8-6014] Unused sequential element rowSet_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:87]
WARNING: [Synth 8-6014] Unused sequential element selectRow_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:89]
WARNING: [Synth 8-6014] Unused sequential element selectColomn_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:91]
INFO: [Synth 8-6155] done synthesizing module 'XBar2' (18#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:19]
INFO: [Synth 8-6155] done synthesizing module 'matrixAccelerator' (19#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v:4]
INFO: [Synth 8-6157] synthesizing module 'aFIFO' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:68]
INFO: [Synth 8-6155] done synthesizing module 'aFIFO' (20#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:68]
WARNING: [Synth 8-3848] Net AddressSelect in module/entity ConvolutionAccelerator does not have driver. [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionAccelerator' (21#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Accel_Top' (22#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/Conv_Accel_Top.v:6]
WARNING: [Synth 8-3331] design ConvolutionController has unconnected port FULL
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[41]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[40]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[38]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[37]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[36]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[35]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[34]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[33]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[32]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[31]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[30]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[29]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[28]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[27]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[26]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[25]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[24]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[23]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[22]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[21]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[20]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[19]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[18]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[17]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[16]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized5 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[41]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[39]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[38]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[37]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[36]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[35]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[34]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[33]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[32]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[31]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[30]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[29]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[28]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[27]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[26]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[25]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[24]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[23]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[22]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[21]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[20]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[19]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[18]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[17]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[16]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized4 has unconnected port Din[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1496.062 ; gain = 113.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1513.984 ; gain = 131.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1513.984 ; gain = 131.109
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1513.984 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/design_2_zynq_ultra_ps_e_0_0/design_2_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'processer/design_2_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/design_2_zynq_ultra_ps_e_0_0/design_2_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'processer/design_2_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_1/design_2_clk_wiz_0_1/design_2_clk_wiz_0_1_in_context.xdc] for cell 'processer/design_2_i/clk_wiz_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_1/design_2_clk_wiz_0_1/design_2_clk_wiz_0_1_in_context.xdc] for cell 'processer/design_2_i/clk_wiz_0'
Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/constrs_1/new/mybrd.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/constrs_1/new/mybrd.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/constrs_1/new/mybrd.xdc:2]
Finished Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/constrs_1/new/mybrd.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.srcs/constrs_1/new/mybrd.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Conv_Accel_Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1629.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1629.492 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1629.492 ; gain = 246.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1629.492 ; gain = 246.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for processer/design_2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for processer/design_2_i/Rst_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for processer/design_2_i/bufferInput_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for processer/design_2_i/cStart_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for processer/design_2_i/io_clk_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for processer/design_2_i/newline_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for processer/design_2_i/rd_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for processer/design_2_i/wr_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for processer/design_2_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for processer/design_2_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for processer/design_2_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1629.492 ; gain = 246.617
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[0]' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[1]' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[2]' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1629.492 ; gain = 246.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 3     
+---XORs : 
	   2 Input      9 Bit         XORs := 4     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 18    
	                9 Bit    Registers := 16    
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---RAMs : 
	               4K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 11    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ConvolutionController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 18    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
Module XBar2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
Module multiplyComputePynq 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module matrixAccelerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module aFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---XORs : 
	   2 Input      9 Bit         XORs := 2     
+---Registers : 
	                9 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ConvolutionAccelerator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP genblk3[0].inputMulti/product_reg, operation Mode is: (A*B)'.
DSP Report: register genblk3[0].inputMulti/product_reg is absorbed into DSP genblk3[0].inputMulti/product_reg.
DSP Report: operator genblk3[0].inputMulti/product0 is absorbed into DSP genblk3[0].inputMulti/product_reg.
DSP Report: Generating DSP genblk3[1].inputMulti/product_reg, operation Mode is: (A*B)'.
DSP Report: register genblk3[1].inputMulti/product_reg is absorbed into DSP genblk3[1].inputMulti/product_reg.
DSP Report: operator genblk3[1].inputMulti/product0 is absorbed into DSP genblk3[1].inputMulti/product_reg.
DSP Report: Generating DSP genblk3[2].inputMulti/product_reg, operation Mode is: (A*B)'.
DSP Report: register genblk3[2].inputMulti/product_reg is absorbed into DSP genblk3[2].inputMulti/product_reg.
DSP Report: operator genblk3[2].inputMulti/product0 is absorbed into DSP genblk3[2].inputMulti/product_reg.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][31]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][30]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][29]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][28]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][27]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][26]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][25]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][24]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][23]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][22]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][21]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][20]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][19]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][18]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][17]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][16]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[1][31]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[1][30]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[1][29]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[1][28]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[1][27]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[1][26]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[1][25]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[1][24]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[1][23]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[1][22]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[1][21]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[1][20]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[1][19]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[1][18]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[1][17]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[1][16]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[2][31]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[2][30]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[2][29]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[2][28]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[2][27]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[2][26]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[2][25]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[2][24]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[2][23]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[2][22]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[2][21]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[2][20]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[2][19]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[2][18]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[2][17]) is unused and will be removed from module Conv_Accel_Top.
WARNING: [Synth 8-3332] Sequential element (ConvAccel/matrixAccel/xbar2/OutputSave_reg[2][16]) is unused and will be removed from module Conv_Accel_Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1629.492 ; gain = 246.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------+--------------------------------+-----------+----------------------+---------------------------+
|Module Name    | RTL Object                     | Inference | Size (Depth x Width) | Primitives                | 
+---------------+--------------------------------+-----------+----------------------+---------------------------+
|Conv_Accel_Top | ConvAccel/inputBuffer/mem_reg  | Implied   | 256 x 16             | RAM64X1D x 8	RAM64M8 x 8	 | 
|Conv_Accel_Top | ConvAccel/outputBuffer/mem_reg | Implied   | 256 x 16             | RAM64X1D x 8	RAM64M8 x 8	 | 
+---------------+--------------------------------+-----------+----------------------+---------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplyComputePynq | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiplyComputePynq | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiplyComputePynq | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:73]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:73]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:73]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2251.012 ; gain = 868.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2348.277 ; gain = 965.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+---------------+--------------------------------+-----------+----------------------+---------------------------+
|Module Name    | RTL Object                     | Inference | Size (Depth x Width) | Primitives                | 
+---------------+--------------------------------+-----------+----------------------+---------------------------+
|Conv_Accel_Top | ConvAccel/inputBuffer/mem_reg  | Implied   | 256 x 16             | RAM64X1D x 8	RAM64M8 x 8	 | 
|Conv_Accel_Top | ConvAccel/outputBuffer/mem_reg | Implied   | 256 x 16             | RAM64X1D x 8	RAM64M8 x 8	 | 
+---------------+--------------------------------+-----------+----------------------+---------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:73]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:73]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:73]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2349.297 ; gain = 966.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin Rst_RnM:Din[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bufferInput_RnM:Din[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bufferInput_RnM:Din[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bufferInput_RnM:Din[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bufferInput_RnM:Din[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bufferInput_RnM:Din[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bufferInput_RnM:Din[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bufferInput_RnM:Din[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bufferInput_RnM:Din[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bufferInput_RnM:Din[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bufferInput_RnM:Din[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bufferInput_RnM:Din[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bufferInput_RnM:Din[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bufferInput_RnM:Din[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bufferInput_RnM:Din[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bufferInput_RnM:Din[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bufferInput_RnM:Din[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin cStart_RnM:Din[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin io_clk_RnM:Din[41] to constant 0
WARNING: [Synth 8-3295] tying undriven pin newline_RnM:Din[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rd_RnM:Din[40] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_RnM:Din[39] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2349.297 ; gain = 966.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2349.297 ; gain = 966.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2349.297 ; gain = 966.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2349.297 ; gain = 966.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2349.297 ; gain = 966.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2349.297 ; gain = 966.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_2_clk_wiz_0_1         |         1|
|2     |design_2_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_2_clk_wiz_0_1         |     1|
|2     |design_2_zynq_ultra_ps_e_0_0 |     1|
|3     |BUFG                         |     2|
|4     |CARRY8                       |    24|
|5     |DSP_ALU_1                    |     3|
|6     |DSP_A_B_DATA                 |     3|
|7     |DSP_C_DATA_1                 |     3|
|8     |DSP_MULTIPLIER               |     3|
|9     |DSP_M_DATA_1                 |     3|
|10    |DSP_OUTPUT_1                 |     3|
|11    |DSP_PREADD                   |     3|
|12    |DSP_PREADD_DATA              |     3|
|13    |LUT1                         |     6|
|14    |LUT2                         |   176|
|15    |LUT3                         |    47|
|16    |LUT4                         |    87|
|17    |LUT5                         |   182|
|18    |LUT6                         |   389|
|19    |RAM64M8                      |    16|
|20    |RAM64X1D                     |    16|
|21    |FDCE                         |   342|
|22    |FDPE                         |     2|
|23    |FDRE                         |   355|
|24    |LD                           |    48|
+------+-----------------------------+------+

Report Instance Areas: 
+------+-------------------------------+--------------------------------------------------------------------+------+
|      |Instance                       |Module                                                              |Cells |
+------+-------------------------------+--------------------------------------------------------------------+------+
|1     |top                            |                                                                    |  2407|
|2     |  ConvAccel                    |ConvolutionAccelerator                                              |  1708|
|3     |    controller                 |ConvolutionController                                               |  1072|
|4     |    inputBuffer                |aFIFO                                                               |   209|
|5     |    matrixAccel                |matrixAccelerator                                                   |   218|
|6     |      finalAdder               |adder                                                               |    19|
|7     |      \genblk3[0].inputMulti   |multiplyComputePynq                                                 |     9|
|8     |        product_reg            |\ConvAccel/matrixAccel/genblk3[2].inputMulti/product_reg_funnel__2  |     8|
|9     |      \genblk3[1].inputMulti   |multiplyComputePynq_1                                               |     9|
|10    |        product_reg            |\ConvAccel/matrixAccel/genblk3[2].inputMulti/product_reg_funnel__1  |     8|
|11    |      \genblk3[2].inputMulti   |multiplyComputePynq_2                                               |     9|
|12    |        product_reg            |\ConvAccel/matrixAccel/genblk3[2].inputMulti/product_reg_funnel     |     8|
|13    |      \genblk4[0].outputAdder  |adder_3                                                             |    21|
|14    |      \genblk4[1].outputAdder  |adder_4                                                             |    25|
|15    |      \genblk4[2].outputAdder  |adder_5                                                             |    20|
|16    |      xbar2                    |XBar2                                                               |    99|
|17    |    outputBuffer               |aFIFO_0                                                             |   209|
|18    |  processer                    |design_2_wrapper                                                    |   697|
|19    |    design_2_i                 |design_2                                                            |   691|
|20    |      Rst_RnM                  |design_2_Rst_0                                                      |     0|
|21    |      bufferInput_RnM          |design_2_bufferInput_0                                              |     0|
|22    |      cStart_RnM               |design_2_cStart_0                                                   |     0|
|23    |      io_clk_RnM               |design_2_io_clk_0                                                   |     0|
|24    |      newline_RnM              |design_2_newline_0                                                  |     0|
|25    |      rd_RnM                   |design_2_rd_0                                                       |     0|
|26    |      wr_RnM                   |design_2_wr_0                                                       |     0|
|27    |      xlconcat_0               |design_2_xlconcat_0_0                                               |     0|
+------+-------------------------------+--------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2349.297 ; gain = 966.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 346 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2349.297 ; gain = 850.914
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2349.297 ; gain = 966.422
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2361.188 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 109 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 85 instances were transformed.
  BUFG => BUFGCE: 2 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  LD => LDCE: 48 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 209 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2366.422 ; gain = 1899.234
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2366.422 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/CONV_ULTRA/CONV_ULTRA.runs/synth_1/Conv_Accel_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Conv_Accel_Top_utilization_synth.rpt -pb Conv_Accel_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 15 17:33:50 2020...
