# Combinational Logic
Add two 32 bit numbers with out the last MSB Carry

![Questa Sim](https://github.com/jonathanrjpereira/VHDL-Examples/blob/master/32%20Bit%20Adder/simulation_questa.png)
