--
--	Conversion of Ball.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Mon May 01 22:26:07 2023
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \Motor_A_PWM:PWMUDB:km_run\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_48 : bit;
SIGNAL one : bit;
SIGNAL \Motor_A_PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL zero : bit;
SIGNAL \Motor_A_PWM:PWMUDB:control_7\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:control_6\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:control_5\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:control_4\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:control_3\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:control_2\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:control_1\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:control_0\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:trig_last\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:trig_out\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_154 : bit;
SIGNAL \Motor_A_PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:final_enable\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:tc_i\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:min_kill\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:final_kill\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:km_tc\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:db_tc\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:status_6\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:status_5\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:status_4\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:status_3\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:status_2\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:status_1\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:status_0\ : bit;
SIGNAL \Motor_A_PWM:Net_55\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:prevCompare1\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:cmp1\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:cmp1_status\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:prevCompare2\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:cmp2\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:cmp2_status\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:final_capture\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_A_PWM:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_A_PWM:PWMUDB:compare1\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:compare2\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Motor_A_PWM:Net_101\ : bit;
SIGNAL \Motor_A_PWM:Net_96\ : bit;
SIGNAL Net_140 : bit;
SIGNAL Net_156 : bit;
SIGNAL \Motor_A_PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODIN1_1\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODIN1_0\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_163 : bit;
SIGNAL Net_157 : bit;
SIGNAL Net_155 : bit;
SIGNAL \Motor_A_PWM:Net_113\ : bit;
SIGNAL \Motor_A_PWM:Net_107\ : bit;
SIGNAL \Motor_A_PWM:Net_114\ : bit;
SIGNAL tmpOE__Motor_A_Output_In1_net_0 : bit;
SIGNAL tmpFB_0__Motor_A_Output_In1_net_0 : bit;
SIGNAL tmpIO_0__Motor_A_Output_In1_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_A_Output_In1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_A_Output_In1_net_0 : bit;
SIGNAL tmpOE__Motor_A_Output_In2_net_0 : bit;
SIGNAL tmpFB_0__Motor_A_Output_In2_net_0 : bit;
SIGNAL tmpIO_0__Motor_A_Output_In2_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_A_Output_In2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_A_Output_In2_net_0 : bit;
SIGNAL tmpOE__RC_Ch1_net_0 : bit;
SIGNAL Net_1164 : bit;
SIGNAL tmpIO_0__RC_Ch1_net_0 : bit;
TERMINAL tmpSIOVREF__RC_Ch1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RC_Ch1_net_0 : bit;
SIGNAL \RC_Ch1_Timer:Net_260\ : bit;
SIGNAL Net_1162 : bit;
SIGNAL \RC_Ch1_Timer:Net_55\ : bit;
SIGNAL Net_1170 : bit;
SIGNAL \RC_Ch1_Timer:Net_53\ : bit;
SIGNAL Net_10 : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:control_7\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:control_6\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:control_5\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:control_4\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:control_3\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:control_2\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:control_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:control_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:capture_last\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ : bit;
ATTRIBUTE soft of \RC_Ch1_Timer:TimerUDB:capt_fifo_load\:SIGNAL IS '1';
SIGNAL \RC_Ch1_Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:run_mode\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:status_tc\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:per_zero\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:tc_i\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1169 : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:int_capt_count_1\ : bit;
SIGNAL Net_1161 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL add_vv_vv_MODGEN_3_1 : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:int_capt_count_0\ : bit;
SIGNAL add_vv_vv_MODGEN_3_0 : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:capt_int_temp\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xneq\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlt\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlte\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgt\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgte\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:lt\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:lt\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:gt\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:gt\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:gte\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:gte\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:lte\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:lte\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:neq\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_2:neq\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL MODIN4_1 : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL MODIN4_0 : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:trig_last\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:trig_rise_detected\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:trig_fall_detected\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:trigger_polarized\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:status_6\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:status_5\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:status_4\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:status_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:status_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:status_2\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:status_3\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:zeros_3\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:nc0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:nc6\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:nc8\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:nc1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:nc5\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:nc7\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch1_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch1_Timer:Net_102\ : bit;
SIGNAL \RC_Ch1_Timer:Net_266\ : bit;
SIGNAL \USBUART:Net_1010\ : bit;
SIGNAL \USBUART:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART:Net_597\ : bit;
SIGNAL \USBUART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART:Net_1000\ : bit;
SIGNAL \USBUART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_323 : bit;
SIGNAL \USBUART:Net_1889\ : bit;
SIGNAL \USBUART:Net_1876\ : bit;
SIGNAL \USBUART:ep_int_8\ : bit;
SIGNAL \USBUART:ep_int_7\ : bit;
SIGNAL \USBUART:ep_int_6\ : bit;
SIGNAL \USBUART:ep_int_5\ : bit;
SIGNAL \USBUART:ep_int_4\ : bit;
SIGNAL \USBUART:ep_int_3\ : bit;
SIGNAL \USBUART:ep_int_2\ : bit;
SIGNAL \USBUART:ep_int_1\ : bit;
SIGNAL \USBUART:ep_int_0\ : bit;
SIGNAL \USBUART:Net_95\ : bit;
SIGNAL \USBUART:dma_request_7\ : bit;
SIGNAL \USBUART:dma_request_6\ : bit;
SIGNAL \USBUART:dma_request_5\ : bit;
SIGNAL \USBUART:dma_request_4\ : bit;
SIGNAL \USBUART:dma_request_3\ : bit;
SIGNAL \USBUART:dma_request_2\ : bit;
SIGNAL \USBUART:dma_request_1\ : bit;
SIGNAL \USBUART:dma_request_0\ : bit;
SIGNAL \USBUART:dma_terminate\ : bit;
SIGNAL \USBUART:dma_complete_0\ : bit;
SIGNAL \USBUART:Net_1922\ : bit;
SIGNAL \USBUART:dma_complete_1\ : bit;
SIGNAL \USBUART:Net_1921\ : bit;
SIGNAL \USBUART:dma_complete_2\ : bit;
SIGNAL \USBUART:Net_1920\ : bit;
SIGNAL \USBUART:dma_complete_3\ : bit;
SIGNAL \USBUART:Net_1919\ : bit;
SIGNAL \USBUART:dma_complete_4\ : bit;
SIGNAL \USBUART:Net_1918\ : bit;
SIGNAL \USBUART:dma_complete_5\ : bit;
SIGNAL \USBUART:Net_1917\ : bit;
SIGNAL \USBUART:dma_complete_6\ : bit;
SIGNAL \USBUART:Net_1916\ : bit;
SIGNAL \USBUART:dma_complete_7\ : bit;
SIGNAL \USBUART:Net_1915\ : bit;
SIGNAL Net_12 : bit;
SIGNAL Net_1152 : bit;
SIGNAL tmpOE__RC_Ch2_net_0 : bit;
SIGNAL Net_1049 : bit;
SIGNAL tmpIO_0__RC_Ch2_net_0 : bit;
TERMINAL tmpSIOVREF__RC_Ch2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RC_Ch2_net_0 : bit;
SIGNAL \RC_Ch2_Timer:Net_260\ : bit;
SIGNAL \RC_Ch2_Timer:Net_55\ : bit;
SIGNAL Net_1155 : bit;
SIGNAL \RC_Ch2_Timer:Net_53\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:control_7\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:control_6\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:control_5\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:control_4\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:control_3\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:control_2\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:control_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:control_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:capture_last\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ : bit;
ATTRIBUTE soft of \RC_Ch2_Timer:TimerUDB:capt_fifo_load\:SIGNAL IS '1';
SIGNAL \RC_Ch2_Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:run_mode\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:status_tc\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:per_zero\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:tc_i\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1154 : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:int_capt_count_1\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL add_vv_vv_MODGEN_5_1 : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:int_capt_count_0\ : bit;
SIGNAL add_vv_vv_MODGEN_5_0 : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:capt_int_temp\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:newa_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:newa_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:newb_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:newb_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:dataa_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:dataa_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:datab_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:datab_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xeq\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xneq\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xlt\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xlte\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xgt\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xgte\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:lt\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:lt\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:gt\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:gt\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:gte\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:gte\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:lte\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:lte\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:neq\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_4:neq\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:trig_last\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:trig_rise_detected\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:trig_fall_detected\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:trigger_polarized\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:status_6\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:status_5\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:status_4\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:status_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:status_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:status_2\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:status_3\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:zeros_3\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:nc0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:nc6\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:nc8\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:nc1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:nc5\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:nc7\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch2_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch2_Timer:Net_102\ : bit;
SIGNAL \RC_Ch2_Timer:Net_266\ : bit;
SIGNAL Net_1143 : bit;
SIGNAL Net_1185 : bit;
SIGNAL \RC_Ch4_Timer:Net_260\ : bit;
SIGNAL Net_1186 : bit;
SIGNAL \RC_Ch4_Timer:Net_55\ : bit;
SIGNAL Net_1210 : bit;
SIGNAL \RC_Ch4_Timer:Net_53\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:control_7\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:control_6\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:control_5\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:control_4\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:control_3\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:control_2\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:control_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:control_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL Net_1188 : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:capture_last\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ : bit;
ATTRIBUTE soft of \RC_Ch4_Timer:TimerUDB:capt_fifo_load\:SIGNAL IS '1';
SIGNAL \RC_Ch4_Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:run_mode\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:status_tc\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:per_zero\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:tc_i\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1209 : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:int_capt_count_1\ : bit;
SIGNAL cmp_vv_vv_MODGEN_6 : bit;
SIGNAL add_vv_vv_MODGEN_7_1 : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:int_capt_count_0\ : bit;
SIGNAL add_vv_vv_MODGEN_7_0 : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:capt_int_temp\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newa_1\ : bit;
SIGNAL MODIN8_1 : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newa_0\ : bit;
SIGNAL MODIN8_0 : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newb_1\ : bit;
SIGNAL MODIN9_1 : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newb_0\ : bit;
SIGNAL MODIN9_0 : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:dataa_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:dataa_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:datab_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:datab_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xeq\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xneq\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xlt\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xlte\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xgt\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xgte\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:lt\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:lt\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:gt\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:gt\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:gte\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:gte\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:lte\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:lte\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:neq\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:neq\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL MODIN10_1 : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL MODIN10_0 : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:trig_last\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:trig_rise_detected\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:trig_fall_detected\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:trigger_polarized\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:status_6\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:status_5\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:status_4\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:status_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:status_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:status_2\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:status_3\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:zeros_3\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:nc0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:nc6\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:nc8\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:nc1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:nc5\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:nc7\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch4_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch4_Timer:Net_102\ : bit;
SIGNAL \RC_Ch4_Timer:Net_266\ : bit;
SIGNAL tmpOE__RC_Ch4_net_0 : bit;
SIGNAL tmpIO_0__RC_Ch4_net_0 : bit;
TERMINAL tmpSIOVREF__RC_Ch4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RC_Ch4_net_0 : bit;
SIGNAL Net_1192 : bit;
SIGNAL \RC_Ch3_Timer:Net_260\ : bit;
SIGNAL Net_1193 : bit;
SIGNAL \RC_Ch3_Timer:Net_55\ : bit;
SIGNAL Net_1202 : bit;
SIGNAL \RC_Ch3_Timer:Net_53\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:control_7\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:control_6\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:control_5\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:control_4\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:control_3\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:control_2\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:control_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:control_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL Net_1195 : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:capture_last\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ : bit;
ATTRIBUTE soft of \RC_Ch3_Timer:TimerUDB:capt_fifo_load\:SIGNAL IS '1';
SIGNAL \RC_Ch3_Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:run_mode\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:status_tc\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:per_zero\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:tc_i\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1201 : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_8\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_9_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:int_capt_count_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_9_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:capt_int_temp\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newa_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODIN11_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newa_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODIN11_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newb_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODIN12_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newb_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODIN12_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:dataa_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:dataa_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:datab_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:datab_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xneq\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xlt\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xlte\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xgt\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xgte\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:lt\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:lt\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:gt\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:gt\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:gte\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:gte\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:lte\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:lte\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:neq\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:neq\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:a_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODIN13_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:a_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODIN13_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:b_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:b_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:trig_last\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:trig_rise_detected\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:trig_fall_detected\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:trigger_polarized\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:status_6\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:status_5\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:status_4\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:status_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:status_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:status_2\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:status_3\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:zeros_3\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:nc0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:nc6\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:nc8\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:nc1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:nc5\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:nc7\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RC_Ch3_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RC_Ch3_Timer:Net_102\ : bit;
SIGNAL \RC_Ch3_Timer:Net_266\ : bit;
SIGNAL tmpOE__RC_Ch3_net_0 : bit;
SIGNAL tmpIO_0__RC_Ch3_net_0 : bit;
TERMINAL tmpSIOVREF__RC_Ch3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RC_Ch3_net_0 : bit;
SIGNAL \Motor_A_PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Motor_A_PWM:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:trig_last\\D\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:trig_rise_detected\\D\ : bit;
SIGNAL \RC_Ch1_Timer:TimerUDB:trig_fall_detected\\D\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:trig_last\\D\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:trig_rise_detected\\D\ : bit;
SIGNAL \RC_Ch2_Timer:TimerUDB:trig_fall_detected\\D\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:trig_last\\D\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:trig_rise_detected\\D\ : bit;
SIGNAL \RC_Ch4_Timer:TimerUDB:trig_fall_detected\\D\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:trig_last\\D\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:trig_rise_detected\\D\ : bit;
SIGNAL \RC_Ch3_Timer:TimerUDB:trig_fall_detected\\D\ : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\Motor_A_PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \Motor_A_PWM:PWMUDB:tc_i\);

\Motor_A_PWM:PWMUDB:dith_count_1\\D\ <= ((not \Motor_A_PWM:PWMUDB:dith_count_1\ and \Motor_A_PWM:PWMUDB:tc_i\ and \Motor_A_PWM:PWMUDB:dith_count_0\)
	OR (not \Motor_A_PWM:PWMUDB:dith_count_0\ and \Motor_A_PWM:PWMUDB:dith_count_1\)
	OR (not \Motor_A_PWM:PWMUDB:tc_i\ and \Motor_A_PWM:PWMUDB:dith_count_1\));

\Motor_A_PWM:PWMUDB:dith_count_0\\D\ <= ((not \Motor_A_PWM:PWMUDB:dith_count_0\ and \Motor_A_PWM:PWMUDB:tc_i\)
	OR (not \Motor_A_PWM:PWMUDB:tc_i\ and \Motor_A_PWM:PWMUDB:dith_count_0\));

\Motor_A_PWM:PWMUDB:cmp1_status\ <= ((not \Motor_A_PWM:PWMUDB:prevCompare1\ and \Motor_A_PWM:PWMUDB:cmp1_less\));

\Motor_A_PWM:PWMUDB:cmp2_status\ <= ((not \Motor_A_PWM:PWMUDB:prevCompare2\ and \Motor_A_PWM:PWMUDB:cmp2_less\));

\Motor_A_PWM:PWMUDB:status_2\ <= ((\Motor_A_PWM:PWMUDB:runmode_enable\ and \Motor_A_PWM:PWMUDB:tc_i\));

\Motor_A_PWM:PWMUDB:pwm1_i\ <= ((\Motor_A_PWM:PWMUDB:runmode_enable\ and \Motor_A_PWM:PWMUDB:cmp1_less\));

\Motor_A_PWM:PWMUDB:pwm2_i\ <= ((\Motor_A_PWM:PWMUDB:runmode_enable\ and \Motor_A_PWM:PWMUDB:cmp2_less\));

\RC_Ch1_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_1164 and \RC_Ch1_Timer:TimerUDB:control_7\ and \RC_Ch1_Timer:TimerUDB:control_4\ and \RC_Ch1_Timer:TimerUDB:capture_last\ and \RC_Ch1_Timer:TimerUDB:trig_rise_detected\));

\RC_Ch1_Timer:TimerUDB:status_tc\ <= ((\RC_Ch1_Timer:TimerUDB:control_7\ and \RC_Ch1_Timer:TimerUDB:control_4\ and \RC_Ch1_Timer:TimerUDB:per_zero\ and \RC_Ch1_Timer:TimerUDB:trig_rise_detected\));

\RC_Ch1_Timer:TimerUDB:int_capt_count_1\\D\ <= ((not MODIN2_1 and not MODIN3_0 and \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ and MODIN2_0)
	OR (not MODIN2_1 and \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ and MODIN2_0 and MODIN3_1)
	OR (not MODIN2_0 and MODIN2_1 and MODIN3_0)
	OR (not MODIN2_0 and not MODIN3_1 and MODIN2_1)
	OR (not \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ and MODIN2_1));

\RC_Ch1_Timer:TimerUDB:int_capt_count_0\\D\ <= ((not MODIN2_0 and not MODIN3_1 and \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ and MODIN2_1)
	OR (not MODIN2_1 and not MODIN2_0 and \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ and MODIN3_1)
	OR (not \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ and MODIN2_0)
	OR (not MODIN2_0 and \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ and MODIN3_0));

\RC_Ch1_Timer:TimerUDB:capt_int_temp\\D\ <= ((not MODIN2_1 and not MODIN2_0 and not MODIN3_1 and not MODIN3_0 and \RC_Ch1_Timer:TimerUDB:capt_fifo_load\)
	OR (not MODIN2_0 and not MODIN3_0 and \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ and MODIN2_1 and MODIN3_1)
	OR (not MODIN2_1 and not MODIN3_1 and \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ and MODIN2_0 and MODIN3_0)
	OR (\RC_Ch1_Timer:TimerUDB:capt_fifo_load\ and MODIN2_1 and MODIN2_0 and MODIN3_1 and MODIN3_0));

\RC_Ch1_Timer:TimerUDB:trig_rise_detected\\D\ <= ((not \RC_Ch1_Timer:TimerUDB:trig_last\ and Net_1164 and \RC_Ch1_Timer:TimerUDB:control_7\ and \RC_Ch1_Timer:TimerUDB:control_4\)
	OR (\RC_Ch1_Timer:TimerUDB:control_7\ and \RC_Ch1_Timer:TimerUDB:control_4\ and \RC_Ch1_Timer:TimerUDB:trig_rise_detected\));

\RC_Ch1_Timer:TimerUDB:trig_fall_detected\\D\ <= ((not Net_1164 and \RC_Ch1_Timer:TimerUDB:control_7\ and \RC_Ch1_Timer:TimerUDB:control_4\ and \RC_Ch1_Timer:TimerUDB:trig_last\)
	OR (\RC_Ch1_Timer:TimerUDB:control_7\ and \RC_Ch1_Timer:TimerUDB:control_4\ and \RC_Ch1_Timer:TimerUDB:trig_fall_detected\));

\RC_Ch1_Timer:TimerUDB:trig_reg\ <= ((\RC_Ch1_Timer:TimerUDB:control_7\ and \RC_Ch1_Timer:TimerUDB:control_4\ and \RC_Ch1_Timer:TimerUDB:trig_rise_detected\));

\RC_Ch2_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_1049 and \RC_Ch2_Timer:TimerUDB:control_7\ and \RC_Ch2_Timer:TimerUDB:control_4\ and \RC_Ch2_Timer:TimerUDB:capture_last\ and \RC_Ch2_Timer:TimerUDB:trig_rise_detected\));

\RC_Ch2_Timer:TimerUDB:status_tc\ <= ((\RC_Ch2_Timer:TimerUDB:control_7\ and \RC_Ch2_Timer:TimerUDB:control_4\ and \RC_Ch2_Timer:TimerUDB:per_zero\ and \RC_Ch2_Timer:TimerUDB:trig_rise_detected\));

\RC_Ch2_Timer:TimerUDB:int_capt_count_1\\D\ <= ((not MODIN5_1 and not MODIN6_0 and \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ and MODIN5_0)
	OR (not MODIN5_1 and \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ and MODIN5_0 and MODIN6_1)
	OR (not MODIN5_0 and MODIN5_1 and MODIN6_0)
	OR (not MODIN5_0 and not MODIN6_1 and MODIN5_1)
	OR (not \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ and MODIN5_1));

\RC_Ch2_Timer:TimerUDB:int_capt_count_0\\D\ <= ((not MODIN5_0 and not MODIN6_1 and \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ and MODIN5_1)
	OR (not MODIN5_1 and not MODIN5_0 and \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ and MODIN6_1)
	OR (not \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ and MODIN5_0)
	OR (not MODIN5_0 and \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ and MODIN6_0));

\RC_Ch2_Timer:TimerUDB:capt_int_temp\\D\ <= ((not MODIN5_1 and not MODIN5_0 and not MODIN6_1 and not MODIN6_0 and \RC_Ch2_Timer:TimerUDB:capt_fifo_load\)
	OR (not MODIN5_0 and not MODIN6_0 and \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ and MODIN5_1 and MODIN6_1)
	OR (not MODIN5_1 and not MODIN6_1 and \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ and MODIN5_0 and MODIN6_0)
	OR (\RC_Ch2_Timer:TimerUDB:capt_fifo_load\ and MODIN5_1 and MODIN5_0 and MODIN6_1 and MODIN6_0));

\RC_Ch2_Timer:TimerUDB:trig_rise_detected\\D\ <= ((not \RC_Ch2_Timer:TimerUDB:trig_last\ and Net_1049 and \RC_Ch2_Timer:TimerUDB:control_7\ and \RC_Ch2_Timer:TimerUDB:control_4\)
	OR (\RC_Ch2_Timer:TimerUDB:control_7\ and \RC_Ch2_Timer:TimerUDB:control_4\ and \RC_Ch2_Timer:TimerUDB:trig_rise_detected\));

\RC_Ch2_Timer:TimerUDB:trig_fall_detected\\D\ <= ((not Net_1049 and \RC_Ch2_Timer:TimerUDB:control_7\ and \RC_Ch2_Timer:TimerUDB:control_4\ and \RC_Ch2_Timer:TimerUDB:trig_last\)
	OR (\RC_Ch2_Timer:TimerUDB:control_7\ and \RC_Ch2_Timer:TimerUDB:control_4\ and \RC_Ch2_Timer:TimerUDB:trig_fall_detected\));

\RC_Ch2_Timer:TimerUDB:trig_reg\ <= ((\RC_Ch2_Timer:TimerUDB:control_7\ and \RC_Ch2_Timer:TimerUDB:control_4\ and \RC_Ch2_Timer:TimerUDB:trig_rise_detected\));

\RC_Ch4_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_1188 and \RC_Ch4_Timer:TimerUDB:control_7\ and \RC_Ch4_Timer:TimerUDB:control_4\ and \RC_Ch4_Timer:TimerUDB:capture_last\ and \RC_Ch4_Timer:TimerUDB:trig_rise_detected\));

\RC_Ch4_Timer:TimerUDB:status_tc\ <= ((\RC_Ch4_Timer:TimerUDB:control_7\ and \RC_Ch4_Timer:TimerUDB:control_4\ and \RC_Ch4_Timer:TimerUDB:per_zero\ and \RC_Ch4_Timer:TimerUDB:trig_rise_detected\));

\RC_Ch4_Timer:TimerUDB:int_capt_count_1\\D\ <= ((not MODIN8_1 and not MODIN9_0 and \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ and MODIN8_0)
	OR (not MODIN8_1 and \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ and MODIN8_0 and MODIN9_1)
	OR (not MODIN8_0 and MODIN8_1 and MODIN9_0)
	OR (not MODIN8_0 and not MODIN9_1 and MODIN8_1)
	OR (not \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ and MODIN8_1));

\RC_Ch4_Timer:TimerUDB:int_capt_count_0\\D\ <= ((not MODIN8_0 and not MODIN9_1 and \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ and MODIN8_1)
	OR (not MODIN8_1 and not MODIN8_0 and \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ and MODIN9_1)
	OR (not \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ and MODIN8_0)
	OR (not MODIN8_0 and \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ and MODIN9_0));

\RC_Ch4_Timer:TimerUDB:capt_int_temp\\D\ <= ((not MODIN8_1 and not MODIN8_0 and not MODIN9_1 and not MODIN9_0 and \RC_Ch4_Timer:TimerUDB:capt_fifo_load\)
	OR (not MODIN8_0 and not MODIN9_0 and \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ and MODIN8_1 and MODIN9_1)
	OR (not MODIN8_1 and not MODIN9_1 and \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ and MODIN8_0 and MODIN9_0)
	OR (\RC_Ch4_Timer:TimerUDB:capt_fifo_load\ and MODIN8_1 and MODIN8_0 and MODIN9_1 and MODIN9_0));

\RC_Ch4_Timer:TimerUDB:trig_rise_detected\\D\ <= ((not \RC_Ch4_Timer:TimerUDB:trig_last\ and \RC_Ch4_Timer:TimerUDB:control_7\ and \RC_Ch4_Timer:TimerUDB:control_4\ and Net_1188)
	OR (\RC_Ch4_Timer:TimerUDB:control_7\ and \RC_Ch4_Timer:TimerUDB:control_4\ and \RC_Ch4_Timer:TimerUDB:trig_rise_detected\));

\RC_Ch4_Timer:TimerUDB:trig_fall_detected\\D\ <= ((not Net_1188 and \RC_Ch4_Timer:TimerUDB:control_7\ and \RC_Ch4_Timer:TimerUDB:control_4\ and \RC_Ch4_Timer:TimerUDB:trig_last\)
	OR (\RC_Ch4_Timer:TimerUDB:control_7\ and \RC_Ch4_Timer:TimerUDB:control_4\ and \RC_Ch4_Timer:TimerUDB:trig_fall_detected\));

\RC_Ch4_Timer:TimerUDB:trig_reg\ <= ((\RC_Ch4_Timer:TimerUDB:control_7\ and \RC_Ch4_Timer:TimerUDB:control_4\ and \RC_Ch4_Timer:TimerUDB:trig_rise_detected\));

\RC_Ch3_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_1195 and \RC_Ch3_Timer:TimerUDB:control_7\ and \RC_Ch3_Timer:TimerUDB:control_4\ and \RC_Ch3_Timer:TimerUDB:capture_last\ and \RC_Ch3_Timer:TimerUDB:trig_rise_detected\));

\RC_Ch3_Timer:TimerUDB:status_tc\ <= ((\RC_Ch3_Timer:TimerUDB:control_7\ and \RC_Ch3_Timer:TimerUDB:control_4\ and \RC_Ch3_Timer:TimerUDB:per_zero\ and \RC_Ch3_Timer:TimerUDB:trig_rise_detected\));

\RC_Ch3_Timer:TimerUDB:int_capt_count_1\\D\ <= ((not \RC_Ch3_Timer:TimerUDB:control_0\ and not \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ and \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_0\)
	OR (not \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ and \RC_Ch3_Timer:TimerUDB:control_1\ and \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_0\)
	OR (not \RC_Ch3_Timer:TimerUDB:int_capt_count_0\ and \RC_Ch3_Timer:TimerUDB:control_0\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_1\)
	OR (not \RC_Ch3_Timer:TimerUDB:control_1\ and not \RC_Ch3_Timer:TimerUDB:int_capt_count_0\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_1\)
	OR (not \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_1\));

\RC_Ch3_Timer:TimerUDB:int_capt_count_0\\D\ <= ((not \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ and not \RC_Ch3_Timer:TimerUDB:int_capt_count_0\ and \RC_Ch3_Timer:TimerUDB:control_1\ and \RC_Ch3_Timer:TimerUDB:capt_fifo_load\)
	OR (not \RC_Ch3_Timer:TimerUDB:control_1\ and not \RC_Ch3_Timer:TimerUDB:int_capt_count_0\ and \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_1\)
	OR (not \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_0\)
	OR (not \RC_Ch3_Timer:TimerUDB:int_capt_count_0\ and \RC_Ch3_Timer:TimerUDB:control_0\ and \RC_Ch3_Timer:TimerUDB:capt_fifo_load\));

\RC_Ch3_Timer:TimerUDB:capt_int_temp\\D\ <= ((not \RC_Ch3_Timer:TimerUDB:control_1\ and not \RC_Ch3_Timer:TimerUDB:control_0\ and not \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ and not \RC_Ch3_Timer:TimerUDB:int_capt_count_0\ and \RC_Ch3_Timer:TimerUDB:capt_fifo_load\)
	OR (not \RC_Ch3_Timer:TimerUDB:control_0\ and not \RC_Ch3_Timer:TimerUDB:int_capt_count_0\ and \RC_Ch3_Timer:TimerUDB:control_1\ and \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_1\)
	OR (not \RC_Ch3_Timer:TimerUDB:control_1\ and not \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ and \RC_Ch3_Timer:TimerUDB:control_0\ and \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_0\)
	OR (\RC_Ch3_Timer:TimerUDB:control_1\ and \RC_Ch3_Timer:TimerUDB:control_0\ and \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_1\ and \RC_Ch3_Timer:TimerUDB:int_capt_count_0\));

\RC_Ch3_Timer:TimerUDB:trig_rise_detected\\D\ <= ((not \RC_Ch3_Timer:TimerUDB:trig_last\ and \RC_Ch3_Timer:TimerUDB:control_7\ and \RC_Ch3_Timer:TimerUDB:control_4\ and Net_1195)
	OR (\RC_Ch3_Timer:TimerUDB:control_7\ and \RC_Ch3_Timer:TimerUDB:control_4\ and \RC_Ch3_Timer:TimerUDB:trig_rise_detected\));

\RC_Ch3_Timer:TimerUDB:trig_fall_detected\\D\ <= ((not Net_1195 and \RC_Ch3_Timer:TimerUDB:control_7\ and \RC_Ch3_Timer:TimerUDB:control_4\ and \RC_Ch3_Timer:TimerUDB:trig_last\)
	OR (\RC_Ch3_Timer:TimerUDB:control_7\ and \RC_Ch3_Timer:TimerUDB:control_4\ and \RC_Ch3_Timer:TimerUDB:trig_fall_detected\));

\RC_Ch3_Timer:TimerUDB:trig_reg\ <= ((\RC_Ch3_Timer:TimerUDB:control_7\ and \RC_Ch3_Timer:TimerUDB:control_4\ and \RC_Ch3_Timer:TimerUDB:trig_rise_detected\));

\Motor_A_PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_48,
		enable=>one,
		clock_out=>\Motor_A_PWM:PWMUDB:ClockOutFromEnBlock\);
\Motor_A_PWM:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Motor_A_PWM:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Motor_A_PWM:PWMUDB:control_7\, \Motor_A_PWM:PWMUDB:control_6\, \Motor_A_PWM:PWMUDB:control_5\, \Motor_A_PWM:PWMUDB:control_4\,
			\Motor_A_PWM:PWMUDB:control_3\, \Motor_A_PWM:PWMUDB:control_2\, \Motor_A_PWM:PWMUDB:control_1\, \Motor_A_PWM:PWMUDB:control_0\));
\Motor_A_PWM:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Motor_A_PWM:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Motor_A_PWM:PWMUDB:status_5\, zero, \Motor_A_PWM:PWMUDB:status_3\,
			\Motor_A_PWM:PWMUDB:status_2\, \Motor_A_PWM:PWMUDB:status_1\, \Motor_A_PWM:PWMUDB:status_0\),
		interrupt=>\Motor_A_PWM:Net_55\);
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_A_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_A_PWM:PWMUDB:tc_i\, \Motor_A_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_A_PWM:PWMUDB:cmp1_eq\,
		cl0=>\Motor_A_PWM:PWMUDB:cmp1_less\,
		z0=>\Motor_A_PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Motor_A_PWM:PWMUDB:cmp2_eq\,
		cl1=>\Motor_A_PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Motor_A_PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Motor_A_PWM:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_A_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"bb9ce68b-7b7f-4fa2-a8f8-762dfaa6805c",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_48,
		dig_domain_out=>open);
Motor_A_Output_In1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_140,
		fb=>(tmpFB_0__Motor_A_Output_In1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_A_Output_In1_net_0),
		siovref=>(tmpSIOVREF__Motor_A_Output_In1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_A_Output_In1_net_0);
Motor_A_Output_In2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ddaa27cd-195f-4177-9b15-4ebcfc487cd1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_156,
		fb=>(tmpFB_0__Motor_A_Output_In2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_A_Output_In2_net_0),
		siovref=>(tmpSIOVREF__Motor_A_Output_In2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_A_Output_In2_net_0);
RC_Ch1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"17eff6c9-5227-43d9-8962-90a0b89e9ef4",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_1164,
		analog=>(open),
		io=>(tmpIO_0__RC_Ch1_net_0),
		siovref=>(tmpSIOVREF__RC_Ch1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RC_Ch1_net_0);
\RC_Ch1_Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>one,
		clock_out=>\RC_Ch1_Timer:TimerUDB:ClockOutFromEnBlock\);
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>one,
		clock_out=>\RC_Ch1_Timer:TimerUDB:Clk_Ctl_i\);
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\RC_Ch1_Timer:TimerUDB:Clk_Ctl_i\,
		control=>(\RC_Ch1_Timer:TimerUDB:control_7\, \RC_Ch1_Timer:TimerUDB:control_6\, \RC_Ch1_Timer:TimerUDB:control_5\, \RC_Ch1_Timer:TimerUDB:control_4\,
			\RC_Ch1_Timer:TimerUDB:control_3\, \RC_Ch1_Timer:TimerUDB:control_2\, MODIN3_1, MODIN3_0));
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\RC_Ch1_Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \RC_Ch1_Timer:TimerUDB:status_3\,
			\RC_Ch1_Timer:TimerUDB:status_2\, \RC_Ch1_Timer:TimerUDB:capt_int_temp\, \RC_Ch1_Timer:TimerUDB:status_tc\),
		interrupt=>Net_1162);
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RC_Ch1_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \RC_Ch1_Timer:TimerUDB:trig_reg\, \RC_Ch1_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\RC_Ch1_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\RC_Ch1_Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\RC_Ch1_Timer:TimerUDB:nc6\,
		f0_blk_stat=>\RC_Ch1_Timer:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\RC_Ch1_Timer:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\RC_Ch1_Timer:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\RC_Ch1_Timer:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\RC_Ch1_Timer:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cap0_1\, \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RC_Ch1_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \RC_Ch1_Timer:TimerUDB:trig_reg\, \RC_Ch1_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\RC_Ch1_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\RC_Ch1_Timer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\RC_Ch1_Timer:TimerUDB:nc5\,
		f0_blk_stat=>\RC_Ch1_Timer:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\RC_Ch1_Timer:TimerUDB:sT24:timerdp:carry0\,
		co=>\RC_Ch1_Timer:TimerUDB:sT24:timerdp:carry1\,
		sir=>\RC_Ch1_Timer:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\RC_Ch1_Timer:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\RC_Ch1_Timer:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\RC_Ch1_Timer:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\RC_Ch1_Timer:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\RC_Ch1_Timer:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cap0_1\, \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cap1_1\, \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RC_Ch1_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \RC_Ch1_Timer:TimerUDB:trig_reg\, \RC_Ch1_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\RC_Ch1_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\RC_Ch1_Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\RC_Ch1_Timer:TimerUDB:status_3\,
		f0_blk_stat=>\RC_Ch1_Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\RC_Ch1_Timer:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\RC_Ch1_Timer:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\RC_Ch1_Timer:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\RC_Ch1_Timer:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cap1_1\, \RC_Ch1_Timer:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\RC_Ch1_Timer:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\USBUART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_1010\);
\USBUART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dm_net_0\),
		analog=>\USBUART:Net_597\,
		io=>(\USBUART:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART:tmpINTERRUPT_0__Dm_net_0\);
\USBUART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dp_net_0\),
		analog=>\USBUART:Net_1000\,
		io=>(\USBUART:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART:Net_1010\);
\USBUART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART:Net_1000\,
		dm=>\USBUART:Net_597\,
		sof_int=>Net_323,
		arb_int=>\USBUART:Net_1889\,
		usb_int=>\USBUART:Net_1876\,
		ept_int=>(\USBUART:ep_int_8\, \USBUART:ep_int_7\, \USBUART:ep_int_6\, \USBUART:ep_int_5\,
			\USBUART:ep_int_4\, \USBUART:ep_int_3\, \USBUART:ep_int_2\, \USBUART:ep_int_1\,
			\USBUART:ep_int_0\),
		ord_int=>\USBUART:Net_95\,
		dma_req=>(\USBUART:dma_request_7\, \USBUART:dma_request_6\, \USBUART:dma_request_5\, \USBUART:dma_request_4\,
			\USBUART:dma_request_3\, \USBUART:dma_request_2\, \USBUART:dma_request_1\, \USBUART:dma_request_0\),
		dma_termin=>\USBUART:dma_terminate\);
\USBUART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_3\);
\USBUART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_2\);
\USBUART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_1\);
\USBUART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_0\);
\USBUART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_1876\);
\USBUART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_1889\);
\USBUART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_323);
RC_Ch2_Timer_Interrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1152);
RC_Ch2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"65c37a14-b020-409d-8793-bccaa6a550ab",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_1049,
		analog=>(open),
		io=>(tmpIO_0__RC_Ch2_net_0),
		siovref=>(tmpSIOVREF__RC_Ch2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RC_Ch2_net_0);
\RC_Ch2_Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>one,
		clock_out=>\RC_Ch2_Timer:TimerUDB:ClockOutFromEnBlock\);
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>one,
		clock_out=>\RC_Ch2_Timer:TimerUDB:Clk_Ctl_i\);
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\RC_Ch2_Timer:TimerUDB:Clk_Ctl_i\,
		control=>(\RC_Ch2_Timer:TimerUDB:control_7\, \RC_Ch2_Timer:TimerUDB:control_6\, \RC_Ch2_Timer:TimerUDB:control_5\, \RC_Ch2_Timer:TimerUDB:control_4\,
			\RC_Ch2_Timer:TimerUDB:control_3\, \RC_Ch2_Timer:TimerUDB:control_2\, MODIN6_1, MODIN6_0));
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\RC_Ch2_Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \RC_Ch2_Timer:TimerUDB:status_3\,
			\RC_Ch2_Timer:TimerUDB:status_2\, \RC_Ch2_Timer:TimerUDB:capt_int_temp\, \RC_Ch2_Timer:TimerUDB:status_tc\),
		interrupt=>Net_1152);
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RC_Ch2_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \RC_Ch2_Timer:TimerUDB:trig_reg\, \RC_Ch2_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\RC_Ch2_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\RC_Ch2_Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\RC_Ch2_Timer:TimerUDB:nc6\,
		f0_blk_stat=>\RC_Ch2_Timer:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\RC_Ch2_Timer:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\RC_Ch2_Timer:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\RC_Ch2_Timer:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\RC_Ch2_Timer:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cap0_1\, \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RC_Ch2_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \RC_Ch2_Timer:TimerUDB:trig_reg\, \RC_Ch2_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\RC_Ch2_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\RC_Ch2_Timer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\RC_Ch2_Timer:TimerUDB:nc5\,
		f0_blk_stat=>\RC_Ch2_Timer:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\RC_Ch2_Timer:TimerUDB:sT24:timerdp:carry0\,
		co=>\RC_Ch2_Timer:TimerUDB:sT24:timerdp:carry1\,
		sir=>\RC_Ch2_Timer:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\RC_Ch2_Timer:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\RC_Ch2_Timer:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\RC_Ch2_Timer:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\RC_Ch2_Timer:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\RC_Ch2_Timer:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cap0_1\, \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cap1_1\, \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RC_Ch2_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \RC_Ch2_Timer:TimerUDB:trig_reg\, \RC_Ch2_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\RC_Ch2_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\RC_Ch2_Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\RC_Ch2_Timer:TimerUDB:status_3\,
		f0_blk_stat=>\RC_Ch2_Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\RC_Ch2_Timer:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\RC_Ch2_Timer:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\RC_Ch2_Timer:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\RC_Ch2_Timer:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cap1_1\, \RC_Ch2_Timer:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\RC_Ch2_Timer:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Bus_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
Clock_Millis_Interrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1143);
Clock_Millis:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"00d6ce3b-42fb-40f3-b10e-0b7685f0b20b",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1143,
		dig_domain_out=>open);
RC_Ch1_Timer_Interrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1162);
\RC_Ch4_Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>one,
		clock_out=>\RC_Ch4_Timer:TimerUDB:ClockOutFromEnBlock\);
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>one,
		clock_out=>\RC_Ch4_Timer:TimerUDB:Clk_Ctl_i\);
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\RC_Ch4_Timer:TimerUDB:Clk_Ctl_i\,
		control=>(\RC_Ch4_Timer:TimerUDB:control_7\, \RC_Ch4_Timer:TimerUDB:control_6\, \RC_Ch4_Timer:TimerUDB:control_5\, \RC_Ch4_Timer:TimerUDB:control_4\,
			\RC_Ch4_Timer:TimerUDB:control_3\, \RC_Ch4_Timer:TimerUDB:control_2\, MODIN9_1, MODIN9_0));
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\RC_Ch4_Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \RC_Ch4_Timer:TimerUDB:status_3\,
			\RC_Ch4_Timer:TimerUDB:status_2\, \RC_Ch4_Timer:TimerUDB:capt_int_temp\, \RC_Ch4_Timer:TimerUDB:status_tc\),
		interrupt=>Net_1186);
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RC_Ch4_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \RC_Ch4_Timer:TimerUDB:trig_reg\, \RC_Ch4_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\RC_Ch4_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\RC_Ch4_Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\RC_Ch4_Timer:TimerUDB:nc6\,
		f0_blk_stat=>\RC_Ch4_Timer:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\RC_Ch4_Timer:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\RC_Ch4_Timer:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\RC_Ch4_Timer:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\RC_Ch4_Timer:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cap0_1\, \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RC_Ch4_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \RC_Ch4_Timer:TimerUDB:trig_reg\, \RC_Ch4_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\RC_Ch4_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\RC_Ch4_Timer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\RC_Ch4_Timer:TimerUDB:nc5\,
		f0_blk_stat=>\RC_Ch4_Timer:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\RC_Ch4_Timer:TimerUDB:sT24:timerdp:carry0\,
		co=>\RC_Ch4_Timer:TimerUDB:sT24:timerdp:carry1\,
		sir=>\RC_Ch4_Timer:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\RC_Ch4_Timer:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\RC_Ch4_Timer:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\RC_Ch4_Timer:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\RC_Ch4_Timer:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\RC_Ch4_Timer:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cap0_1\, \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cap1_1\, \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RC_Ch4_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \RC_Ch4_Timer:TimerUDB:trig_reg\, \RC_Ch4_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\RC_Ch4_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\RC_Ch4_Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\RC_Ch4_Timer:TimerUDB:status_3\,
		f0_blk_stat=>\RC_Ch4_Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\RC_Ch4_Timer:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\RC_Ch4_Timer:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\RC_Ch4_Timer:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\RC_Ch4_Timer:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cap1_1\, \RC_Ch4_Timer:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\RC_Ch4_Timer:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
RC_Ch4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"71170c2f-8956-4da1-9345-e086ddb03c94",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_1188,
		analog=>(open),
		io=>(tmpIO_0__RC_Ch4_net_0),
		siovref=>(tmpSIOVREF__RC_Ch4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RC_Ch4_net_0);
RC_Ch4_Timer_Interrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1186);
\RC_Ch3_Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>one,
		clock_out=>\RC_Ch3_Timer:TimerUDB:ClockOutFromEnBlock\);
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>one,
		clock_out=>\RC_Ch3_Timer:TimerUDB:Clk_Ctl_i\);
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\RC_Ch3_Timer:TimerUDB:Clk_Ctl_i\,
		control=>(\RC_Ch3_Timer:TimerUDB:control_7\, \RC_Ch3_Timer:TimerUDB:control_6\, \RC_Ch3_Timer:TimerUDB:control_5\, \RC_Ch3_Timer:TimerUDB:control_4\,
			\RC_Ch3_Timer:TimerUDB:control_3\, \RC_Ch3_Timer:TimerUDB:control_2\, \RC_Ch3_Timer:TimerUDB:control_1\, \RC_Ch3_Timer:TimerUDB:control_0\));
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\RC_Ch3_Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \RC_Ch3_Timer:TimerUDB:status_3\,
			\RC_Ch3_Timer:TimerUDB:status_2\, \RC_Ch3_Timer:TimerUDB:capt_int_temp\, \RC_Ch3_Timer:TimerUDB:status_tc\),
		interrupt=>Net_1193);
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RC_Ch3_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \RC_Ch3_Timer:TimerUDB:trig_reg\, \RC_Ch3_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\RC_Ch3_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\RC_Ch3_Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\RC_Ch3_Timer:TimerUDB:nc6\,
		f0_blk_stat=>\RC_Ch3_Timer:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\RC_Ch3_Timer:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\RC_Ch3_Timer:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\RC_Ch3_Timer:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\RC_Ch3_Timer:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cap0_1\, \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RC_Ch3_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \RC_Ch3_Timer:TimerUDB:trig_reg\, \RC_Ch3_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\RC_Ch3_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\RC_Ch3_Timer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\RC_Ch3_Timer:TimerUDB:nc5\,
		f0_blk_stat=>\RC_Ch3_Timer:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\RC_Ch3_Timer:TimerUDB:sT24:timerdp:carry0\,
		co=>\RC_Ch3_Timer:TimerUDB:sT24:timerdp:carry1\,
		sir=>\RC_Ch3_Timer:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\RC_Ch3_Timer:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\RC_Ch3_Timer:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\RC_Ch3_Timer:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\RC_Ch3_Timer:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\RC_Ch3_Timer:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cap0_1\, \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cap1_1\, \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RC_Ch3_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \RC_Ch3_Timer:TimerUDB:trig_reg\, \RC_Ch3_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\RC_Ch3_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\RC_Ch3_Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\RC_Ch3_Timer:TimerUDB:status_3\,
		f0_blk_stat=>\RC_Ch3_Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\RC_Ch3_Timer:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\RC_Ch3_Timer:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\RC_Ch3_Timer:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\RC_Ch3_Timer:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cap1_1\, \RC_Ch3_Timer:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\RC_Ch3_Timer:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
RC_Ch3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cfa21f5c-92b5-41ea-a4ab-d463666be88b",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_1195,
		analog=>(open),
		io=>(tmpIO_0__RC_Ch3_net_0),
		siovref=>(tmpSIOVREF__RC_Ch3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RC_Ch3_net_0);
RC_Ch3_Timer_Interrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1193);
\Motor_A_PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Motor_A_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_A_PWM:PWMUDB:min_kill_reg\);
\Motor_A_PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_A_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_A_PWM:PWMUDB:prevCapture\);
\Motor_A_PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_A_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_A_PWM:PWMUDB:trig_last\);
\Motor_A_PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Motor_A_PWM:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Motor_A_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_A_PWM:PWMUDB:runmode_enable\);
\Motor_A_PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Motor_A_PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Motor_A_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_A_PWM:PWMUDB:sc_kill_tmp\);
\Motor_A_PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Motor_A_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_A_PWM:PWMUDB:ltch_kill_reg\);
\Motor_A_PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Motor_A_PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Motor_A_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_A_PWM:PWMUDB:dith_count_1\);
\Motor_A_PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Motor_A_PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Motor_A_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_A_PWM:PWMUDB:dith_count_0\);
\Motor_A_PWM:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Motor_A_PWM:PWMUDB:cmp1_less\,
		clk=>\Motor_A_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_A_PWM:PWMUDB:prevCompare1\);
\Motor_A_PWM:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Motor_A_PWM:PWMUDB:cmp2_less\,
		clk=>\Motor_A_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_A_PWM:PWMUDB:prevCompare2\);
\Motor_A_PWM:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_A_PWM:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Motor_A_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_A_PWM:PWMUDB:status_0\);
\Motor_A_PWM:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_A_PWM:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Motor_A_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_A_PWM:PWMUDB:status_1\);
\Motor_A_PWM:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Motor_A_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_A_PWM:PWMUDB:status_5\);
\Motor_A_PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_A_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_A_PWM:PWMUDB:pwm_i_reg\);
\Motor_A_PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Motor_A_PWM:PWMUDB:pwm1_i\,
		clk=>\Motor_A_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_140);
\Motor_A_PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Motor_A_PWM:PWMUDB:pwm2_i\,
		clk=>\Motor_A_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_156);
\Motor_A_PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Motor_A_PWM:PWMUDB:status_2\,
		clk=>\Motor_A_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_A_PWM:PWMUDB:tc_i_reg\);
\RC_Ch1_Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_1164,
		clk=>\RC_Ch1_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch1_Timer:TimerUDB:capture_last\);
\RC_Ch1_Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\RC_Ch1_Timer:TimerUDB:status_tc\,
		clk=>\RC_Ch1_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch1_Timer:TimerUDB:tc_reg_i\);
\RC_Ch1_Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\RC_Ch1_Timer:TimerUDB:control_7\,
		clk=>\RC_Ch1_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch1_Timer:TimerUDB:hwEnable_reg\);
\RC_Ch1_Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\RC_Ch1_Timer:TimerUDB:capt_fifo_load\,
		clk=>\RC_Ch1_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch1_Timer:TimerUDB:capture_out_reg_i\);
\RC_Ch1_Timer:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\RC_Ch1_Timer:TimerUDB:int_capt_count_1\\D\,
		clk=>\RC_Ch1_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN2_1);
\RC_Ch1_Timer:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\RC_Ch1_Timer:TimerUDB:int_capt_count_0\\D\,
		clk=>\RC_Ch1_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN2_0);
\RC_Ch1_Timer:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\RC_Ch1_Timer:TimerUDB:capt_int_temp\\D\,
		clk=>\RC_Ch1_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch1_Timer:TimerUDB:capt_int_temp\);
\RC_Ch1_Timer:TimerUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_1164,
		clk=>\RC_Ch1_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch1_Timer:TimerUDB:trig_last\);
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\:cy_dff
	PORT MAP(d=>\RC_Ch1_Timer:TimerUDB:trig_rise_detected\\D\,
		clk=>\RC_Ch1_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch1_Timer:TimerUDB:trig_rise_detected\);
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\:cy_dff
	PORT MAP(d=>\RC_Ch1_Timer:TimerUDB:trig_fall_detected\\D\,
		clk=>\RC_Ch1_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch1_Timer:TimerUDB:trig_fall_detected\);
\RC_Ch2_Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_1049,
		clk=>\RC_Ch2_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch2_Timer:TimerUDB:capture_last\);
\RC_Ch2_Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\RC_Ch2_Timer:TimerUDB:status_tc\,
		clk=>\RC_Ch2_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch2_Timer:TimerUDB:tc_reg_i\);
\RC_Ch2_Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\RC_Ch2_Timer:TimerUDB:control_7\,
		clk=>\RC_Ch2_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch2_Timer:TimerUDB:hwEnable_reg\);
\RC_Ch2_Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\RC_Ch2_Timer:TimerUDB:capt_fifo_load\,
		clk=>\RC_Ch2_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch2_Timer:TimerUDB:capture_out_reg_i\);
\RC_Ch2_Timer:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\RC_Ch2_Timer:TimerUDB:int_capt_count_1\\D\,
		clk=>\RC_Ch2_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN5_1);
\RC_Ch2_Timer:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\RC_Ch2_Timer:TimerUDB:int_capt_count_0\\D\,
		clk=>\RC_Ch2_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN5_0);
\RC_Ch2_Timer:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\RC_Ch2_Timer:TimerUDB:capt_int_temp\\D\,
		clk=>\RC_Ch2_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch2_Timer:TimerUDB:capt_int_temp\);
\RC_Ch2_Timer:TimerUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_1049,
		clk=>\RC_Ch2_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch2_Timer:TimerUDB:trig_last\);
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\:cy_dff
	PORT MAP(d=>\RC_Ch2_Timer:TimerUDB:trig_rise_detected\\D\,
		clk=>\RC_Ch2_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch2_Timer:TimerUDB:trig_rise_detected\);
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\:cy_dff
	PORT MAP(d=>\RC_Ch2_Timer:TimerUDB:trig_fall_detected\\D\,
		clk=>\RC_Ch2_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch2_Timer:TimerUDB:trig_fall_detected\);
\RC_Ch4_Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_1188,
		clk=>\RC_Ch4_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch4_Timer:TimerUDB:capture_last\);
\RC_Ch4_Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\RC_Ch4_Timer:TimerUDB:status_tc\,
		clk=>\RC_Ch4_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch4_Timer:TimerUDB:tc_reg_i\);
\RC_Ch4_Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\RC_Ch4_Timer:TimerUDB:control_7\,
		clk=>\RC_Ch4_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch4_Timer:TimerUDB:hwEnable_reg\);
\RC_Ch4_Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\RC_Ch4_Timer:TimerUDB:capt_fifo_load\,
		clk=>\RC_Ch4_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch4_Timer:TimerUDB:capture_out_reg_i\);
\RC_Ch4_Timer:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\RC_Ch4_Timer:TimerUDB:int_capt_count_1\\D\,
		clk=>\RC_Ch4_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN8_1);
\RC_Ch4_Timer:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\RC_Ch4_Timer:TimerUDB:int_capt_count_0\\D\,
		clk=>\RC_Ch4_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN8_0);
\RC_Ch4_Timer:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\RC_Ch4_Timer:TimerUDB:capt_int_temp\\D\,
		clk=>\RC_Ch4_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch4_Timer:TimerUDB:capt_int_temp\);
\RC_Ch4_Timer:TimerUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_1188,
		clk=>\RC_Ch4_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch4_Timer:TimerUDB:trig_last\);
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\:cy_dff
	PORT MAP(d=>\RC_Ch4_Timer:TimerUDB:trig_rise_detected\\D\,
		clk=>\RC_Ch4_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch4_Timer:TimerUDB:trig_rise_detected\);
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\:cy_dff
	PORT MAP(d=>\RC_Ch4_Timer:TimerUDB:trig_fall_detected\\D\,
		clk=>\RC_Ch4_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch4_Timer:TimerUDB:trig_fall_detected\);
\RC_Ch3_Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_1195,
		clk=>\RC_Ch3_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch3_Timer:TimerUDB:capture_last\);
\RC_Ch3_Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\RC_Ch3_Timer:TimerUDB:status_tc\,
		clk=>\RC_Ch3_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch3_Timer:TimerUDB:tc_reg_i\);
\RC_Ch3_Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\RC_Ch3_Timer:TimerUDB:control_7\,
		clk=>\RC_Ch3_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch3_Timer:TimerUDB:hwEnable_reg\);
\RC_Ch3_Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\RC_Ch3_Timer:TimerUDB:capt_fifo_load\,
		clk=>\RC_Ch3_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch3_Timer:TimerUDB:capture_out_reg_i\);
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\RC_Ch3_Timer:TimerUDB:int_capt_count_1\\D\,
		clk=>\RC_Ch3_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch3_Timer:TimerUDB:int_capt_count_1\);
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\RC_Ch3_Timer:TimerUDB:int_capt_count_0\\D\,
		clk=>\RC_Ch3_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch3_Timer:TimerUDB:int_capt_count_0\);
\RC_Ch3_Timer:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\RC_Ch3_Timer:TimerUDB:capt_int_temp\\D\,
		clk=>\RC_Ch3_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch3_Timer:TimerUDB:capt_int_temp\);
\RC_Ch3_Timer:TimerUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_1195,
		clk=>\RC_Ch3_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch3_Timer:TimerUDB:trig_last\);
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\:cy_dff
	PORT MAP(d=>\RC_Ch3_Timer:TimerUDB:trig_rise_detected\\D\,
		clk=>\RC_Ch3_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch3_Timer:TimerUDB:trig_rise_detected\);
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\:cy_dff
	PORT MAP(d=>\RC_Ch3_Timer:TimerUDB:trig_fall_detected\\D\,
		clk=>\RC_Ch3_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\RC_Ch3_Timer:TimerUDB:trig_fall_detected\);

END R_T_L;
