VRAM.v,verilog,xil_defaultlib,../../../../Lab4.srcs/sources_1/ip/VRAM_1/sim/VRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
