arch                             	circuit        	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision              	vpr_status	hostname	rundir                                                                                                                                           	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time
k4_N10_memSize16384_memData64.xml	ch_intrinsics.v	common       	1.59                 	     	0.04           	9116        	4        	0.16          	-1          	-1          	33828      	-1      	-1         	72     	99    	1           	0       	v8.0.0-rc1-1520-g9ed9fa425	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_basic/basic_no_timing/run019/k4_N10_memSize16384_memData64.xml/ch_intrinsics.v/common	26496      	99                	130                	378                	508                  	1                 	260                 	302                   	13          	13           	169              	clb                      	auto       	0.05     	638                  	0.22      	34            	1654             	17                                    	3.33e+06              	2.28e+06             	450788.                          	2667.39                             	0.42                     
k4_N10_memSize16384_memData64.xml	diffeq1.v      	common       	4.95                 	     	0.02           	8744        	23       	0.22          	-1          	-1          	34276      	-1      	-1         	72     	162   	0           	5       	v8.0.0-rc1-1520-g9ed9fa425	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_basic/basic_no_timing/run019/k4_N10_memSize16384_memData64.xml/diffeq1.v/common      	33116      	162               	96                 	1214               	1147                 	1                 	676                 	335                   	13          	13           	169              	clb                      	auto       	0.15     	4324                 	0.49      	52            	9353             	13                                    	3.33e+06              	2.61e+06             	671819.                          	3975.26                             	3.00                     
