Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct  2 20:48:06 2023
| Host         : PHUMIPAT-C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nano_sc_system_timing_summary_routed.rpt -pb nano_sc_system_timing_summary_routed.pb -rpx nano_sc_system_timing_summary_routed.rpx -warn_on_violation
| Design       : nano_sc_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                10          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  256         
TIMING-16  Warning           Large setup violation                                      1000        
TIMING-18  Warning           Missing input or output delay                              12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (12)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: DATAMEM/SSMD/cd/cout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.028    -5609.719                   2227                11096        0.151        0.000                      0                11096        3.750        0.000                       0                  1197  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              -4.028    -5609.719                   2227                11096        0.151        0.000                      0                11096        3.750        0.000                       0                  1197  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :         2227  Failing Endpoints,  Worst Slack       -4.028ns,  Total Violation    -5609.719ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.028ns  (required time - arrival time)
  Source:                 CPU/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_1024_1279_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        13.085ns  (logic 3.485ns (26.634%)  route 9.600ns (73.366%))
  Logic Levels:           13  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.635     5.156    CPU/clock_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  CPU/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  CPU/pc_reg[6]_replica/Q
                         net (fo=15, routed)          0.837     6.449    CPU/REGFILE/p_address[6]_repN_alias
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.573 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          0.867     7.440    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA0
    SLICE_X60Y40         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.590 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.458     8.048    CPU/REGFILE/B[0]
    SLICE_X61Y37         LUT3 (Prop_lut3_I2_O)        0.328     8.376 r  CPU/REGFILE/S0_carry_i_8__0/O
                         net (fo=1, routed)           0.470     8.846    CPU/REGFILE/B_selected[0]
    SLICE_X58Y36         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     9.430 r  CPU/REGFILE/mem_reg_0_255_0_0_i_42/O[2]
                         net (fo=1, routed)           0.804    10.235    CPU/REGFILE/mem_reg_0_255_0_0_i_42_n_5
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.302    10.537 r  CPU/REGFILE/mem_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.000    10.537    CPU/REGFILE/mem_reg_0_255_0_0_i_26_n_0
    SLICE_X57Y32         MUXF7 (Prop_muxf7_I0_O)      0.212    10.749 r  CPU/REGFILE/mem_reg_0_255_0_0_i_8/O
                         net (fo=1067, routed)        2.200    12.948    DATAMEM/mem_reg_1024_1279_2_2/A2
    SLICE_X30Y41         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.299    13.247 r  DATAMEM/mem_reg_1024_1279_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.247    DATAMEM/mem_reg_1024_1279_2_2/OD
    SLICE_X30Y41         MUXF7 (Prop_muxf7_I0_O)      0.241    13.488 r  DATAMEM/mem_reg_1024_1279_2_2/F7.B/O
                         net (fo=1, routed)           0.000    13.488    DATAMEM/mem_reg_1024_1279_2_2/O0
    SLICE_X30Y41         MUXF8 (Prop_muxf8_I0_O)      0.098    13.586 r  DATAMEM/mem_reg_1024_1279_2_2/F8/O
                         net (fo=1, routed)           1.248    14.834    DATAMEM/mem_reg_1024_1279_2_2_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.319    15.153 r  DATAMEM/mem_reg_0_255_2_2_i_6/O
                         net (fo=1, routed)           0.622    15.776    CPU/REGFILE/mem_reg_0_255_2_2_i_2_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  CPU/REGFILE/mem_reg_0_255_2_2_i_3/O
                         net (fo=1, routed)           0.282    16.182    CPU/REGFILE/data_out0[2]
    SLICE_X61Y31         LUT4 (Prop_lut4_I1_O)        0.124    16.306 r  CPU/REGFILE/mem_reg_0_255_2_2_i_2/O
                         net (fo=1, routed)           0.312    16.618    CPU/REGFILE/mem_reg_0_255_2_2_i_2_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I2_O)        0.124    16.742 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1/O
                         net (fo=37, routed)          1.499    18.241    DATAMEM/mem_reg_1024_1279_2_2/D
    SLICE_X30Y41         RAMS64E                                      r  DATAMEM/mem_reg_1024_1279_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.444    14.785    DATAMEM/mem_reg_1024_1279_2_2/WCLK
    SLICE_X30Y41         RAMS64E                                      r  DATAMEM/mem_reg_1024_1279_2_2/RAMS64E_A/CLK
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X30Y41         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.213    DATAMEM/mem_reg_1024_1279_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.213    
                         arrival time                         -18.241    
  -------------------------------------------------------------------
                         slack                                 -4.028    

Slack (VIOLATED) :        -3.943ns  (required time - arrival time)
  Source:                 CPU/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_0_255_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        12.990ns  (logic 3.485ns (26.829%)  route 9.505ns (73.171%))
  Logic Levels:           13  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.635     5.156    CPU/clock_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  CPU/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  CPU/pc_reg[6]_replica/Q
                         net (fo=15, routed)          0.837     6.449    CPU/REGFILE/p_address[6]_repN_alias
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.573 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          0.867     7.440    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA0
    SLICE_X60Y40         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.590 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.458     8.048    CPU/REGFILE/B[0]
    SLICE_X61Y37         LUT3 (Prop_lut3_I2_O)        0.328     8.376 r  CPU/REGFILE/S0_carry_i_8__0/O
                         net (fo=1, routed)           0.470     8.846    CPU/REGFILE/B_selected[0]
    SLICE_X58Y36         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     9.430 r  CPU/REGFILE/mem_reg_0_255_0_0_i_42/O[2]
                         net (fo=1, routed)           0.804    10.235    CPU/REGFILE/mem_reg_0_255_0_0_i_42_n_5
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.302    10.537 r  CPU/REGFILE/mem_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.000    10.537    CPU/REGFILE/mem_reg_0_255_0_0_i_26_n_0
    SLICE_X57Y32         MUXF7 (Prop_muxf7_I0_O)      0.212    10.749 r  CPU/REGFILE/mem_reg_0_255_0_0_i_8/O
                         net (fo=1067, routed)        2.200    12.948    DATAMEM/mem_reg_1024_1279_2_2/A2
    SLICE_X30Y41         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.299    13.247 r  DATAMEM/mem_reg_1024_1279_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.247    DATAMEM/mem_reg_1024_1279_2_2/OD
    SLICE_X30Y41         MUXF7 (Prop_muxf7_I0_O)      0.241    13.488 r  DATAMEM/mem_reg_1024_1279_2_2/F7.B/O
                         net (fo=1, routed)           0.000    13.488    DATAMEM/mem_reg_1024_1279_2_2/O0
    SLICE_X30Y41         MUXF8 (Prop_muxf8_I0_O)      0.098    13.586 r  DATAMEM/mem_reg_1024_1279_2_2/F8/O
                         net (fo=1, routed)           1.248    14.834    DATAMEM/mem_reg_1024_1279_2_2_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.319    15.153 r  DATAMEM/mem_reg_0_255_2_2_i_6/O
                         net (fo=1, routed)           0.622    15.776    CPU/REGFILE/mem_reg_0_255_2_2_i_2_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  CPU/REGFILE/mem_reg_0_255_2_2_i_3/O
                         net (fo=1, routed)           0.282    16.182    CPU/REGFILE/data_out0[2]
    SLICE_X61Y31         LUT4 (Prop_lut4_I1_O)        0.124    16.306 r  CPU/REGFILE/mem_reg_0_255_2_2_i_2/O
                         net (fo=1, routed)           0.312    16.618    CPU/REGFILE/mem_reg_0_255_2_2_i_2_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I2_O)        0.124    16.742 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1/O
                         net (fo=37, routed)          1.404    18.146    DATAMEM/mem_reg_0_255_2_2/D
    SLICE_X30Y19         RAMS64E                                      r  DATAMEM/mem_reg_0_255_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.434    14.775    DATAMEM/mem_reg_0_255_2_2/WCLK
    SLICE_X30Y19         RAMS64E                                      r  DATAMEM/mem_reg_0_255_2_2/RAMS64E_A/CLK
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X30Y19         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.203    DATAMEM/mem_reg_0_255_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                         -18.146    
  -------------------------------------------------------------------
                         slack                                 -3.943    

Slack (VIOLATED) :        -3.887ns  (required time - arrival time)
  Source:                 CPU/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_0_255_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        12.940ns  (logic 3.790ns (29.289%)  route 9.150ns (70.711%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=3 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.635     5.156    CPU/clock_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  CPU/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  CPU/pc_reg[6]_replica/Q
                         net (fo=15, routed)          0.837     6.449    CPU/REGFILE/p_address[6]_repN_alias
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.573 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.213     7.786    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRC0
    SLICE_X60Y40         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.939 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.467     8.406    CPU/REGFILE/B[4]
    SLICE_X62Y38         LUT6 (Prop_lut6_I5_O)        0.331     8.737 r  CPU/REGFILE/S0_carry__0_i_8/O
                         net (fo=4, routed)           0.620     9.357    CPU/REGFILE/pc_reg[6][3]
    SLICE_X57Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.481 r  CPU/REGFILE/S0_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     9.481    CPU/ALU/mem_reg_0_255_0_0_i_22[0]
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.028 r  CPU/ALU/S0_carry__0/O[2]
                         net (fo=1, routed)           0.413    10.441    CPU/REGFILE/mem_reg_0_255_0_0_i_3_0[2]
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.302    10.743 r  CPU/REGFILE/mem_reg_0_255_0_0_i_18/O
                         net (fo=1, routed)           0.000    10.743    CPU/REGFILE/mem_reg_0_255_0_0_i_18_n_0
    SLICE_X57Y36         MUXF7 (Prop_muxf7_I0_O)      0.212    10.955 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=1573, routed)        2.184    13.139    DATAMEM/mem_reg_0_255_8_8/A6
    SLICE_X30Y14         MUXF7 (Prop_muxf7_S_O)       0.489    13.628 r  DATAMEM/mem_reg_0_255_8_8/F7.B/O
                         net (fo=1, routed)           0.000    13.628    DATAMEM/mem_reg_0_255_8_8/O0
    SLICE_X30Y14         MUXF8 (Prop_muxf8_I0_O)      0.098    13.726 r  DATAMEM/mem_reg_0_255_8_8/F8/O
                         net (fo=1, routed)           1.388    15.114    DATAMEM/mem_reg_0_255_8_8_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I5_O)        0.319    15.433 r  DATAMEM/mem_reg_0_255_8_8_i_5/O
                         net (fo=1, routed)           0.000    15.433    CPU/REGFILE/mem_reg_0_255_8_8_i_2_0
    SLICE_X51Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    15.645 r  CPU/REGFILE/mem_reg_0_255_8_8_i_3/O
                         net (fo=1, routed)           0.296    15.941    CPU/REGFILE/mem_reg_0_255_8_8_i_3_n_0
    SLICE_X51Y29         LUT6 (Prop_lut6_I1_O)        0.299    16.240 r  CPU/REGFILE/mem_reg_0_255_8_8_i_2/O
                         net (fo=1, routed)           0.283    16.523    CPU/REGFILE/mem_reg_0_255_8_8_i_2_n_0
    SLICE_X53Y29         LUT4 (Prop_lut4_I2_O)        0.124    16.647 r  CPU/REGFILE/mem_reg_0_255_8_8_i_1/O
                         net (fo=34, routed)          1.449    18.096    DATAMEM/mem_reg_0_255_8_8/D
    SLICE_X30Y14         RAMS64E                                      r  DATAMEM/mem_reg_0_255_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.440    14.781    DATAMEM/mem_reg_0_255_8_8/WCLK
    SLICE_X30Y14         RAMS64E                                      r  DATAMEM/mem_reg_0_255_8_8/RAMS64E_A/CLK
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X30Y14         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.209    DATAMEM/mem_reg_0_255_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                         -18.096    
  -------------------------------------------------------------------
                         slack                                 -3.887    

Slack (VIOLATED) :        -3.870ns  (required time - arrival time)
  Source:                 CPU/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_1792_2047_31_31/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        12.928ns  (logic 3.605ns (27.884%)  route 9.323ns (72.116%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.635     5.156    CPU/clock_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  CPU/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  CPU/pc_reg[6]_replica/Q
                         net (fo=15, routed)          0.837     6.449    CPU/REGFILE/p_address[6]_repN_alias
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.573 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.213     7.786    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRC0
    SLICE_X60Y40         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.939 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.467     8.406    CPU/REGFILE/B[4]
    SLICE_X62Y38         LUT6 (Prop_lut6_I5_O)        0.331     8.737 r  CPU/REGFILE/S0_carry__0_i_8/O
                         net (fo=4, routed)           0.465     9.202    CPU/ALU/B_selected[3]
    SLICE_X58Y37         LUT2 (Prop_lut2_I1_O)        0.124     9.326 r  CPU/ALU/mem_reg_0_255_0_0_i_51/O
                         net (fo=1, routed)           0.000     9.326    CPU/REGFILE/mem_reg_0_255_0_0_i_22_0[0]
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.932 r  CPU/REGFILE/mem_reg_0_255_0_0_i_37/O[3]
                         net (fo=1, routed)           0.961    10.893    CPU/REGFILE/mem_reg_0_255_0_0_i_37_n_4
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.306    11.199 r  CPU/REGFILE/mem_reg_0_255_0_0_i_16/O
                         net (fo=1, routed)           0.000    11.199    CPU/REGFILE/mem_reg_0_255_0_0_i_16_n_0
    SLICE_X55Y36         MUXF7 (Prop_muxf7_I0_O)      0.212    11.411 r  CPU/REGFILE/mem_reg_0_255_0_0_i_3/O
                         net (fo=1317, routed)        1.914    13.325    DATAMEM/mem_reg_1280_1535_31_31/A7
    SLICE_X30Y15         MUXF8 (Prop_muxf8_S_O)       0.458    13.783 r  DATAMEM/mem_reg_1280_1535_31_31/F8/O
                         net (fo=1, routed)           1.500    15.283    DATAMEM/mem_reg_1280_1535_31_31_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I3_O)        0.319    15.602 r  DATAMEM/mem_reg_0_255_31_31_i_6/O
                         net (fo=1, routed)           0.000    15.602    DATAMEM/mem_reg_0_255_31_31_i_6_n_0
    SLICE_X51Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    15.819 r  DATAMEM/mem_reg_0_255_31_31_i_3/O
                         net (fo=1, routed)           0.539    16.358    CPU/REGFILE/mem_reg_0_255_31_31_i_1_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.299    16.657 r  CPU/REGFILE/mem_reg_0_255_31_31_i_1_comp/O
                         net (fo=34, routed)          1.428    18.085    DATAMEM/mem_reg_1792_2047_31_31/D
    SLICE_X30Y47         RAMS64E                                      r  DATAMEM/mem_reg_1792_2047_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.446    14.787    DATAMEM/mem_reg_1792_2047_31_31/WCLK
    SLICE_X30Y47         RAMS64E                                      r  DATAMEM/mem_reg_1792_2047_31_31/RAMS64E_A/CLK
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X30Y47         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.215    DATAMEM/mem_reg_1792_2047_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.215    
                         arrival time                         -18.085    
  -------------------------------------------------------------------
                         slack                                 -3.870    

Slack (VIOLATED) :        -3.858ns  (required time - arrival time)
  Source:                 CPU/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_512_767_31_31/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        12.898ns  (logic 3.605ns (27.951%)  route 9.293ns (72.049%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.635     5.156    CPU/clock_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  CPU/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  CPU/pc_reg[6]_replica/Q
                         net (fo=15, routed)          0.837     6.449    CPU/REGFILE/p_address[6]_repN_alias
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.573 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.213     7.786    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRC0
    SLICE_X60Y40         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.939 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.467     8.406    CPU/REGFILE/B[4]
    SLICE_X62Y38         LUT6 (Prop_lut6_I5_O)        0.331     8.737 r  CPU/REGFILE/S0_carry__0_i_8/O
                         net (fo=4, routed)           0.465     9.202    CPU/ALU/B_selected[3]
    SLICE_X58Y37         LUT2 (Prop_lut2_I1_O)        0.124     9.326 r  CPU/ALU/mem_reg_0_255_0_0_i_51/O
                         net (fo=1, routed)           0.000     9.326    CPU/REGFILE/mem_reg_0_255_0_0_i_22_0[0]
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.932 r  CPU/REGFILE/mem_reg_0_255_0_0_i_37/O[3]
                         net (fo=1, routed)           0.961    10.893    CPU/REGFILE/mem_reg_0_255_0_0_i_37_n_4
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.306    11.199 r  CPU/REGFILE/mem_reg_0_255_0_0_i_16/O
                         net (fo=1, routed)           0.000    11.199    CPU/REGFILE/mem_reg_0_255_0_0_i_16_n_0
    SLICE_X55Y36         MUXF7 (Prop_muxf7_I0_O)      0.212    11.411 r  CPU/REGFILE/mem_reg_0_255_0_0_i_3/O
                         net (fo=1317, routed)        1.914    13.325    DATAMEM/mem_reg_1280_1535_31_31/A7
    SLICE_X30Y15         MUXF8 (Prop_muxf8_S_O)       0.458    13.783 r  DATAMEM/mem_reg_1280_1535_31_31/F8/O
                         net (fo=1, routed)           1.500    15.283    DATAMEM/mem_reg_1280_1535_31_31_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I3_O)        0.319    15.602 r  DATAMEM/mem_reg_0_255_31_31_i_6/O
                         net (fo=1, routed)           0.000    15.602    DATAMEM/mem_reg_0_255_31_31_i_6_n_0
    SLICE_X51Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    15.819 r  DATAMEM/mem_reg_0_255_31_31_i_3/O
                         net (fo=1, routed)           0.539    16.358    CPU/REGFILE/mem_reg_0_255_31_31_i_1_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.299    16.657 r  CPU/REGFILE/mem_reg_0_255_31_31_i_1_comp/O
                         net (fo=34, routed)          1.397    18.054    DATAMEM/mem_reg_512_767_31_31/D
    SLICE_X30Y50         RAMS64E                                      r  DATAMEM/mem_reg_512_767_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.436    14.777    DATAMEM/mem_reg_512_767_31_31/WCLK
    SLICE_X30Y50         RAMS64E                                      r  DATAMEM/mem_reg_512_767_31_31/RAMS64E_A/CLK
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.196    DATAMEM/mem_reg_512_767_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.196    
                         arrival time                         -18.054    
  -------------------------------------------------------------------
                         slack                                 -3.858    

Slack (VIOLATED) :        -3.831ns  (required time - arrival time)
  Source:                 CPU/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r2_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        13.440ns  (logic 3.886ns (28.910%)  route 9.555ns (71.090%))
  Logic Levels:           14  (CARRY4=1 LUT3=2 LUT4=1 LUT6=4 MUXF7=3 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.635     5.156    CPU/clock_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  CPU/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  CPU/pc_reg[6]_replica/Q
                         net (fo=15, routed)          0.837     6.449    CPU/REGFILE/p_address[6]_repN_alias
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.573 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          0.867     7.440    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA0
    SLICE_X60Y40         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.590 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.458     8.048    CPU/REGFILE/B[0]
    SLICE_X61Y37         LUT3 (Prop_lut3_I2_O)        0.328     8.376 r  CPU/REGFILE/S0_carry_i_8__0/O
                         net (fo=1, routed)           0.470     8.846    CPU/REGFILE/B_selected[0]
    SLICE_X58Y36         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     9.430 r  CPU/REGFILE/mem_reg_0_255_0_0_i_42/O[2]
                         net (fo=1, routed)           0.804    10.235    CPU/REGFILE/mem_reg_0_255_0_0_i_42_n_5
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.302    10.537 r  CPU/REGFILE/mem_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.000    10.537    CPU/REGFILE/mem_reg_0_255_0_0_i_26_n_0
    SLICE_X57Y32         MUXF7 (Prop_muxf7_I0_O)      0.212    10.749 r  CPU/REGFILE/mem_reg_0_255_0_0_i_8/O
                         net (fo=1067, routed)        1.971    12.719    DATAMEM/mem_reg_768_1023_18_18/A2
    SLICE_X52Y16         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.312    13.031 r  DATAMEM/mem_reg_768_1023_18_18/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.031    DATAMEM/mem_reg_768_1023_18_18/OC
    SLICE_X52Y16         MUXF7 (Prop_muxf7_I1_O)      0.247    13.278 r  DATAMEM/mem_reg_768_1023_18_18/F7.B/O
                         net (fo=1, routed)           0.000    13.278    DATAMEM/mem_reg_768_1023_18_18/O0
    SLICE_X52Y16         MUXF8 (Prop_muxf8_I0_O)      0.098    13.376 r  DATAMEM/mem_reg_768_1023_18_18/F8/O
                         net (fo=1, routed)           1.514    14.890    DATAMEM/mem_reg_768_1023_18_18_n_0
    SLICE_X54Y37         LUT6 (Prop_lut6_I0_O)        0.319    15.209 r  DATAMEM/mem_reg_0_255_18_18_i_5/O
                         net (fo=1, routed)           0.000    15.209    CPU/REGFILE/mem_reg_0_255_18_18_i_2_0
    SLICE_X54Y37         MUXF7 (Prop_muxf7_I0_O)      0.209    15.418 r  CPU/REGFILE/mem_reg_0_255_18_18_i_3/O
                         net (fo=1, routed)           0.452    15.871    CPU/REGFILE/mem_reg_0_255_18_18_i_3_n_0
    SLICE_X54Y37         LUT6 (Prop_lut6_I1_O)        0.297    16.168 r  CPU/REGFILE/mem_reg_0_255_18_18_i_2/O
                         net (fo=1, routed)           0.483    16.651    CPU/REGFILE/mem_reg_0_255_18_18_i_2_n_0
    SLICE_X55Y37         LUT4 (Prop_lut4_I2_O)        0.124    16.775 r  CPU/REGFILE/mem_reg_0_255_18_18_i_1/O
                         net (fo=34, routed)          0.676    17.451    CPU/REGFILE/d_data[18]
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.124    17.575 r  CPU/REGFILE/regs_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           1.022    18.597    CPU/REGFILE/regs_reg_r2_0_31_18_23/DIA0
    SLICE_X56Y60         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.441    14.782    CPU/REGFILE/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X56Y60         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X56Y60         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.765    CPU/REGFILE/regs_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -18.597    
  -------------------------------------------------------------------
                         slack                                 -3.831    

Slack (VIOLATED) :        -3.820ns  (required time - arrival time)
  Source:                 CPU/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_256_511_23_23/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        12.857ns  (logic 3.625ns (28.195%)  route 9.232ns (71.805%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.635     5.156    CPU/clock_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  CPU/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  CPU/pc_reg[6]_replica/Q
                         net (fo=15, routed)          0.837     6.449    CPU/REGFILE/p_address[6]_repN_alias
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.573 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.213     7.786    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRC0
    SLICE_X60Y40         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.939 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.467     8.406    CPU/REGFILE/B[4]
    SLICE_X62Y38         LUT6 (Prop_lut6_I5_O)        0.331     8.737 r  CPU/REGFILE/S0_carry__0_i_8/O
                         net (fo=4, routed)           0.465     9.202    CPU/ALU/B_selected[3]
    SLICE_X58Y37         LUT2 (Prop_lut2_I1_O)        0.124     9.326 r  CPU/ALU/mem_reg_0_255_0_0_i_51/O
                         net (fo=1, routed)           0.000     9.326    CPU/REGFILE/mem_reg_0_255_0_0_i_22_0[0]
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.932 r  CPU/REGFILE/mem_reg_0_255_0_0_i_37/O[3]
                         net (fo=1, routed)           0.961    10.893    CPU/REGFILE/mem_reg_0_255_0_0_i_37_n_4
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.306    11.199 r  CPU/REGFILE/mem_reg_0_255_0_0_i_16/O
                         net (fo=1, routed)           0.000    11.199    CPU/REGFILE/mem_reg_0_255_0_0_i_16_n_0
    SLICE_X55Y36         MUXF7 (Prop_muxf7_I0_O)      0.212    11.411 r  CPU/REGFILE/mem_reg_0_255_0_0_i_3/O
                         net (fo=1317, routed)        2.113    13.524    DATAMEM/mem_reg_256_511_23_23/A7
    SLICE_X30Y60         MUXF8 (Prop_muxf8_S_O)       0.458    13.982 r  DATAMEM/mem_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           1.438    15.420    DATAMEM/mem_reg_256_511_23_23_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I3_O)        0.319    15.739 r  DATAMEM/mem_reg_0_255_23_23_i_5/O
                         net (fo=1, routed)           0.000    15.739    CPU/REGFILE/mem_reg_0_255_23_23_i_2_0
    SLICE_X55Y41         MUXF7 (Prop_muxf7_I0_O)      0.238    15.977 r  CPU/REGFILE/mem_reg_0_255_23_23_i_3/O
                         net (fo=3, routed)           1.384    17.361    CPU/REGFILE/mem_reg_0_255_23_23_i_3_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I5_O)        0.298    17.659 r  CPU/REGFILE/mem_reg_0_255_23_23_i_1_comp_replica_1/O
                         net (fo=4, routed)           0.354    18.013    DATAMEM/mem_reg_256_511_23_23/D
    SLICE_X30Y60         RAMS64E                                      r  DATAMEM/mem_reg_256_511_23_23/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.433    14.774    DATAMEM/mem_reg_256_511_23_23/WCLK
    SLICE_X30Y60         RAMS64E                                      r  DATAMEM/mem_reg_256_511_23_23/RAMS64E_A/CLK
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X30Y60         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.193    DATAMEM/mem_reg_256_511_23_23/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.193    
                         arrival time                         -18.013    
  -------------------------------------------------------------------
                         slack                                 -3.820    

Slack (VIOLATED) :        -3.800ns  (required time - arrival time)
  Source:                 CPU/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_0_255_27_27/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        12.839ns  (logic 3.773ns (29.387%)  route 9.066ns (70.613%))
  Logic Levels:           13  (CARRY4=1 LUT3=1 LUT4=1 LUT6=4 MUXF7=3 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.635     5.156    CPU/clock_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  CPU/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  CPU/pc_reg[6]_replica/Q
                         net (fo=15, routed)          0.837     6.449    CPU/REGFILE/p_address[6]_repN_alias
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.573 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          0.867     7.440    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA0
    SLICE_X60Y40         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.590 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.458     8.048    CPU/REGFILE/B[0]
    SLICE_X61Y37         LUT3 (Prop_lut3_I2_O)        0.328     8.376 r  CPU/REGFILE/S0_carry_i_8__0/O
                         net (fo=1, routed)           0.470     8.846    CPU/REGFILE/B_selected[0]
    SLICE_X58Y36         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     9.430 r  CPU/REGFILE/mem_reg_0_255_0_0_i_42/O[2]
                         net (fo=1, routed)           0.804    10.235    CPU/REGFILE/mem_reg_0_255_0_0_i_42_n_5
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.302    10.537 r  CPU/REGFILE/mem_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.000    10.537    CPU/REGFILE/mem_reg_0_255_0_0_i_26_n_0
    SLICE_X57Y32         MUXF7 (Prop_muxf7_I0_O)      0.212    10.749 r  CPU/REGFILE/mem_reg_0_255_0_0_i_8/O
                         net (fo=1067, routed)        2.429    13.178    DATAMEM/mem_reg_0_255_27_27/A2
    SLICE_X30Y55         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.299    13.477 r  DATAMEM/mem_reg_0_255_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.477    DATAMEM/mem_reg_0_255_27_27/OD
    SLICE_X30Y55         MUXF7 (Prop_muxf7_I0_O)      0.241    13.718 r  DATAMEM/mem_reg_0_255_27_27/F7.B/O
                         net (fo=1, routed)           0.000    13.718    DATAMEM/mem_reg_0_255_27_27/O0
    SLICE_X30Y55         MUXF8 (Prop_muxf8_I0_O)      0.098    13.816 r  DATAMEM/mem_reg_0_255_27_27/F8/O
                         net (fo=1, routed)           1.140    14.956    DATAMEM/mem_reg_0_255_27_27_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.319    15.275 r  DATAMEM/mem_reg_0_255_27_27_i_5/O
                         net (fo=1, routed)           0.000    15.275    DATAMEM/mem_reg_0_255_27_27_i_5_n_0
    SLICE_X51Y42         MUXF7 (Prop_muxf7_I0_O)      0.238    15.513 r  DATAMEM/mem_reg_0_255_27_27_i_3/O
                         net (fo=1, routed)           0.343    15.856    CPU/REGFILE/mem_reg_0_255_27_27_i_1_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I1_O)        0.298    16.154 r  CPU/REGFILE/mem_reg_0_255_27_27_i_2/O
                         net (fo=1, routed)           0.286    16.440    CPU/REGFILE/mem_reg_0_255_27_27_i_2_n_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I2_O)        0.124    16.564 r  CPU/REGFILE/mem_reg_0_255_27_27_i_1/O
                         net (fo=34, routed)          1.431    17.995    DATAMEM/mem_reg_0_255_27_27/D
    SLICE_X30Y55         RAMS64E                                      r  DATAMEM/mem_reg_0_255_27_27/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.435    14.776    DATAMEM/mem_reg_0_255_27_27/WCLK
    SLICE_X30Y55         RAMS64E                                      r  DATAMEM/mem_reg_0_255_27_27/RAMS64E_A/CLK
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X30Y55         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.195    DATAMEM/mem_reg_0_255_27_27/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -17.995    
  -------------------------------------------------------------------
                         slack                                 -3.800    

Slack (VIOLATED) :        -3.788ns  (required time - arrival time)
  Source:                 CPU/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_1280_1535_31_31/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        12.840ns  (logic 3.605ns (28.077%)  route 9.235ns (71.923%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.635     5.156    CPU/clock_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  CPU/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  CPU/pc_reg[6]_replica/Q
                         net (fo=15, routed)          0.837     6.449    CPU/REGFILE/p_address[6]_repN_alias
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.573 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.213     7.786    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRC0
    SLICE_X60Y40         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.939 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.467     8.406    CPU/REGFILE/B[4]
    SLICE_X62Y38         LUT6 (Prop_lut6_I5_O)        0.331     8.737 r  CPU/REGFILE/S0_carry__0_i_8/O
                         net (fo=4, routed)           0.465     9.202    CPU/ALU/B_selected[3]
    SLICE_X58Y37         LUT2 (Prop_lut2_I1_O)        0.124     9.326 r  CPU/ALU/mem_reg_0_255_0_0_i_51/O
                         net (fo=1, routed)           0.000     9.326    CPU/REGFILE/mem_reg_0_255_0_0_i_22_0[0]
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.932 r  CPU/REGFILE/mem_reg_0_255_0_0_i_37/O[3]
                         net (fo=1, routed)           0.961    10.893    CPU/REGFILE/mem_reg_0_255_0_0_i_37_n_4
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.306    11.199 r  CPU/REGFILE/mem_reg_0_255_0_0_i_16/O
                         net (fo=1, routed)           0.000    11.199    CPU/REGFILE/mem_reg_0_255_0_0_i_16_n_0
    SLICE_X55Y36         MUXF7 (Prop_muxf7_I0_O)      0.212    11.411 r  CPU/REGFILE/mem_reg_0_255_0_0_i_3/O
                         net (fo=1317, routed)        1.914    13.325    DATAMEM/mem_reg_1280_1535_31_31/A7
    SLICE_X30Y15         MUXF8 (Prop_muxf8_S_O)       0.458    13.783 r  DATAMEM/mem_reg_1280_1535_31_31/F8/O
                         net (fo=1, routed)           1.500    15.283    DATAMEM/mem_reg_1280_1535_31_31_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I3_O)        0.319    15.602 r  DATAMEM/mem_reg_0_255_31_31_i_6/O
                         net (fo=1, routed)           0.000    15.602    DATAMEM/mem_reg_0_255_31_31_i_6_n_0
    SLICE_X51Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    15.819 r  DATAMEM/mem_reg_0_255_31_31_i_3/O
                         net (fo=1, routed)           0.539    16.358    CPU/REGFILE/mem_reg_0_255_31_31_i_1_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.299    16.657 r  CPU/REGFILE/mem_reg_0_255_31_31_i_1_comp/O
                         net (fo=34, routed)          1.339    17.996    DATAMEM/mem_reg_1280_1535_31_31/D
    SLICE_X30Y15         RAMS64E                                      r  DATAMEM/mem_reg_1280_1535_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.439    14.780    DATAMEM/mem_reg_1280_1535_31_31/WCLK
    SLICE_X30Y15         RAMS64E                                      r  DATAMEM/mem_reg_1280_1535_31_31/RAMS64E_A/CLK
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X30Y15         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.208    DATAMEM/mem_reg_1280_1535_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                         -17.996    
  -------------------------------------------------------------------
                         slack                                 -3.788    

Slack (VIOLATED) :        -3.784ns  (required time - arrival time)
  Source:                 CPU/pc_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_0_255_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        12.825ns  (logic 3.461ns (26.987%)  route 9.364ns (73.013%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT6=5 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.635     5.156    CPU/clock_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  CPU/pc_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  CPU/pc_reg[6]_replica/Q
                         net (fo=15, routed)          0.837     6.449    CPU/REGFILE/p_address[6]_repN_alias
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.573 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.213     7.786    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRC0
    SLICE_X60Y40         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.939 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.467     8.406    CPU/REGFILE/B[4]
    SLICE_X62Y38         LUT6 (Prop_lut6_I5_O)        0.331     8.737 r  CPU/REGFILE/S0_carry__0_i_8/O
                         net (fo=4, routed)           0.465     9.202    CPU/ALU/B_selected[3]
    SLICE_X58Y37         LUT2 (Prop_lut2_I1_O)        0.124     9.326 r  CPU/ALU/mem_reg_0_255_0_0_i_51/O
                         net (fo=1, routed)           0.000     9.326    CPU/REGFILE/mem_reg_0_255_0_0_i_22_0[0]
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.932 r  CPU/REGFILE/mem_reg_0_255_0_0_i_37/O[3]
                         net (fo=1, routed)           0.961    10.893    CPU/REGFILE/mem_reg_0_255_0_0_i_37_n_4
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.306    11.199 r  CPU/REGFILE/mem_reg_0_255_0_0_i_16/O
                         net (fo=1, routed)           0.000    11.199    CPU/REGFILE/mem_reg_0_255_0_0_i_16_n_0
    SLICE_X55Y36         MUXF7 (Prop_muxf7_I0_O)      0.212    11.411 r  CPU/REGFILE/mem_reg_0_255_0_0_i_3/O
                         net (fo=1317, routed)        1.611    13.022    DATAMEM/mem_reg_1792_2047_1_1/A7
    SLICE_X42Y22         MUXF8 (Prop_muxf8_S_O)       0.458    13.480 r  DATAMEM/mem_reg_1792_2047_1_1/F8/O
                         net (fo=1, routed)           1.048    14.528    DATAMEM/mem_reg_1792_2047_1_1_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.319    14.847 r  DATAMEM/mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.686    15.532    CPU/REGFILE/mem_reg_0_255_1_1_i_2_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I3_O)        0.124    15.656 r  CPU/REGFILE/mem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.402    16.059    CPU/REGFILE/data_out0[1]
    SLICE_X61Y27         LUT4 (Prop_lut4_I1_O)        0.124    16.183 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.263    16.446    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X61Y27         LUT4 (Prop_lut4_I2_O)        0.124    16.570 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=37, routed)          1.411    17.981    DATAMEM/mem_reg_0_255_1_1/D
    SLICE_X30Y25         RAMS64E                                      r  DATAMEM/mem_reg_0_255_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.428    14.769    DATAMEM/mem_reg_0_255_1_1/WCLK
    SLICE_X30Y25         RAMS64E                                      r  DATAMEM/mem_reg_0_255_1_1/RAMS64E_A/CLK
                         clock pessimism              0.188    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X30Y25         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.197    DATAMEM/mem_reg_0_255_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.197    
                         arrival time                         -17.981    
  -------------------------------------------------------------------
                         slack                                 -3.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DATAMEM/SSMD/cd/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/SSMD/cd/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.591     1.474    DATAMEM/SSMD/cd/clock_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  DATAMEM/SSMD/cd/counter_reg[18]/Q
                         net (fo=2, routed)           0.069     1.685    DATAMEM/SSMD/cd/counter_reg[18]
    SLICE_X62Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.730 r  DATAMEM/SSMD/cd/cout_i_1/O
                         net (fo=1, routed)           0.000     1.730    DATAMEM/SSMD/cd/cout_i_1_n_0
    SLICE_X62Y14         FDRE                                         r  DATAMEM/SSMD/cd/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.861     1.988    DATAMEM/SSMD/cd/clock_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  DATAMEM/SSMD/cd/cout_reg/C
                         clock pessimism             -0.501     1.487    
    SLICE_X62Y14         FDRE (Hold_fdre_C_D)         0.091     1.578    DATAMEM/SSMD/cd/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DATAMEM/SSMD/cd/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/SSMD/cd/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.592     1.475    DATAMEM/SSMD/cd/clock_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  DATAMEM/SSMD/cd/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.724    DATAMEM/SSMD/cd/counter_reg_n_0_[11]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  DATAMEM/SSMD/cd/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    DATAMEM/SSMD/cd/counter_reg[8]_i_1_n_4
    SLICE_X63Y12         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.862     1.989    DATAMEM/SSMD/cd/clock_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[11]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X63Y12         FDRE (Hold_fdre_C_D)         0.105     1.580    DATAMEM/SSMD/cd/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DATAMEM/SSMD/cd/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/SSMD/cd/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.591     1.474    DATAMEM/SSMD/cd/clock_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  DATAMEM/SSMD/cd/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.723    DATAMEM/SSMD/cd/counter_reg_n_0_[15]
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  DATAMEM/SSMD/cd/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    DATAMEM/SSMD/cd/counter_reg[12]_i_1_n_4
    SLICE_X63Y13         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.861     1.988    DATAMEM/SSMD/cd/clock_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y13         FDRE (Hold_fdre_C_D)         0.105     1.579    DATAMEM/SSMD/cd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DATAMEM/SSMD/cd/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/SSMD/cd/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.593     1.476    DATAMEM/SSMD/cd/clock_IBUF_BUFG
    SLICE_X63Y10         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DATAMEM/SSMD/cd/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.725    DATAMEM/SSMD/cd/counter_reg_n_0_[3]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  DATAMEM/SSMD/cd/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    DATAMEM/SSMD/cd/counter_reg[0]_i_1_n_4
    SLICE_X63Y10         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.864     1.991    DATAMEM/SSMD/cd/clock_IBUF_BUFG
    SLICE_X63Y10         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y10         FDRE (Hold_fdre_C_D)         0.105     1.581    DATAMEM/SSMD/cd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DATAMEM/SSMD/cd/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/SSMD/cd/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.593     1.476    DATAMEM/SSMD/cd/clock_IBUF_BUFG
    SLICE_X63Y11         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DATAMEM/SSMD/cd/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.725    DATAMEM/SSMD/cd/counter_reg_n_0_[7]
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  DATAMEM/SSMD/cd/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    DATAMEM/SSMD/cd/counter_reg[4]_i_1_n_4
    SLICE_X63Y11         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.864     1.991    DATAMEM/SSMD/cd/clock_IBUF_BUFG
    SLICE_X63Y11         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y11         FDRE (Hold_fdre_C_D)         0.105     1.581    DATAMEM/SSMD/cd/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DATAMEM/SSMD/cd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/SSMD/cd/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.592     1.475    DATAMEM/SSMD/cd/clock_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  DATAMEM/SSMD/cd/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.721    DATAMEM/SSMD/cd/counter_reg_n_0_[8]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.836 r  DATAMEM/SSMD/cd/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.836    DATAMEM/SSMD/cd/counter_reg[8]_i_1_n_7
    SLICE_X63Y12         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.862     1.989    DATAMEM/SSMD/cd/clock_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[8]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X63Y12         FDRE (Hold_fdre_C_D)         0.105     1.580    DATAMEM/SSMD/cd/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DATAMEM/SSMD/cd/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/SSMD/cd/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.591     1.474    DATAMEM/SSMD/cd/clock_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  DATAMEM/SSMD/cd/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.720    DATAMEM/SSMD/cd/counter_reg_n_0_[12]
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  DATAMEM/SSMD/cd/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    DATAMEM/SSMD/cd/counter_reg[12]_i_1_n_7
    SLICE_X63Y13         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.861     1.988    DATAMEM/SSMD/cd/clock_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[12]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y13         FDRE (Hold_fdre_C_D)         0.105     1.579    DATAMEM/SSMD/cd/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DATAMEM/SSMD/cd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/SSMD/cd/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.591     1.474    DATAMEM/SSMD/cd/clock_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  DATAMEM/SSMD/cd/counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.720    DATAMEM/SSMD/cd/counter_reg_n_0_[16]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  DATAMEM/SSMD/cd/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    DATAMEM/SSMD/cd/counter_reg[16]_i_1_n_7
    SLICE_X63Y14         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.861     1.988    DATAMEM/SSMD/cd/clock_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[16]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    DATAMEM/SSMD/cd/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DATAMEM/SSMD/cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/SSMD/cd/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.593     1.476    DATAMEM/SSMD/cd/clock_IBUF_BUFG
    SLICE_X63Y11         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DATAMEM/SSMD/cd/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.722    DATAMEM/SSMD/cd/counter_reg_n_0_[4]
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  DATAMEM/SSMD/cd/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.837    DATAMEM/SSMD/cd/counter_reg[4]_i_1_n_7
    SLICE_X63Y11         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.864     1.991    DATAMEM/SSMD/cd/clock_IBUF_BUFG
    SLICE_X63Y11         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y11         FDRE (Hold_fdre_C_D)         0.105     1.581    DATAMEM/SSMD/cd/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DATAMEM/SSMD/cd/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/SSMD/cd/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.592     1.475    DATAMEM/SSMD/cd/clock_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  DATAMEM/SSMD/cd/counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.726    DATAMEM/SSMD/cd/counter_reg_n_0_[10]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.837 r  DATAMEM/SSMD/cd/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    DATAMEM/SSMD/cd/counter_reg[8]_i_1_n_5
    SLICE_X63Y12         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.862     1.989    DATAMEM/SSMD/cd/clock_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  DATAMEM/SSMD/cd/counter_reg[10]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X63Y12         FDRE (Hold_fdre_C_D)         0.105     1.580    DATAMEM/SSMD/cd/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y36   CPU/c_flag_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y38   CPU/pc_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y39   CPU/pc_reg[2]_replica/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y38   CPU/pc_reg[2]_replica_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y38   CPU/pc_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y40   CPU/pc_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y39   CPU/pc_reg[4]_replica/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y38   CPU/pc_reg[4]_replica_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y40   CPU/pc_reg[5]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y37   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y37   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y37   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y37   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y37   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y37   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y37   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y37   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y37   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y37   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y37   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y37   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y37   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y37   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y37   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y37   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y37   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y37   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y37   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y37   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DATAMEM/SSMD/HEX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.300ns  (logic 4.314ns (59.102%)  route 2.986ns (40.898%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  DATAMEM/SSMD/HEX_reg[0]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/SSMD/HEX_reg[0]/Q
                         net (fo=7, routed)           1.118     1.574    DATAMEM/SSMD/ss/Q[0]
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.152     1.726 r  DATAMEM/SSMD/ss/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.868     3.594    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706     7.300 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.300    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/SSMD/HEX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.272ns  (logic 4.111ns (56.540%)  route 3.160ns (43.460%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  DATAMEM/SSMD/HEX_reg[0]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/SSMD/HEX_reg[0]/Q
                         net (fo=7, routed)           1.120     1.576    DATAMEM/SSMD/ss/Q[0]
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.124     1.700 r  DATAMEM/SSMD/ss/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.040     3.740    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.272 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.272    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/SSMD/HEX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.199ns  (logic 4.339ns (60.271%)  route 2.860ns (39.729%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  DATAMEM/SSMD/HEX_reg[0]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/SSMD/HEX_reg[0]/Q
                         net (fo=7, routed)           1.020     1.476    DATAMEM/SSMD/ss/Q[0]
    SLICE_X63Y21         LUT4 (Prop_lut4_I3_O)        0.152     1.628 r  DATAMEM/SSMD/ss/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.841     3.468    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731     7.199 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.199    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/SSMD/HEX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.167ns  (logic 4.352ns (60.715%)  route 2.816ns (39.285%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  DATAMEM/SSMD/HEX_reg[0]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/SSMD/HEX_reg[0]/Q
                         net (fo=7, routed)           1.019     1.475    DATAMEM/SSMD/ss/Q[0]
    SLICE_X63Y21         LUT4 (Prop_lut4_I2_O)        0.152     1.627 r  DATAMEM/SSMD/ss/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.797     3.424    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     7.167 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.167    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/SSMD/HEX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.032ns  (logic 4.091ns (58.169%)  route 2.942ns (41.831%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  DATAMEM/SSMD/HEX_reg[0]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/SSMD/HEX_reg[0]/Q
                         net (fo=7, routed)           1.020     1.476    DATAMEM/SSMD/ss/Q[0]
    SLICE_X63Y21         LUT4 (Prop_lut4_I2_O)        0.124     1.600 r  DATAMEM/SSMD/ss/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.922     3.522    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.032 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.032    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/SSMD/HEX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.021ns  (logic 4.100ns (58.396%)  route 2.921ns (41.604%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  DATAMEM/SSMD/HEX_reg[0]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/SSMD/HEX_reg[0]/Q
                         net (fo=7, routed)           1.118     1.574    DATAMEM/SSMD/ss/Q[0]
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.124     1.698 r  DATAMEM/SSMD/ss/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.803     3.501    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.021 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.021    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/SSMD/HEX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.804ns  (logic 4.115ns (60.484%)  route 2.689ns (39.516%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  DATAMEM/SSMD/HEX_reg[0]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DATAMEM/SSMD/HEX_reg[0]/Q
                         net (fo=7, routed)           1.019     1.475    DATAMEM/SSMD/ss/Q[0]
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.124     1.599 r  DATAMEM/SSMD/ss/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.670     3.269    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.804 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.804    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/SSMD/an_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.998ns  (logic 4.101ns (68.378%)  route 1.897ns (31.622%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  DATAMEM/SSMD/an_reg[3]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  DATAMEM/SSMD/an_reg[3]/Q
                         net (fo=1, routed)           1.897     2.316    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.682     5.998 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.998    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/SSMD/an_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.987ns  (logic 4.093ns (68.367%)  route 1.894ns (31.633%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  DATAMEM/SSMD/an_reg[1]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  DATAMEM/SSMD/an_reg[1]/Q
                         net (fo=1, routed)           1.894     2.313    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.674     5.987 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.987    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/SSMD/an_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.906ns  (logic 3.959ns (67.031%)  route 1.947ns (32.969%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  DATAMEM/SSMD/an_reg[0]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/SSMD/an_reg[0]/Q
                         net (fo=1, routed)           1.947     2.403    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     5.906 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.906    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DATAMEM/SSMD/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/SSMD/HEX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.436%)  route 0.176ns (48.564%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  DATAMEM/SSMD/counter_reg[0]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DATAMEM/SSMD/counter_reg[0]/Q
                         net (fo=10, routed)          0.176     0.317    DATAMEM/SSMD/counter[0]
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.362 r  DATAMEM/SSMD/HEX[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    DATAMEM/SSMD/HEX[1]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  DATAMEM/SSMD/HEX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/SSMD/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/SSMD/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  DATAMEM/SSMD/counter_reg[0]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DATAMEM/SSMD/counter_reg[0]/Q
                         net (fo=10, routed)          0.193     0.334    DATAMEM/SSMD/counter[0]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.042     0.376 r  DATAMEM/SSMD/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.376    DATAMEM/SSMD/counter[1]_i_1_n_0
    SLICE_X65Y21         FDRE                                         r  DATAMEM/SSMD/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/SSMD/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/SSMD/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  DATAMEM/SSMD/counter_reg[0]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DATAMEM/SSMD/counter_reg[0]/Q
                         net (fo=10, routed)          0.193     0.334    DATAMEM/SSMD/counter[0]
    SLICE_X65Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.379 r  DATAMEM/SSMD/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.379    DATAMEM/SSMD/counter[0]_i_1_n_0
    SLICE_X65Y21         FDRE                                         r  DATAMEM/SSMD/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/SSMD/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/SSMD/an_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.227ns (54.035%)  route 0.193ns (45.965%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  DATAMEM/SSMD/counter_reg[1]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  DATAMEM/SSMD/counter_reg[1]/Q
                         net (fo=9, routed)           0.193     0.321    DATAMEM/SSMD/counter[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.099     0.420 r  DATAMEM/SSMD/an[2]_i_1/O
                         net (fo=1, routed)           0.000     0.420    DATAMEM/SSMD/an[2]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  DATAMEM/SSMD/an_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/SSMD/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/SSMD/an_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.231ns (54.469%)  route 0.193ns (45.531%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  DATAMEM/SSMD/counter_reg[1]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  DATAMEM/SSMD/counter_reg[1]/Q
                         net (fo=9, routed)           0.193     0.321    DATAMEM/SSMD/counter[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.103     0.424 r  DATAMEM/SSMD/an[3]_i_1/O
                         net (fo=1, routed)           0.000     0.424    DATAMEM/SSMD/an[3]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  DATAMEM/SSMD/an_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/SSMD/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/SSMD/HEX_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.186ns (42.880%)  route 0.248ns (57.120%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  DATAMEM/SSMD/counter_reg[0]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DATAMEM/SSMD/counter_reg[0]/Q
                         net (fo=10, routed)          0.248     0.389    DATAMEM/SSMD/counter[0]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.045     0.434 r  DATAMEM/SSMD/HEX[3]_i_1/O
                         net (fo=1, routed)           0.000     0.434    DATAMEM/SSMD/HEX[3]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  DATAMEM/SSMD/HEX_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/SSMD/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/SSMD/HEX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.227ns (49.625%)  route 0.230ns (50.375%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  DATAMEM/SSMD/counter_reg[1]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DATAMEM/SSMD/counter_reg[1]/Q
                         net (fo=9, routed)           0.230     0.358    DATAMEM/SSMD/counter[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.099     0.457 r  DATAMEM/SSMD/HEX[0]_i_1/O
                         net (fo=1, routed)           0.000     0.457    DATAMEM/SSMD/HEX[0]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  DATAMEM/SSMD/HEX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/SSMD/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/SSMD/an_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.227ns (48.083%)  route 0.245ns (51.917%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  DATAMEM/SSMD/counter_reg[1]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DATAMEM/SSMD/counter_reg[1]/Q
                         net (fo=9, routed)           0.245     0.373    DATAMEM/SSMD/counter[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.099     0.472 r  DATAMEM/SSMD/an[0]_i_1/O
                         net (fo=1, routed)           0.000     0.472    DATAMEM/SSMD/an[0]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  DATAMEM/SSMD/an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/SSMD/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/SSMD/an_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.228ns (48.193%)  route 0.245ns (51.807%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  DATAMEM/SSMD/counter_reg[1]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DATAMEM/SSMD/counter_reg[1]/Q
                         net (fo=9, routed)           0.245     0.373    DATAMEM/SSMD/counter[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.100     0.473 r  DATAMEM/SSMD/an[1]_i_1/O
                         net (fo=1, routed)           0.000     0.473    DATAMEM/SSMD/an[1]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  DATAMEM/SSMD/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/SSMD/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/SSMD/HEX_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.227ns (42.347%)  route 0.309ns (57.653%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  DATAMEM/SSMD/counter_reg[1]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DATAMEM/SSMD/counter_reg[1]/Q
                         net (fo=9, routed)           0.309     0.437    DATAMEM/SSMD/counter[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.099     0.536 r  DATAMEM/SSMD/HEX[2]_i_1/O
                         net (fo=1, routed)           0.000     0.536    DATAMEM/SSMD/HEX[2]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  DATAMEM/SSMD/HEX_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DATAMEM/sevenSegmentInp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/SSMD/HEX_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.585ns  (logic 0.580ns (36.596%)  route 1.005ns (63.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.620     5.141    DATAMEM/clock_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  DATAMEM/sevenSegmentInp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  DATAMEM/sevenSegmentInp_reg[14]/Q
                         net (fo=2, routed)           1.005     6.602    DATAMEM/SSMD/Q[14]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.726 r  DATAMEM/SSMD/HEX[2]_i_1/O
                         net (fo=1, routed)           0.000     6.726    DATAMEM/SSMD/HEX[2]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  DATAMEM/SSMD/HEX_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/sevenSegmentInp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/SSMD/HEX_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.548ns  (logic 0.580ns (37.458%)  route 0.968ns (62.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.620     5.141    DATAMEM/clock_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  DATAMEM/sevenSegmentInp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  DATAMEM/sevenSegmentInp_reg[3]/Q
                         net (fo=2, routed)           0.968     6.566    DATAMEM/SSMD/Q[3]
    SLICE_X62Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.690 r  DATAMEM/SSMD/HEX[3]_i_1/O
                         net (fo=1, routed)           0.000     6.690    DATAMEM/SSMD/HEX[3]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  DATAMEM/SSMD/HEX_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/sevenSegmentInp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/SSMD/HEX_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.427ns  (logic 0.580ns (40.632%)  route 0.847ns (59.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.619     5.140    DATAMEM/clock_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  DATAMEM/sevenSegmentInp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  DATAMEM/sevenSegmentInp_reg[9]/Q
                         net (fo=2, routed)           0.847     6.444    DATAMEM/SSMD/Q[9]
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.568 r  DATAMEM/SSMD/HEX[1]_i_1/O
                         net (fo=1, routed)           0.000     6.568    DATAMEM/SSMD/HEX[1]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  DATAMEM/SSMD/HEX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/sevenSegmentInp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/SSMD/HEX_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.407ns  (logic 0.580ns (41.236%)  route 0.827ns (58.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.624     5.145    DATAMEM/clock_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  DATAMEM/sevenSegmentInp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  DATAMEM/sevenSegmentInp_reg[12]/Q
                         net (fo=2, routed)           0.827     6.428    DATAMEM/SSMD/Q[12]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.552 r  DATAMEM/SSMD/HEX[0]_i_1/O
                         net (fo=1, routed)           0.000     6.552    DATAMEM/SSMD/HEX[0]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  DATAMEM/SSMD/HEX_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DATAMEM/sevenSegmentInp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/SSMD/HEX_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.749%)  route 0.125ns (40.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.583     1.466    DATAMEM/clock_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  DATAMEM/sevenSegmentInp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  DATAMEM/sevenSegmentInp_reg[2]/Q
                         net (fo=2, routed)           0.125     1.732    DATAMEM/SSMD/Q[2]
    SLICE_X62Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.777 r  DATAMEM/SSMD/HEX[2]_i_1/O
                         net (fo=1, routed)           0.000     1.777    DATAMEM/SSMD/HEX[2]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  DATAMEM/SSMD/HEX_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/sevenSegmentInp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/SSMD/HEX_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.490%)  route 0.127ns (40.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.584     1.467    DATAMEM/clock_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  DATAMEM/sevenSegmentInp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  DATAMEM/sevenSegmentInp_reg[7]/Q
                         net (fo=2, routed)           0.127     1.735    DATAMEM/SSMD/Q[7]
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.780 r  DATAMEM/SSMD/HEX[3]_i_1/O
                         net (fo=1, routed)           0.000     1.780    DATAMEM/SSMD/HEX[3]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  DATAMEM/SSMD/HEX_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/sevenSegmentInp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/SSMD/HEX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.186ns (46.610%)  route 0.213ns (53.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.583     1.466    DATAMEM/clock_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  DATAMEM/sevenSegmentInp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  DATAMEM/sevenSegmentInp_reg[0]/Q
                         net (fo=2, routed)           0.213     1.820    DATAMEM/SSMD/Q[0]
    SLICE_X62Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.865 r  DATAMEM/SSMD/HEX[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    DATAMEM/SSMD/HEX[0]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  DATAMEM/SSMD/HEX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/sevenSegmentInp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/SSMD/HEX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.186ns (45.911%)  route 0.219ns (54.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.584     1.467    DATAMEM/clock_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  DATAMEM/sevenSegmentInp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  DATAMEM/sevenSegmentInp_reg[13]/Q
                         net (fo=2, routed)           0.219     1.827    DATAMEM/SSMD/Q[13]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.872 r  DATAMEM/SSMD/HEX[1]_i_1/O
                         net (fo=1, routed)           0.000     1.872    DATAMEM/SSMD/HEX[1]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  DATAMEM/SSMD/HEX_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay           152 Endpoints
Min Delay           152 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            DATAMEM/mem_reg_1024_1279_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.069ns  (logic 1.960ns (21.609%)  route 7.110ns (78.391%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           3.673     5.137    DATAMEM/sw_IBUF[2]
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.261 r  DATAMEM/mem_reg_0_255_2_2_i_8/O
                         net (fo=1, routed)           0.444     5.705    CPU/REGFILE/mem_reg_0_255_2_2_i_2_2
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.829 r  CPU/REGFILE/mem_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           1.181     7.010    CPU/REGFILE/mem_reg_0_255_2_2_i_4_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.134 r  CPU/REGFILE/mem_reg_0_255_2_2_i_2/O
                         net (fo=1, routed)           0.312     7.446    CPU/REGFILE/mem_reg_0_255_2_2_i_2_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.570 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1/O
                         net (fo=37, routed)          1.499     9.069    DATAMEM/mem_reg_1024_1279_2_2/D
    SLICE_X30Y41         RAMS64E                                      r  DATAMEM/mem_reg_1024_1279_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.444     4.785    DATAMEM/mem_reg_1024_1279_2_2/WCLK
    SLICE_X30Y41         RAMS64E                                      r  DATAMEM/mem_reg_1024_1279_2_2/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            DATAMEM/mem_reg_1024_1279_2_2/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.069ns  (logic 1.960ns (21.609%)  route 7.110ns (78.391%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           3.673     5.137    DATAMEM/sw_IBUF[2]
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.261 r  DATAMEM/mem_reg_0_255_2_2_i_8/O
                         net (fo=1, routed)           0.444     5.705    CPU/REGFILE/mem_reg_0_255_2_2_i_2_2
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.829 r  CPU/REGFILE/mem_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           1.181     7.010    CPU/REGFILE/mem_reg_0_255_2_2_i_4_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.134 r  CPU/REGFILE/mem_reg_0_255_2_2_i_2/O
                         net (fo=1, routed)           0.312     7.446    CPU/REGFILE/mem_reg_0_255_2_2_i_2_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.570 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1/O
                         net (fo=37, routed)          1.499     9.069    DATAMEM/mem_reg_1024_1279_2_2/D
    SLICE_X30Y41         RAMS64E                                      r  DATAMEM/mem_reg_1024_1279_2_2/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.444     4.785    DATAMEM/mem_reg_1024_1279_2_2/WCLK
    SLICE_X30Y41         RAMS64E                                      r  DATAMEM/mem_reg_1024_1279_2_2/RAMS64E_B/CLK

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            DATAMEM/mem_reg_1024_1279_2_2/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.069ns  (logic 1.960ns (21.609%)  route 7.110ns (78.391%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           3.673     5.137    DATAMEM/sw_IBUF[2]
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.261 r  DATAMEM/mem_reg_0_255_2_2_i_8/O
                         net (fo=1, routed)           0.444     5.705    CPU/REGFILE/mem_reg_0_255_2_2_i_2_2
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.829 r  CPU/REGFILE/mem_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           1.181     7.010    CPU/REGFILE/mem_reg_0_255_2_2_i_4_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.134 r  CPU/REGFILE/mem_reg_0_255_2_2_i_2/O
                         net (fo=1, routed)           0.312     7.446    CPU/REGFILE/mem_reg_0_255_2_2_i_2_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.570 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1/O
                         net (fo=37, routed)          1.499     9.069    DATAMEM/mem_reg_1024_1279_2_2/D
    SLICE_X30Y41         RAMS64E                                      r  DATAMEM/mem_reg_1024_1279_2_2/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.444     4.785    DATAMEM/mem_reg_1024_1279_2_2/WCLK
    SLICE_X30Y41         RAMS64E                                      r  DATAMEM/mem_reg_1024_1279_2_2/RAMS64E_C/CLK

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            DATAMEM/mem_reg_1024_1279_2_2/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.069ns  (logic 1.960ns (21.609%)  route 7.110ns (78.391%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           3.673     5.137    DATAMEM/sw_IBUF[2]
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.261 r  DATAMEM/mem_reg_0_255_2_2_i_8/O
                         net (fo=1, routed)           0.444     5.705    CPU/REGFILE/mem_reg_0_255_2_2_i_2_2
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.829 r  CPU/REGFILE/mem_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           1.181     7.010    CPU/REGFILE/mem_reg_0_255_2_2_i_4_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.134 r  CPU/REGFILE/mem_reg_0_255_2_2_i_2/O
                         net (fo=1, routed)           0.312     7.446    CPU/REGFILE/mem_reg_0_255_2_2_i_2_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.570 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1/O
                         net (fo=37, routed)          1.499     9.069    DATAMEM/mem_reg_1024_1279_2_2/D
    SLICE_X30Y41         RAMS64E                                      r  DATAMEM/mem_reg_1024_1279_2_2/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.444     4.785    DATAMEM/mem_reg_1024_1279_2_2/WCLK
    SLICE_X30Y41         RAMS64E                                      r  DATAMEM/mem_reg_1024_1279_2_2/RAMS64E_D/CLK

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            DATAMEM/mem_reg_0_255_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.974ns  (logic 1.960ns (21.838%)  route 7.014ns (78.162%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           3.673     5.137    DATAMEM/sw_IBUF[2]
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.261 r  DATAMEM/mem_reg_0_255_2_2_i_8/O
                         net (fo=1, routed)           0.444     5.705    CPU/REGFILE/mem_reg_0_255_2_2_i_2_2
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.829 r  CPU/REGFILE/mem_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           1.181     7.010    CPU/REGFILE/mem_reg_0_255_2_2_i_4_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.134 r  CPU/REGFILE/mem_reg_0_255_2_2_i_2/O
                         net (fo=1, routed)           0.312     7.446    CPU/REGFILE/mem_reg_0_255_2_2_i_2_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.570 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1/O
                         net (fo=37, routed)          1.404     8.974    DATAMEM/mem_reg_0_255_2_2/D
    SLICE_X30Y19         RAMS64E                                      r  DATAMEM/mem_reg_0_255_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.434     4.775    DATAMEM/mem_reg_0_255_2_2/WCLK
    SLICE_X30Y19         RAMS64E                                      r  DATAMEM/mem_reg_0_255_2_2/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            DATAMEM/mem_reg_0_255_2_2/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.974ns  (logic 1.960ns (21.838%)  route 7.014ns (78.162%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           3.673     5.137    DATAMEM/sw_IBUF[2]
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.261 r  DATAMEM/mem_reg_0_255_2_2_i_8/O
                         net (fo=1, routed)           0.444     5.705    CPU/REGFILE/mem_reg_0_255_2_2_i_2_2
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.829 r  CPU/REGFILE/mem_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           1.181     7.010    CPU/REGFILE/mem_reg_0_255_2_2_i_4_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.134 r  CPU/REGFILE/mem_reg_0_255_2_2_i_2/O
                         net (fo=1, routed)           0.312     7.446    CPU/REGFILE/mem_reg_0_255_2_2_i_2_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.570 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1/O
                         net (fo=37, routed)          1.404     8.974    DATAMEM/mem_reg_0_255_2_2/D
    SLICE_X30Y19         RAMS64E                                      r  DATAMEM/mem_reg_0_255_2_2/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.434     4.775    DATAMEM/mem_reg_0_255_2_2/WCLK
    SLICE_X30Y19         RAMS64E                                      r  DATAMEM/mem_reg_0_255_2_2/RAMS64E_B/CLK

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            DATAMEM/mem_reg_0_255_2_2/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.974ns  (logic 1.960ns (21.838%)  route 7.014ns (78.162%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           3.673     5.137    DATAMEM/sw_IBUF[2]
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.261 r  DATAMEM/mem_reg_0_255_2_2_i_8/O
                         net (fo=1, routed)           0.444     5.705    CPU/REGFILE/mem_reg_0_255_2_2_i_2_2
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.829 r  CPU/REGFILE/mem_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           1.181     7.010    CPU/REGFILE/mem_reg_0_255_2_2_i_4_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.134 r  CPU/REGFILE/mem_reg_0_255_2_2_i_2/O
                         net (fo=1, routed)           0.312     7.446    CPU/REGFILE/mem_reg_0_255_2_2_i_2_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.570 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1/O
                         net (fo=37, routed)          1.404     8.974    DATAMEM/mem_reg_0_255_2_2/D
    SLICE_X30Y19         RAMS64E                                      r  DATAMEM/mem_reg_0_255_2_2/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.434     4.775    DATAMEM/mem_reg_0_255_2_2/WCLK
    SLICE_X30Y19         RAMS64E                                      r  DATAMEM/mem_reg_0_255_2_2/RAMS64E_C/CLK

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            DATAMEM/mem_reg_0_255_2_2/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.974ns  (logic 1.960ns (21.838%)  route 7.014ns (78.162%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           3.673     5.137    DATAMEM/sw_IBUF[2]
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.261 r  DATAMEM/mem_reg_0_255_2_2_i_8/O
                         net (fo=1, routed)           0.444     5.705    CPU/REGFILE/mem_reg_0_255_2_2_i_2_2
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.829 r  CPU/REGFILE/mem_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           1.181     7.010    CPU/REGFILE/mem_reg_0_255_2_2_i_4_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.134 r  CPU/REGFILE/mem_reg_0_255_2_2_i_2/O
                         net (fo=1, routed)           0.312     7.446    CPU/REGFILE/mem_reg_0_255_2_2_i_2_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.570 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1/O
                         net (fo=37, routed)          1.404     8.974    DATAMEM/mem_reg_0_255_2_2/D
    SLICE_X30Y19         RAMS64E                                      r  DATAMEM/mem_reg_0_255_2_2/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.434     4.775    DATAMEM/mem_reg_0_255_2_2/WCLK
    SLICE_X30Y19         RAMS64E                                      r  DATAMEM/mem_reg_0_255_2_2/RAMS64E_D/CLK

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.959ns  (logic 2.084ns (23.259%)  route 6.875ns (76.741%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           3.673     5.137    DATAMEM/sw_IBUF[2]
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.261 r  DATAMEM/mem_reg_0_255_2_2_i_8/O
                         net (fo=1, routed)           0.444     5.705    CPU/REGFILE/mem_reg_0_255_2_2_i_2_2
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.829 r  CPU/REGFILE/mem_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           1.181     7.010    CPU/REGFILE/mem_reg_0_255_2_2_i_4_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.134 r  CPU/REGFILE/mem_reg_0_255_2_2_i_2/O
                         net (fo=1, routed)           0.312     7.446    CPU/REGFILE/mem_reg_0_255_2_2_i_2_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.570 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1/O
                         net (fo=37, routed)          0.356     7.926    CPU/REGFILE/d_data[2]
    SLICE_X61Y32         LUT3 (Prop_lut3_I0_O)        0.124     8.050 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.909     8.959    CPU/REGFILE/regs_reg_r2_0_31_0_5/DIB0
    SLICE_X60Y40         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.516     4.857    CPU/REGFILE/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y40         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMB/CLK

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            DATAMEM/mem_reg_256_511_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.857ns  (logic 1.960ns (22.126%)  route 6.898ns (77.874%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           3.673     5.137    DATAMEM/sw_IBUF[2]
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.261 r  DATAMEM/mem_reg_0_255_2_2_i_8/O
                         net (fo=1, routed)           0.444     5.705    CPU/REGFILE/mem_reg_0_255_2_2_i_2_2
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.829 r  CPU/REGFILE/mem_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           1.181     7.010    CPU/REGFILE/mem_reg_0_255_2_2_i_4_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.134 r  CPU/REGFILE/mem_reg_0_255_2_2_i_2/O
                         net (fo=1, routed)           0.312     7.446    CPU/REGFILE/mem_reg_0_255_2_2_i_2_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.570 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1/O
                         net (fo=37, routed)          1.287     8.857    DATAMEM/mem_reg_256_511_2_2/D
    SLICE_X56Y13         RAMS64E                                      r  DATAMEM/mem_reg_256_511_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.448     4.789    DATAMEM/mem_reg_256_511_2_2/WCLK
    SLICE_X56Y13         RAMS64E                                      r  DATAMEM/mem_reg_256_511_2_2/RAMS64E_A/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            DATAMEM/mem_reg_1280_1535_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.738ns  (logic 0.355ns (20.442%)  route 1.383ns (79.558%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.727     0.947    CPU/REGFILE/sw_IBUF[1]
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.992 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.311     1.303    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X61Y27         LUT4 (Prop_lut4_I3_O)        0.045     1.348 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.082     1.430    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X61Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.475 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=37, routed)          0.263     1.738    DATAMEM/mem_reg_1280_1535_1_1/D
    SLICE_X64Y26         RAMS64E                                      r  DATAMEM/mem_reg_1280_1535_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.851     1.978    DATAMEM/mem_reg_1280_1535_1_1/WCLK
    SLICE_X64Y26         RAMS64E                                      r  DATAMEM/mem_reg_1280_1535_1_1/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            DATAMEM/mem_reg_1280_1535_1_1/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.738ns  (logic 0.355ns (20.442%)  route 1.383ns (79.558%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.727     0.947    CPU/REGFILE/sw_IBUF[1]
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.992 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.311     1.303    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X61Y27         LUT4 (Prop_lut4_I3_O)        0.045     1.348 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.082     1.430    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X61Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.475 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=37, routed)          0.263     1.738    DATAMEM/mem_reg_1280_1535_1_1/D
    SLICE_X64Y26         RAMS64E                                      r  DATAMEM/mem_reg_1280_1535_1_1/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.851     1.978    DATAMEM/mem_reg_1280_1535_1_1/WCLK
    SLICE_X64Y26         RAMS64E                                      r  DATAMEM/mem_reg_1280_1535_1_1/RAMS64E_B/CLK

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            DATAMEM/mem_reg_1280_1535_1_1/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.738ns  (logic 0.355ns (20.442%)  route 1.383ns (79.558%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.727     0.947    CPU/REGFILE/sw_IBUF[1]
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.992 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.311     1.303    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X61Y27         LUT4 (Prop_lut4_I3_O)        0.045     1.348 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.082     1.430    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X61Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.475 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=37, routed)          0.263     1.738    DATAMEM/mem_reg_1280_1535_1_1/D
    SLICE_X64Y26         RAMS64E                                      r  DATAMEM/mem_reg_1280_1535_1_1/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.851     1.978    DATAMEM/mem_reg_1280_1535_1_1/WCLK
    SLICE_X64Y26         RAMS64E                                      r  DATAMEM/mem_reg_1280_1535_1_1/RAMS64E_C/CLK

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            DATAMEM/mem_reg_1280_1535_1_1/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.738ns  (logic 0.355ns (20.442%)  route 1.383ns (79.558%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.727     0.947    CPU/REGFILE/sw_IBUF[1]
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.992 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.311     1.303    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X61Y27         LUT4 (Prop_lut4_I3_O)        0.045     1.348 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.082     1.430    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X61Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.475 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=37, routed)          0.263     1.738    DATAMEM/mem_reg_1280_1535_1_1/D
    SLICE_X64Y26         RAMS64E                                      r  DATAMEM/mem_reg_1280_1535_1_1/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.851     1.978    DATAMEM/mem_reg_1280_1535_1_1/WCLK
    SLICE_X64Y26         RAMS64E                                      r  DATAMEM/mem_reg_1280_1535_1_1/RAMS64E_D/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            DATAMEM/sevenSegmentInp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 0.358ns (20.471%)  route 1.389ns (79.529%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.788     1.011    CPU/REGFILE/sw_IBUF[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.056 r  CPU/REGFILE/mem_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.281     1.337    CPU/REGFILE/mem_reg_0_255_0_0_i_35_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.045     1.382 r  CPU/REGFILE/mem_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.058     1.439    CPU/REGFILE/mem_reg_0_255_0_0_i_13_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.484 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=37, routed)          0.262     1.747    DATAMEM/d_data[0]
    SLICE_X62Y23         FDRE                                         r  DATAMEM/sevenSegmentInp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.851     1.978    DATAMEM/clock_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  DATAMEM/sevenSegmentInp_reg[0]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            DATAMEM/sevenSegmentInp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.771ns  (logic 0.355ns (20.059%)  route 1.416ns (79.941%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.727     0.947    CPU/REGFILE/sw_IBUF[1]
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.992 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.311     1.303    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X61Y27         LUT4 (Prop_lut4_I3_O)        0.045     1.348 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.082     1.430    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X61Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.475 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=37, routed)          0.296     1.771    DATAMEM/d_data[1]
    SLICE_X62Y23         FDRE                                         r  DATAMEM/sevenSegmentInp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.851     1.978    DATAMEM/clock_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  DATAMEM/sevenSegmentInp_reg[1]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            DATAMEM/sevenSegmentInp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.796ns  (logic 0.367ns (20.426%)  route 1.429ns (79.574%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.760     0.992    CPU/REGFILE/sw_IBUF[3]
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.037 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.308     1.345    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.045     1.390 r  CPU/REGFILE/mem_reg_0_255_3_3_i_2/O
                         net (fo=1, routed)           0.058     1.447    CPU/REGFILE/mem_reg_0_255_3_3_i_2_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.045     1.492 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1/O
                         net (fo=37, routed)          0.304     1.796    DATAMEM/d_data[3]
    SLICE_X61Y23         FDRE                                         r  DATAMEM/sevenSegmentInp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.849     1.976    DATAMEM/clock_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  DATAMEM/sevenSegmentInp_reg[11]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            DATAMEM/mem_reg_1536_1791_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.799ns  (logic 0.358ns (19.874%)  route 1.442ns (80.126%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.788     1.011    CPU/REGFILE/sw_IBUF[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.056 r  CPU/REGFILE/mem_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.281     1.337    CPU/REGFILE/mem_reg_0_255_0_0_i_35_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.045     1.382 r  CPU/REGFILE/mem_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.058     1.439    CPU/REGFILE/mem_reg_0_255_0_0_i_13_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.484 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=37, routed)          0.315     1.799    DATAMEM/mem_reg_1536_1791_0_0/D
    SLICE_X60Y22         RAMS64E                                      r  DATAMEM/mem_reg_1536_1791_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.851     1.978    DATAMEM/mem_reg_1536_1791_0_0/WCLK
    SLICE_X60Y22         RAMS64E                                      r  DATAMEM/mem_reg_1536_1791_0_0/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            DATAMEM/mem_reg_1536_1791_0_0/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.799ns  (logic 0.358ns (19.874%)  route 1.442ns (80.126%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.788     1.011    CPU/REGFILE/sw_IBUF[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.056 r  CPU/REGFILE/mem_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.281     1.337    CPU/REGFILE/mem_reg_0_255_0_0_i_35_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.045     1.382 r  CPU/REGFILE/mem_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.058     1.439    CPU/REGFILE/mem_reg_0_255_0_0_i_13_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.484 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=37, routed)          0.315     1.799    DATAMEM/mem_reg_1536_1791_0_0/D
    SLICE_X60Y22         RAMS64E                                      r  DATAMEM/mem_reg_1536_1791_0_0/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.851     1.978    DATAMEM/mem_reg_1536_1791_0_0/WCLK
    SLICE_X60Y22         RAMS64E                                      r  DATAMEM/mem_reg_1536_1791_0_0/RAMS64E_B/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            DATAMEM/mem_reg_1536_1791_0_0/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.799ns  (logic 0.358ns (19.874%)  route 1.442ns (80.126%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.788     1.011    CPU/REGFILE/sw_IBUF[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.056 r  CPU/REGFILE/mem_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.281     1.337    CPU/REGFILE/mem_reg_0_255_0_0_i_35_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.045     1.382 r  CPU/REGFILE/mem_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.058     1.439    CPU/REGFILE/mem_reg_0_255_0_0_i_13_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.484 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=37, routed)          0.315     1.799    DATAMEM/mem_reg_1536_1791_0_0/D
    SLICE_X60Y22         RAMS64E                                      r  DATAMEM/mem_reg_1536_1791_0_0/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.851     1.978    DATAMEM/mem_reg_1536_1791_0_0/WCLK
    SLICE_X60Y22         RAMS64E                                      r  DATAMEM/mem_reg_1536_1791_0_0/RAMS64E_C/CLK





