# VHDL
VHDL code and Projects by Ying Zhu
All code should be synthesized in 32 bit format to avoid any errors.
