<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Inside the CPU : A 3D Exploration</title>
  <link rel="stylesheet" href="css/style.css">
</head>
<body>

  <!-- HEADER -->
  <header id="site-header">
    <div class="header-inner">
      <div class="logo">&#9881; Inside the CPU</div>
      <nav>
        <a href="#arch-section"       class="nav-link active" data-section="arch-section">Architecture</a>
        <a href="#cpu-block-section"  class="nav-link" data-section="cpu-block-section">CPU Layout</a>
        <a href="#transistor-section" class="nav-link" data-section="transistor-section">Transistors</a>
        <a href="#notes-section"      class="nav-link" data-section="notes-section">Notes</a>
        <a href="#about-section"      class="nav-link" data-section="about-section">About</a>
      </nav>
      <button id="menu-toggle" aria-label="Toggle menu">&#9776;</button>
    </div>
  </header>

  <!-- HERO -->
  <section id="hero">
    <h1>Inside the CPU : A 3D Exploration</h1>
    <p>Explore the architecture of a modern processor from Von Neumann design down to individual transistors</p>
    <a href="#arch-section" class="btn-primary">Start Exploring</a>
  </section>

  <!-- VON NEUMANN ARCHITECTURE -->
  <section id="arch-section" class="content-section">
    <h2>Von Neumann Architecture</h2>
    <p class="section-desc">The foundation of all modern computers, first described by John von Neumann in 1945.
      <strong>Click any component</strong> to learn what it is, how it works, and why it matters.</p>
    <div class="diagram-container">
      <svg class="vn-svg" viewBox="0 0 760 390" xmlns="http://www.w3.org/2000/svg"
           role="img" aria-labelledby="vn-svg-title">
        <title id="vn-svg-title">Von Neumann Architecture Diagram</title>
        <defs>
          <marker id="arr-blue" markerWidth="8" markerHeight="8" refX="7" refY="3" orient="auto">
            <path d="M0,0 L0,6 L8,3 z" fill="#0288D1"/>
          </marker>
          <marker id="arr-blue-up" markerWidth="8" markerHeight="8" refX="3" refY="1" orient="auto">
            <path d="M0,8 L6,8 L3,0 z" fill="#0288D1"/>
          </marker>
          <marker id="arr-blue-dn" markerWidth="8" markerHeight="8" refX="3" refY="7" orient="auto">
            <path d="M0,0 L6,0 L3,8 z" fill="#0288D1"/>
          </marker>
          <marker id="arr-inner" markerWidth="6" markerHeight="6" refX="5" refY="2.5" orient="auto">
            <path d="M0,0 L0,5 L6,2.5 z" fill="#546E7A"/>
          </marker>
          <marker id="arr-inner-rev" markerWidth="6" markerHeight="6" refX="1" refY="2.5" orient="auto">
            <path d="M6,0 L6,5 L0,2.5 z" fill="#546E7A"/>
          </marker>
        </defs>

        <!-- CPU outer box -->
        <rect x="195" y="70" width="370" height="205" rx="10"
              fill="#E3F2FD" stroke="#0288D1" stroke-width="2"/>
        <text x="380" y="97" text-anchor="middle" font-size="14" font-weight="bold" fill="#01579B"
              font-family="'Segoe UI',system-ui,sans-serif">CPU (Central Processing Unit)</text>

        <!-- Control Unit (clickable) -->
        <g class="vn-component" data-component="control-unit"
           tabindex="0" role="button" aria-label="Control Unit">
          <rect x="215" y="113" width="145" height="85" rx="7"
                fill="#0288D1" stroke="#01579B" stroke-width="1.5"/>
          <text x="287" y="153" text-anchor="middle" font-size="13" font-weight="bold"
                fill="#fff" font-family="'Segoe UI',system-ui,sans-serif">Control</text>
          <text x="287" y="172" text-anchor="middle" font-size="13"
                fill="#fff" font-family="'Segoe UI',system-ui,sans-serif">Unit</text>
        </g>

        <!-- ALU (clickable) -->
        <g class="vn-component" data-component="alu"
           tabindex="0" role="button" aria-label="Arithmetic Logic Unit">
          <rect x="400" y="113" width="145" height="85" rx="7"
                fill="#0288D1" stroke="#01579B" stroke-width="1.5"/>
          <text x="472" y="148" text-anchor="middle" font-size="13" font-weight="bold"
                fill="#fff" font-family="'Segoe UI',system-ui,sans-serif">Arithmetic</text>
          <text x="472" y="167" text-anchor="middle" font-size="13"
                fill="#fff" font-family="'Segoe UI',system-ui,sans-serif">Logic Unit</text>
          <text x="472" y="184" text-anchor="middle" font-size="11"
                fill="#B3E5FC" font-family="'Segoe UI',system-ui,sans-serif">(ALU)</text>
        </g>

        <!-- CU to ALU bidirectional arrow -->
        <line x1="360" y1="155" x2="400" y2="155" stroke="#546E7A" stroke-width="2"
              marker-end="url(#arr-inner)" marker-start="url(#arr-inner-rev)"/>

        <!-- Input Device (clickable) -->
        <g class="vn-component" data-component="input-device"
           tabindex="0" role="button" aria-label="Input Device">
          <rect x="20" y="148" width="135" height="80" rx="8"
                fill="#F5F5F5" stroke="#546E7A" stroke-width="2"/>
          <text x="87" y="185" text-anchor="middle" font-size="13" font-weight="bold"
                fill="#263238" font-family="'Segoe UI',system-ui,sans-serif">Input</text>
          <text x="87" y="204" text-anchor="middle" font-size="13"
                fill="#546E7A" font-family="'Segoe UI',system-ui,sans-serif">Device</text>
        </g>

        <!-- Input to CPU arrow -->
        <line x1="155" y1="188" x2="193" y2="188" stroke="#0288D1" stroke-width="2.5"
              marker-end="url(#arr-blue)"/>
        <text x="174" y="183" text-anchor="middle" font-size="9" fill="#0288D1"
              font-family="'Segoe UI',system-ui,sans-serif">data</text>

        <!-- Output Device (clickable) -->
        <g class="vn-component" data-component="output-device"
           tabindex="0" role="button" aria-label="Output Device">
          <rect x="605" y="148" width="135" height="80" rx="8"
                fill="#F5F5F5" stroke="#546E7A" stroke-width="2"/>
          <text x="672" y="185" text-anchor="middle" font-size="13" font-weight="bold"
                fill="#263238" font-family="'Segoe UI',system-ui,sans-serif">Output</text>
          <text x="672" y="204" text-anchor="middle" font-size="13"
                fill="#546E7A" font-family="'Segoe UI',system-ui,sans-serif">Device</text>
        </g>

        <!-- CPU to Output arrow -->
        <line x1="565" y1="188" x2="603" y2="188" stroke="#0288D1" stroke-width="2.5"
              marker-end="url(#arr-blue)"/>
        <text x="584" y="183" text-anchor="middle" font-size="9" fill="#0288D1"
              font-family="'Segoe UI',system-ui,sans-serif">data</text>

        <!-- Memory Unit (clickable) -->
        <g class="vn-component" data-component="memory-unit"
           tabindex="0" role="button" aria-label="Memory Unit">
          <rect x="270" y="305" width="220" height="68" rx="8"
                fill="#E8F5E9" stroke="#43A047" stroke-width="2"/>
          <text x="380" y="335" text-anchor="middle" font-size="14" font-weight="bold"
                fill="#1B5E20" font-family="'Segoe UI',system-ui,sans-serif">Memory</text>
          <text x="380" y="355" text-anchor="middle" font-size="12"
                fill="#2E7D32" font-family="'Segoe UI',system-ui,sans-serif">Unit (RAM)</text>
        </g>

        <!-- CPU to Memory (down) and Memory to CPU (up) arrows -->
        <line x1="368" y1="303" x2="368" y2="277" stroke="#0288D1" stroke-width="2.5"
              marker-end="url(#arr-blue)"/>
        <line x1="392" y1="277" x2="392" y2="303" stroke="#0288D1" stroke-width="2.5"
              marker-end="url(#arr-blue)"/>
        <text x="408" y="293" font-size="9" fill="#0288D1"
              font-family="'Segoe UI',system-ui,sans-serif">address/data</text>
      </svg>
    </div>
  </section>

  <!-- CPU BLOCK LAYOUT -->
  <section id="cpu-block-section" class="content-section">
    <h2>CPU Block Layout</h2>
    <p class="section-desc">Modern processor die layout based on our physical cardboard model.
      <strong>Click any block</strong> to jump to the matching educational note below.</p>
    <div class="cpu-die">
      <!-- Row 1: 4 Cores in yellow -->
      <div class="die-row cores-row">
        <div class="die-block core-block clickable" data-component="cpu-core" data-note="Cores"
             tabindex="0" role="button" aria-label="Core 1">
          <span class="die-label">Core 1</span>
          <span class="die-sub">P-Core 路 L1 + L2</span>
        </div>
        <div class="die-block core-block clickable" data-component="cpu-core" data-note="Cores"
             tabindex="0" role="button" aria-label="Core 2">
          <span class="die-label">Core 2</span>
          <span class="die-sub">P-Core 路 L1 + L2</span>
        </div>
        <div class="die-block core-block clickable" data-component="cpu-core" data-note="Cores"
             tabindex="0" role="button" aria-label="Core 3">
          <span class="die-label">Core 3</span>
          <span class="die-sub">E-Core 路 L1 + L2</span>
        </div>
        <div class="die-block core-block clickable" data-component="cpu-core" data-note="Cores"
             tabindex="0" role="button" aria-label="Core 4">
          <span class="die-label">Core 4</span>
          <span class="die-sub">E-Core 路 L1 + L2</span>
        </div>
      </div>
      <!-- Row 2: Shared L3 Cache -->
      <div class="die-row">
        <div class="die-block l3-block clickable" data-component="l3-cache" data-note="Cache Hierarchy (L1 / L2 / L3)"
             tabindex="0" role="button" aria-label="Shared L3 Cache">
          <span class="die-label">Shared L3 Cache</span>
          <span class="die-sub">32 MB</span>
        </div>
      </div>
      <!-- Row 3: Processor Graphics + System Agent -->
      <div class="die-row mid-row">
        <div class="die-block gpu-block clickable" data-component="processor-graphics" data-note="CPU (Central Processing Unit)"
             tabindex="0" role="button" aria-label="Processor Graphics">
          <span class="die-label">Processor</span>
          <span class="die-label">Graphics</span>
          <span class="die-sub">Integrated GPU</span>
        </div>
        <div class="die-block agent-block clickable" data-component="system-agent" data-note="Buses &amp; Interconnects"
             tabindex="0" role="button" aria-label="System Agent and Memory Controller">
          <span class="die-label">System Agent</span>
          <span class="die-sub">+ Memory Controller</span>
          <span class="die-sub">Ring Bus / PCIe</span>
        </div>
      </div>
      <!-- Row 4: Memory Controller I/O -->
      <div class="die-row">
        <div class="die-block io-block clickable" data-component="memory-io" data-note="Buses &amp; Interconnects"
             tabindex="0" role="button" aria-label="Memory Controller I/O">
          <span class="die-label">Memory Controller I/O</span>
          <span class="die-sub">DDR5 Interface</span>
        </div>
      </div>
    </div>
  </section>

  <!-- TRANSISTOR DIAGRAMS -->
  <section id="transistor-section" class="content-section">
    <h2>Transistor Diagrams</h2>
    <p class="section-desc">Interactive 3D models of the two dominant transistor types. <strong>Drag to rotate, scroll to zoom.</strong>
      Click the labels below each model to learn more.</p>
    <div class="transistor-grid">

      <!-- MOSFET 3D -->
      <div class="transistor-card">
        <h3>MOSFET</h3>
        <p class="card-desc">Metal-Oxide-Semiconductor Field-Effect Transistor &#8212; classic planar design.</p>
        <div class="viewer-wrapper transistor-viewer-3d">
          <canvas id="mosfet-canvas"></canvas>
        </div>
        <div id="mosfet-labels" class="label-chips"></div>
      </div>

      <!-- FinFET 3D -->
      <div class="transistor-card">
        <h3>FinFET</h3>
        <p class="card-desc">Fin Field-Effect Transistor &#8212; 3D tri-gate wraps the gate around a silicon fin on three sides.</p>
        <div class="viewer-wrapper transistor-viewer-3d">
          <canvas id="finfet-canvas"></canvas>
        </div>
        <div id="finfet-labels" class="label-chips"></div>
      </div>

    </div>
  </section>

  <!-- EDUCATIONAL NOTES -->
  <section id="notes-section" class="content-section">
    <h2>CPU Architecture &#8212; Educational Notes</h2>
    <p class="section-desc">Expand any topic below for detailed explanations and real-world examples.</p>
    <div class="notes-accordion">

      <div class="note-item">
        <button class="note-header" aria-expanded="false">
          <span>CPU (Central Processing Unit)</span>
          <span class="note-toggle" aria-hidden="true">+</span>
        </button>
        <div class="note-body" hidden>
          <p>The CPU is the "brain" of a computer. It cycles through <strong>Fetch &#8594; Decode &#8594; Execute &#8594; Write-back</strong> billions of times per second. Modern CPUs contain billions of transistors on a silicon die.</p>
          <p><strong>Key metrics:</strong> Clock speed (GHz), instructions per cycle (IPC), core count, cache size, process node.</p>
          <p><strong>Example:</strong> Intel Core Ultra 9 285K &#8212; 24 cores, 5.7 GHz boost, 36 MB L3 cache.</p>
        </div>
      </div>

      <div class="note-item">
        <button class="note-header" aria-expanded="false">
          <span>Cores</span>
          <span class="note-toggle" aria-hidden="true">+</span>
        </button>
        <div class="note-body" hidden>
          <p>A <strong>core</strong> is an independent processing unit. Multi-core CPUs allow true parallelism. Modern designs use heterogeneous cores: P-cores for performance and E-cores for efficiency.</p>
          <p><strong>Example:</strong> AMD Ryzen 9 7950X &#8212; 16 cores, 32 threads.</p>
        </div>
      </div>

      <div class="note-item">
        <button class="note-header" aria-expanded="false">
          <span>Control Unit (CU)</span>
          <span class="note-toggle" aria-hidden="true">+</span>
        </button>
        <div class="note-body" hidden>
          <p>The <strong>Control Unit</strong> decodes instruction opcodes and generates control signals that orchestrate the ALU, registers, and data buses. It handles branch prediction and manages the instruction pipeline.</p>
          <p><strong>Example:</strong> Intel's Branch Prediction Unit predicts code paths ~99% correctly, eliminating pipeline stalls.</p>
        </div>
      </div>

      <div class="note-item">
        <button class="note-header" aria-expanded="false">
          <span>ALU (Arithmetic Logic Unit)</span>
          <span class="note-toggle" aria-hidden="true">+</span>
        </button>
        <div class="note-body" hidden>
          <p>The <strong>ALU</strong> performs all arithmetic (+, -, x, /) and logical (AND, OR, XOR) operations. Built from combinational logic gates &#8212; a full-adder chain for arithmetic and dedicated gates for each logical operation.</p>
          <p><strong>Example:</strong> A modern superscalar core has 4+ integer ALUs running in parallel per cycle.</p>
        </div>
      </div>

      <div class="note-item">
        <button class="note-header" aria-expanded="false">
          <span>Registers</span>
          <span class="note-toggle" aria-hidden="true">+</span>
        </button>
        <div class="note-body" hidden>
          <p><strong>Registers</strong> are the fastest storage in the CPU &#8212; tiny cells built directly into the core. Types: General-purpose (RAX, RBX), Program Counter (PC), Stack Pointer (SP), and Floating-Point. Access takes just 1 clock cycle.</p>
        </div>
      </div>

      <div class="note-item">
        <button class="note-header" aria-expanded="false">
          <span>Cache Hierarchy (L1 / L2 / L3)</span>
          <span class="note-toggle" aria-hidden="true">+</span>
        </button>
        <div class="note-body" hidden>
          <p><strong>Cache</strong> is high-speed SRAM reducing memory latency:</p>
          <ul>
            <li><strong>L1</strong> &#8212; 32&#8211;128 KB per core, ~1 ns (split L1i / L1d).</li>
            <li><strong>L2</strong> &#8212; 256 KB&#8211;1 MB per core, ~3&#8211;5 ns.</li>
            <li><strong>L3</strong> &#8212; 8&#8211;64 MB shared, ~10&#8211;20 ns.</li>
          </ul>
          <p>Cache uses temporal and spatial locality to pre-load data before the CPU needs it.</p>
        </div>
      </div>

      <div class="note-item">
        <button class="note-header" aria-expanded="false">
          <span>Buses &amp; Interconnects</span>
          <span class="note-toggle" aria-hidden="true">+</span>
        </button>
        <div class="note-body" hidden>
          <p><strong>Buses</strong> carry data between CPU components:</p>
          <ul>
            <li><strong>Data Bus</strong> &#8212; 64-bit data path.</li>
            <li><strong>Address Bus</strong> &#8212; Memory addresses.</li>
            <li><strong>Control Bus</strong> &#8212; Read/write signals.</li>
          </ul>
          <p>A <strong>ring bus</strong> or <strong>mesh interconnect</strong> connects cores to L3 and memory at over 1 TB/s internally.</p>
        </div>
      </div>

      <div class="note-item">
        <button class="note-header" aria-expanded="false">
          <span>Clock &amp; Pipeline</span>
          <span class="note-toggle" aria-hidden="true">+</span>
        </button>
        <div class="note-body" hidden>
          <p>The <strong>clock</strong> synchronises all CPU operations. At 5 GHz, each cycle is 0.2 ns. The <strong>instruction pipeline</strong> (Fetch &#8594; Decode &#8594; Execute &#8594; Write-back) overlaps multiple instructions like an assembly line. Modern CPUs have 14&#8211;19 pipeline stages.</p>
        </div>
      </div>

      <div class="note-item">
        <button class="note-header" aria-expanded="false">
          <span>MOSFET (Metal-Oxide-Semiconductor Field-Effect Transistor)</span>
          <span class="note-toggle" aria-hidden="true">+</span>
        </button>
        <div class="note-body" hidden>
          <p>The <strong>MOSFET</strong> acts as a voltage-controlled switch. Applying a voltage to the <strong>gate</strong> forms a conductive <strong>channel</strong> between <strong>source</strong> and <strong>drain</strong> through the <strong>oxide</strong> layer.</p>
          <ul>
            <li><strong>NMOS</strong> &#8212; Turns ON at HIGH gate voltage.</li>
            <li><strong>PMOS</strong> &#8212; Turns ON at LOW gate voltage.</li>
            <li><strong>CMOS</strong> &#8212; Complementary NMOS + PMOS. Used in all modern CPUs (near-zero static power).</li>
          </ul>
        </div>
      </div>

      <div class="note-item">
        <button class="note-header" aria-expanded="false">
          <span>FinFET (Fin Field-Effect Transistor)</span>
          <span class="note-toggle" aria-hidden="true">+</span>
        </button>
        <div class="note-body" hidden>
          <p>At sub-22 nm, planar MOSFETs leaked current (short-channel effects). The <strong>FinFET</strong> raises the silicon channel as a thin <strong>fin</strong> and wraps the gate on three sides (tri-gate), giving far better electrostatic control.</p>
          <ul>
            <li><strong>Bulk FinFET</strong> &#8212; Intel 22 nm+ (2011), TSMC/Samsung 16/14 nm+.</li>
            <li><strong>GAA FET</strong> &#8212; Gate-All-Around nanosheets (3 nm and below).</li>
          </ul>
          <p><strong>Example:</strong> Intel's 22 nm Ivy Bridge FinFET cut leakage by 50% vs. 32 nm planar.</p>
        </div>
      </div>

      <div class="note-item">
        <button class="note-header" aria-expanded="false">
          <span>Von Neumann Architecture</span>
          <span class="note-toggle" aria-hidden="true">+</span>
        </button>
        <div class="note-body" hidden>
          <p>The <strong>Von Neumann architecture</strong> (1945) stores both program instructions and data in the same memory, connected to the CPU via a shared bus. This "stored-program" concept is the foundation of virtually all modern computers.</p>
          <ul>
            <li><strong>Fetch</strong> &#8212; the CPU reads the next instruction from memory via the address bus.</li>
            <li><strong>Decode</strong> &#8212; the Control Unit interprets the instruction opcode.</li>
            <li><strong>Execute</strong> &#8212; the ALU or other unit performs the operation.</li>
            <li><strong>Store</strong> &#8212; the result is written back to a register or memory.</li>
          </ul>
          <p><strong>Von Neumann bottleneck:</strong> Because instructions and data share a single bus, memory bandwidth limits performance. Caches, prefetching, and Harvard-style splits (separate L1i / L1d caches) mitigate this.</p>
        </div>
      </div>

      <div class="note-item">
        <button class="note-header" aria-expanded="false">
          <span>Process Nodes &amp; Moore&#39;s Law</span>
          <span class="note-toggle" aria-hidden="true">+</span>
        </button>
        <div class="note-body" hidden>
          <p>A <strong>process node</strong> (e.g. 5 nm, 3 nm) historically referred to the transistor gate length. Today it is a marketing name &#8212; actual feature sizes vary by manufacturer.</p>
          <ul>
            <li><strong>Moore&#39;s Law</strong> &#8212; transistor count doubles roughly every 2 years. Still broadly on track thanks to FinFET, EUV lithography, and 3D stacking.</li>
            <li><strong>EUV Lithography</strong> &#8212; Extreme Ultraviolet (13.5 nm wavelength) light enables patterning features below 7 nm in a single exposure.</li>
            <li><strong>Dennard Scaling</strong> &#8212; historically, smaller transistors used proportionally less power. This broke down around 2006, leading to the multi-core era.</li>
          </ul>
          <p><strong>Example:</strong> Apple M4 (TSMC 3 nm, 2nd gen) packs ~28 billion transistors. Intel 18A targets ~1.8 nm-class features with GAA RibbonFET.</p>
        </div>
      </div>

      <div class="note-item">
        <button class="note-header" aria-expanded="false">
          <span>Power, Thermals &amp; TDP</span>
          <span class="note-toggle" aria-hidden="true">+</span>
        </button>
        <div class="note-body" hidden>
          <p>Every transistor switch dissipates energy. Managing <strong>power</strong> and <strong>heat</strong> is one of the biggest challenges in CPU design.</p>
          <ul>
            <li><strong>Dynamic power</strong> &#8212; P = C &times; V&sup2; &times; f. Proportional to capacitance, voltage squared, and clock frequency.</li>
            <li><strong>Static (leakage) power</strong> &#8212; current that flows even when transistors are "off". Dominates at small nodes; FinFET and GAA reduce it.</li>
            <li><strong>TDP (Thermal Design Power)</strong> &#8212; the maximum sustained heat output the cooler must handle. E.g. 125 W for a desktop CPU, 15&#8211;28 W for a laptop.</li>
          </ul>
          <p><strong>Techniques:</strong> Dynamic voltage/frequency scaling (DVFS), clock gating, power gating of idle cores, and heterogeneous core designs (P-Core / E-Core).</p>
        </div>
      </div>

      <div class="note-item">
        <button class="note-header" aria-expanded="false">
          <span>Instruction Set Architecture (ISA)</span>
          <span class="note-toggle" aria-hidden="true">+</span>
        </button>
        <div class="note-body" hidden>
          <p>The <strong>ISA</strong> defines the set of instructions a CPU understands &#8212; it is the contract between hardware and software.</p>
          <ul>
            <li><strong>x86-64 (CISC)</strong> &#8212; Complex Instruction Set. Used by Intel and AMD desktop/server CPUs. Variable-length instructions, rich addressing modes.</li>
            <li><strong>ARM (RISC)</strong> &#8212; Reduced Instruction Set. Used in smartphones, tablets, and Apple Silicon Macs. Fixed-length instructions, energy-efficient.</li>
            <li><strong>RISC-V</strong> &#8212; Open-source RISC ISA gaining traction in embedded, research, and increasingly in consumer devices.</li>
          </ul>
          <p><strong>Example:</strong> Apple&#39;s M-series chips use ARMv8/v9 ISA. AMD and Intel use x86-64 with extensions like AVX-512 for vector processing.</p>
        </div>
      </div>

    </div>
  </section>

  <!-- ABOUT -->
  <section id="about-section" class="content-section">
    <h2>About This Exhibition</h2>
    <div class="about-content">
      <div class="about-card">
        <h3>What You'll Learn</h3>
        <p>This interactive exhibition walks you through the Von Neumann architecture, the physical layout of a modern CPU die, and 3D models of nanoscale transistors &#8212; matching our physical exhibition model.</p>
      </div>
      <div class="about-card">
        <h3>How to Interact</h3>
        <ul>
          <li><strong>Click</strong> any diagram component to open a popup with full explanation.</li>
          <li><strong>Rotate</strong> 3D transistor models by dragging; scroll to zoom.</li>
          <li><strong>Expand</strong> notes topics with the + button.</li>
        </ul>
      </div>
      <div class="about-card">
        <h3>Technology</h3>
        <p>HTML, CSS, vanilla JavaScript, and Three.js for 3D transistor models. SVG diagrams for technical accuracy. No backend &#8212; exhibition-ready.</p>
      </div>
    </div>
  </section>

  <!-- FOOTER -->
  <footer id="site-footer">
    <div class="footer-inner">
      <div class="footer-col">
        <h4>Inside the CPU</h4>
        <p>A 3D exploration of how modern processors work &#8212; from Von Neumann architecture to individual transistors.</p>
      </div>
      <div class="footer-col">
        <h4>Sections</h4>
        <ul>
          <li><a href="#arch-section">Architecture</a></li>
          <li><a href="#cpu-block-section">CPU Layout</a></li>
          <li><a href="#transistor-section">Transistors</a></li>
          <li><a href="#notes-section">Notes</a></li>
        </ul>
      </div>
      <div class="footer-col">
        <h4>Resources</h4>
        <ul>
          <li><a href="https://en.wikipedia.org/wiki/Central_processing_unit" target="_blank" rel="noopener noreferrer">CPU &#8212; Wikipedia</a></li>
          <li><a href="https://en.wikipedia.org/wiki/Von_Neumann_architecture" target="_blank" rel="noopener noreferrer">Von Neumann Architecture</a></li>
          <li><a href="https://en.wikipedia.org/wiki/MOSFET" target="_blank" rel="noopener noreferrer">MOSFET &#8212; Wikipedia</a></li>
          <li><a href="https://en.wikipedia.org/wiki/FinFET" target="_blank" rel="noopener noreferrer">FinFET &#8212; Wikipedia</a></li>
        </ul>
      </div>
    </div>
    <div class="footer-bottom">
      <p>&copy; 2026 Inside the CPU. Educational purposes only.</p>
    </div>
  </footer>

  <!-- MODAL POPUP -->
  <div id="modal-overlay" class="modal-overlay" role="dialog" aria-modal="true"
       aria-labelledby="modal-title" hidden>
    <div class="modal-box">
      <button class="modal-close" id="modal-close-btn" aria-label="Close popup">&#10005;</button>
      <div class="modal-icon" id="modal-icon" aria-hidden="true"></div>
      <h2 class="modal-title" id="modal-title"></h2>
      <div class="modal-body" id="modal-body"></div>
    </div>
  </div>

  <!-- Scripts -->
  <script src="lib/three.min.js"></script>
  <script src="lib/OrbitControls.js"></script>
  <script src="js/exhibition.js"></script>
  <script src="js/transistor-viewer.js"></script>
  <script src="js/app.js"></script>
</body>
</html>