$date
	Mon Jan 18 14:50:07 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module problem_one_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # an $end
$var reg 1 $ b $end
$var reg 1 % bn $end
$var reg 1 & c $end
$var reg 1 ' cn $end
$var reg 1 ( d $end
$var reg 1 ) dn $end
$scope module p1 $end
$var wire 1 " a $end
$var wire 1 # an $end
$var wire 1 $ b $end
$var wire 1 % bn $end
$var wire 1 & c $end
$var wire 1 ' cn $end
$var wire 1 ( d $end
$var wire 1 ) dn $end
$var wire 1 * gnd $end
$var wire 1 ! out $end
$var wire 1 + pow $end
$var wire 1 , w0 $end
$var wire 1 - w1 $end
$var wire 1 . w2 $end
$var wire 1 / w3 $end
$var wire 1 0 w4 $end
$var wire 1 1 w5 $end
$var wire 1 2 w6 $end
$var wire 1 3 w7 $end
$var wire 1 4 w8 $end
$var wire 1 5 w9 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z5
z4
z3
12
11
z0
z/
z.
z-
z,
1+
0*
1)
0(
1'
0&
1%
0$
1#
0"
1!
$end
#20
z-
0)
0!
03
04
05
1(
#40
0'
z2
1&
#60
z-
1)
0(
#80
10
1!
z3
z4
0%
z/
1$
#100
z-
0)
0!
03
04
1(
#120
1'
12
0&
#140
z-
1)
1!
z3
z4
z5
0(
#160
z-
1,
z/
1.
0#
z2
z1
05
1"
#180
1-
0)
0!
03
04
1(
#200
1!
0'
z2
1&
#220
z-
1)
z3
z4
0(
#240
z0
04
1%
1/
0$
#260
1-
0)
1(
#280
0!
03
1'
z2
0&
#300
z-
1)
0(
#320
