powerPCItoSDRAM_powerpcfsm_0_0.v,verilog,xil_defaultlib,../../../bd/powerPCItoSDRAM/ip/powerPCItoSDRAM_powerpcfsm_0_0/sim/powerPCItoSDRAM_powerpcfsm_0_0.v,
powerPCItoSDRAM_mpc106fsm_0_0.v,verilog,xil_defaultlib,../../../bd/powerPCItoSDRAM/ip/powerPCItoSDRAM_mpc106fsm_0_0/sim/powerPCItoSDRAM_mpc106fsm_0_0.v,
powerPCItoSDRAM_chip_select_splitter_0_0.v,verilog,xil_defaultlib,../../../bd/powerPCItoSDRAM/ip/powerPCItoSDRAM_chip_select_splitter_0_0/sim/powerPCItoSDRAM_chip_select_splitter_0_0.v,
powerPCItoSDRAM_data_splitter_0_0.v,verilog,xil_defaultlib,../../../bd/powerPCItoSDRAM/ip/powerPCItoSDRAM_data_splitter_0_0/sim/powerPCItoSDRAM_data_splitter_0_0.v,
powerPCItoSDRAM_mx9_sdramfsm_0_0.v,verilog,xil_defaultlib,../../../bd/powerPCItoSDRAM/ip/powerPCItoSDRAM_mx9_sdramfsm_0_0/sim/powerPCItoSDRAM_mx9_sdramfsm_0_0.v,
powerPCItoSDRAM.v,verilog,xil_defaultlib,../../../bd/powerPCItoSDRAM/sim/powerPCItoSDRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
