$date
	Fri Jul 29 11:15:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SRff_tb $end
$var wire 1 ! qc $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ r $end
$var reg 1 % s $end
$scope module add $end
$var wire 1 # clk $end
$var wire 1 $ r $end
$var wire 1 % s $end
$var reg 1 " q $end
$var reg 1 ! qc $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
1#
0"
1!
$end
#5
0!
1"
1%
1#
#10
1!
0"
1$
0%
1#
#15
x!
x"
1%
1#
#20
0$
0%
1#
#25
1!
0"
1$
1#
#30
0$
1#
