{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1451679137421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1451679137422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan  1 21:12:17 2016 " "Processing started: Fri Jan  1 21:12:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1451679137422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679137422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta C5G -c C5G " "Command: quartus_sta C5G -c C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679137422 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679137480 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679138984 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679139045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679139045 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_av " "Entity alt_cal_av" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\] " "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\] " "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1451679140748 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679140748 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "C5G.SDC " "Synopsys Design Constraints File file not found: 'C5G.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679141193 ""}
{ "Info" "ISTA_SDC_FOUND" "tx_reconfig/av_xcvr_reconfig.sdc " "Reading SDC File: 'tx_reconfig/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679141193 ""}
{ "Info" "ISTA_SDC_FOUND" "tx_reconfig/altera_reset_controller.sdc " "Reading SDC File: 'tx_reconfig/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679141204 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679141254 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: '/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679141278 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/tomas/trx/nios/db/ip/system/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/tomas/trx/nios/db/ip/system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679141293 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.sdc " "Reading SDC File: '/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679141293 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0.sdc " "Reading SDC File: '/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679141391 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679141394 ""}
{ "Info" "0" "" "Initializing DDR database for CORE system_mem_if_lpddr2_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE system_mem_if_lpddr2_emif_0_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679141395 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: system_mem_if_lpddr2_emif_0_p0 INSTANCE: u0\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: system_mem_if_lpddr2_emif_0_p0 INSTANCE: u0\|mem_if_lpddr2_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679142193 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679142461 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sv_reconfig_pma_testbus_clk_0 " "The master clock for this clock assignment could not be derived.  Clock: sv_reconfig_pma_testbus_clk_0 was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk " "No clocks found on or feeding the specified source node: u0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1451679142502 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679142502 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFCLK_p0 " "Node: REFCLK_p0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_007\|altera_avalon_st_clock_crosser:clock_xer\|out_data_toggle_flopped REFCLK_p0 " "Register system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_007\|altera_avalon_st_clock_crosser:clock_xer\|out_data_toggle_flopped is being clocked by REFCLK_p0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1451679142507 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679142507 "|C5G|REFCLK_p0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Node: system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|alt_edge_det_ff1 system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Register system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|alt_edge_det_ff1 is being clocked by system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1451679142507 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679142507 "|C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679142536 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679142536 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679143205 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679143205 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1451679143215 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1451679143215 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679143215 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679143216 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679143216 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679143218 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679143245 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1451679143967 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679143967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.299 " "Worst-case setup slack is -0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679143967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679143967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.299              -0.604 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "   -0.299              -0.604 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679143967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.111               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679143967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.267               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    2.267               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679143967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.150               0.000 altera_reserved_tck  " "    9.150               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679143967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.464               0.000 CLOCK_50_B5B  " "    9.464               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679143967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.079               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   16.079               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679143967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679143967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 altera_reserved_tck  " "    0.149               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.160               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    0.247               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    0.265               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.293               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 CLOCK_50_B5B  " "    0.321               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679144119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.930 " "Worst-case recovery slack is 1.930" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.930               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    1.930               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.666               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    9.666               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.819               0.000 CLOCK_50_B5B  " "   11.819               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.667               0.000 altera_reserved_tck  " "   13.667               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.360               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   19.360               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679144153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.004 " "Worst-case removal slack is 0.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.004               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.691               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    0.691               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737               0.000 altera_reserved_tck  " "    0.737               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.120               0.000 CLOCK_50_B5B  " "    1.120               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.179               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    1.179               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679144187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.757 " "Worst-case minimum pulse width slack is 0.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.757               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk  " "    0.810               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.512               0.000 u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock  " "    1.512               0.000 u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.640               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    1.640               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.331               0.000 alt_cal_av_edge_detect_clk  " "    4.331               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.144               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    6.144               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.812               0.000 CLOCK_50_B5B  " "    8.812               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.591               0.000 altera_reserved_tck  " "   15.591               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.772               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   21.772               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679144194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679144194 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 65 synchronizer chains. " "Report Metastability: Found 65 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679144306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679144306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 65 " "Number of Synchronizer Chains Found: 65" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679144306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679144306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679144306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.487 ns " "Worst Case Available Settling Time: 4.487 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679144306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679144306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679144306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679144306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679144306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679144306 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679144306 ""}
{ "Info" "0" "" "Initializing DDR database for CORE system_mem_if_lpddr2_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE system_mem_if_lpddr2_emif_0_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679144432 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: system_mem_if_lpddr2_emif_0_p0 INSTANCE: u0\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: system_mem_if_lpddr2_emif_0_p0 INSTANCE: u0\|mem_if_lpddr2_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679145172 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 2.571 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 2.571" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146222 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679146222 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 2.534 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 2.534" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146264 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679146264 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (7 violated).  Worst case slack is -0.299 " "Report Timing: Found 10 setup paths (7 violated).  Worst case slack is -0.299" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (setup)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146421 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679146421 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.160 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.160" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (hold)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146566 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679146566 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 9.666 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 9.666" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146621 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146621 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146621 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146621 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146621 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679146621 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.004 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.004" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679146673 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679146673 ""}
{ "Info" "0" "" "Core: system_mem_if_lpddr2_emif_0_p0 - Instance: u0\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Core: system_mem_if_lpddr2_emif_0_p0 - Instance: u0\|mem_if_lpddr2_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679146743 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679146743 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.363  0.421" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.363  0.421" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679146744 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.421     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.421     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679146744 ""}
{ "Warning" "0" "" "Core (Slow 1100mV 85C Model)                       \| -0.299   0.16" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                       \| -0.299   0.16" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679146744 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  9.666  0.004" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  9.666  0.004" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679146744 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  2.571  2.534" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  2.571  2.534" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679146744 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|   0.27  0.223" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|   0.27  0.223" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679146744 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.271  0.337" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.271  0.337" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679146744 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679146744 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679146923 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679146991 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679185964 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sv_reconfig_pma_testbus_clk_0 " "The master clock for this clock assignment could not be derived.  Clock: sv_reconfig_pma_testbus_clk_0 was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk " "No clocks found on or feeding the specified source node: u0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1451679186857 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679186857 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFCLK_p0 " "Node: REFCLK_p0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_007\|altera_avalon_st_clock_crosser:clock_xer\|out_data_toggle_flopped REFCLK_p0 " "Register system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_007\|altera_avalon_st_clock_crosser:clock_xer\|out_data_toggle_flopped is being clocked by REFCLK_p0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1451679186861 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679186861 "|C5G|REFCLK_p0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Node: system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|alt_edge_det_ff1 system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Register system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|alt_edge_det_ff1 is being clocked by system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1451679186861 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679186861 "|C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679186889 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679186889 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679187361 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679187361 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1451679187371 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1451679187371 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679187371 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679187372 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679187372 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1451679187816 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679187816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.029 " "Worst-case setup slack is -0.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679187852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679187852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029              -0.029 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "   -0.029              -0.029 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679187852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.180               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679187852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.108               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    2.108               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679187852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.464               0.000 altera_reserved_tck  " "    9.464               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679187852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.644               0.000 CLOCK_50_B5B  " "    9.644               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679187852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.026               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   16.026               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679187852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679187852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.136 " "Worst-case hold slack is 0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 altera_reserved_tck  " "    0.136               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    0.205               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.210               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    0.248               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.276               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 CLOCK_50_B5B  " "    0.305               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679188033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.094 " "Worst-case recovery slack is 2.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.094               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    2.094               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.904               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    9.904               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.154               0.000 CLOCK_50_B5B  " "   12.154               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.821               0.000 altera_reserved_tck  " "   13.821               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.485               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   19.485               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679188102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.060 " "Worst-case removal slack is 0.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.060               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    0.639               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.724               0.000 altera_reserved_tck  " "    0.724               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.054               0.000 CLOCK_50_B5B  " "    1.054               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.095               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    1.095               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679188171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.671 " "Worst-case minimum pulse width slack is 0.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.671               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk  " "    0.818               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.510               0.000 u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock  " "    1.510               0.000 u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.607               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    1.607               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.311               0.000 alt_cal_av_edge_detect_clk  " "    4.311               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.103               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    6.103               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.760               0.000 CLOCK_50_B5B  " "    8.760               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.625               0.000 altera_reserved_tck  " "   15.625               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.763               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   21.763               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679188214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679188214 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 65 synchronizer chains. " "Report Metastability: Found 65 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 2.21e+08 years or 6.97e+15 seconds. " "Worst-Case MTBF of Design is 2.21e+08 years or 6.97e+15 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679188325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679188325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 65 " "Number of Synchronizer Chains Found: 65" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679188325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679188325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679188325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.686 ns " "Worst Case Available Settling Time: 4.686 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679188325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679188325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679188325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679188325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679188325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679188325 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679188325 ""}
{ "Info" "0" "" "Initializing DDR database for CORE system_mem_if_lpddr2_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE system_mem_if_lpddr2_emif_0_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679188529 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: system_mem_if_lpddr2_emif_0_p0 INSTANCE: u0\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: system_mem_if_lpddr2_emif_0_p0 INSTANCE: u0\|mem_if_lpddr2_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679189272 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 2.607 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 2.607" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190246 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679190246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 2.570 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 2.570" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190323 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679190323 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (1 violated).  Worst case slack is -0.029 " "Report Timing: Found 10 setup paths (1 violated).  Worst case slack is -0.029" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (setup)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190490 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679190490 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.210 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.210" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (hold)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190673 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679190673 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 9.904 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 9.904" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190763 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679190763 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.060 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.060" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679190853 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679190853 ""}
{ "Info" "0" "" "Core: system_mem_if_lpddr2_emif_0_p0 - Instance: u0\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Core: system_mem_if_lpddr2_emif_0_p0 - Instance: u0\|mem_if_lpddr2_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679190959 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679190959 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.344  0.415" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.344  0.415" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679190959 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  4.461     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  4.461     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679190959 ""}
{ "Warning" "0" "" "Core (Slow 1100mV 0C Model)                        \| -0.029   0.21" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                        \| -0.029   0.21" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679190960 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  9.904   0.06" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  9.904   0.06" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679190960 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  2.607   2.57" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  2.607   2.57" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679190960 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.281  0.234" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.281  0.234" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679190960 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.291  0.347" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.291  0.347" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679190960 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679190960 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679191211 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679191681 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679226677 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sv_reconfig_pma_testbus_clk_0 " "The master clock for this clock assignment could not be derived.  Clock: sv_reconfig_pma_testbus_clk_0 was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk " "No clocks found on or feeding the specified source node: u0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1451679227451 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679227451 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFCLK_p0 " "Node: REFCLK_p0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_007\|altera_avalon_st_clock_crosser:clock_xer\|out_data_toggle_flopped REFCLK_p0 " "Register system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_007\|altera_avalon_st_clock_crosser:clock_xer\|out_data_toggle_flopped is being clocked by REFCLK_p0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1451679227455 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679227455 "|C5G|REFCLK_p0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Node: system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|alt_edge_det_ff1 system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Register system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|alt_edge_det_ff1 is being clocked by system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1451679227455 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679227455 "|C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679227482 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679227482 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679227968 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679227968 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1451679227978 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1451679227978 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679227978 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679227980 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679227980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.375 " "Worst-case setup slack is 1.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.375               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    1.375               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.495               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    2.495               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.563               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    8.563               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.616               0.000 altera_reserved_tck  " "   12.616               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.651               0.000 CLOCK_50_B5B  " "   13.651               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.111               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   19.111               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679228199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.018 " "Worst-case hold slack is 0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 altera_reserved_tck  " "    0.018               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    0.137               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    0.138               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.150               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 CLOCK_50_B5B  " "    0.167               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.183               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679228415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.521 " "Worst-case recovery slack is 3.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.521               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    3.521               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.755               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "   11.755               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.008               0.000 CLOCK_50_B5B  " "   15.008               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.295               0.000 altera_reserved_tck  " "   15.295               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.719               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   20.719               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679228519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.211 " "Worst-case removal slack is 0.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.211               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 altera_reserved_tck  " "    0.278               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    0.301               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 CLOCK_50_B5B  " "    0.530               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    0.624               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679228627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.064 " "Worst-case minimum pulse width slack is 1.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.064               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    1.064               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.149               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk  " "    1.149               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.514               0.000 u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock  " "    1.514               0.000 u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.950               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    1.950               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.644               0.000 alt_cal_av_edge_detect_clk  " "    4.644               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.461               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    6.461               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.500               0.000 CLOCK_50_B5B  " "    8.500               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.656               0.000 altera_reserved_tck  " "   15.656               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.270               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   22.270               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679228706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679228706 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 65 synchronizer chains. " "Report Metastability: Found 65 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679228817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679228817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 65 " "Number of Synchronizer Chains Found: 65" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679228817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679228817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679228817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.724 ns " "Worst Case Available Settling Time: 7.724 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679228817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679228817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679228817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679228817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679228817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679228817 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679228817 ""}
{ "Info" "0" "" "Initializing DDR database for CORE system_mem_if_lpddr2_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE system_mem_if_lpddr2_emif_0_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679229138 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: system_mem_if_lpddr2_emif_0_p0 INSTANCE: u0\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: system_mem_if_lpddr2_emif_0_p0 INSTANCE: u0\|mem_if_lpddr2_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679229884 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 2.969 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 2.969" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231103 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679231103 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 2.947 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 2.947" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231216 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679231216 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.375 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (setup)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231417 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679231417 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.134 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.134" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (hold)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231625 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679231625 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 11.755 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 11.755" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231749 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679231749 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.211 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.211" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679231877 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679231877 ""}
{ "Info" "0" "" "Core: system_mem_if_lpddr2_emif_0_p0 - Instance: u0\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Core: system_mem_if_lpddr2_emif_0_p0 - Instance: u0\|mem_if_lpddr2_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679232019 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679232019 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.291  0.252" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.291  0.252" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679232019 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  4.837     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  4.837     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679232019 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  1.375  0.134" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  1.375  0.134" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679232019 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 11.755  0.211" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 11.755  0.211" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679232019 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  2.969  2.947" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  2.969  2.947" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679232019 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.444  0.396" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.444  0.396" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679232019 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.394  0.394" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.394  0.394" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679232019 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679232344 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sv_reconfig_pma_testbus_clk_0 " "The master clock for this clock assignment could not be derived.  Clock: sv_reconfig_pma_testbus_clk_0 was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk " "No clocks found on or feeding the specified source node: u0\|tx_0\|tx_reconfig_inst0\|tx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1451679233072 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679233072 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFCLK_p0 " "Node: REFCLK_p0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_007\|altera_avalon_st_clock_crosser:clock_xer\|out_data_toggle_flopped REFCLK_p0 " "Register system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_007\|altera_avalon_st_clock_crosser:clock_xer\|out_data_toggle_flopped is being clocked by REFCLK_p0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1451679233076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679233076 "|C5G|REFCLK_p0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Node: system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|alt_edge_det_ff1 system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Register system:u0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|alt_edge_det_ff1 is being clocked by system:u0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1451679233076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679233076 "|C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: system:u0\|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:u0\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1451679233104 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679233104 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679233571 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679233571 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1451679233581 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|tx_0\|tx_native_inst0\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1451679233581 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679233581 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1451679233582 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679233582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.461 " "Worst-case setup slack is 1.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679233833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679233833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.461               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    1.461               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679233833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.881               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    2.881               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679233833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.240               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    9.240               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679233833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.122               0.000 altera_reserved_tck  " "   13.122               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679233833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.444               0.000 CLOCK_50_B5B  " "   14.444               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679233833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.458               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   19.458               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679233833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679233833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.006 " "Worst-case hold slack is 0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006               0.000 altera_reserved_tck  " "    0.006               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    0.123               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    0.126               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.139               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 CLOCK_50_B5B  " "    0.146               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.221               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679234086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.843 " "Worst-case recovery slack is 3.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.843               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    3.843               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.186               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "   12.186               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.476               0.000 altera_reserved_tck  " "   15.476               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.655               0.000 CLOCK_50_B5B  " "   15.655               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.954               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   20.954               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679234226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.140 " "Worst-case removal slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.140               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 altera_reserved_tck  " "    0.253               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    0.271               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 CLOCK_50_B5B  " "    0.479               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    0.561               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679234367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.060 " "Worst-case minimum pulse width slack is 1.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.060               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    1.060               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.147               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk  " "    1.147               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.513               0.000 u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock  " "    1.513               0.000 u0\|mem_if_lpddr2_emif_0\|system_mem_if_lpddr2_emif_0_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.948               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk  " "    1.948               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.643               0.000 alt_cal_av_edge_detect_clk  " "    4.643               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.463               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    6.463               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.452               0.000 CLOCK_50_B5B  " "    8.452               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.704               0.000 altera_reserved_tck  " "   15.704               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.263               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   22.263               0.000 u0\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1451679234481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679234481 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 65 synchronizer chains. " "Report Metastability: Found 65 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679234590 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679234590 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 65 " "Number of Synchronizer Chains Found: 65" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679234590 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679234590 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679234590 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.184 ns " "Worst Case Available Settling Time: 8.184 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679234590 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679234590 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679234590 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679234590 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679234590 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1451679234590 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679234590 ""}
{ "Info" "0" "" "Initializing DDR database for CORE system_mem_if_lpddr2_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE system_mem_if_lpddr2_emif_0_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679235060 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: system_mem_if_lpddr2_emif_0_p0 INSTANCE: u0\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: system_mem_if_lpddr2_emif_0_p0 INSTANCE: u0\|mem_if_lpddr2_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679235800 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 2.964 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 2.964" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679237437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679237437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679237437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679237437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679237437 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679237437 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 2.953 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 2.953" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679237585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679237585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679237585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679237585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679237585 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679237585 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.461 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.461" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679237817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679237817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679237817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679237817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (setup)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679237817 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679237817 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.105 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.105" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679238061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679238061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679238061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679238061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (hold)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679238061 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679238061 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.186 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.186" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679238219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679238219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679238219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679238219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679238219 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679238219 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.140 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.140" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679238381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679238381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679238381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679238381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1451679238381 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679238381 ""}
{ "Info" "0" "" "Core: system_mem_if_lpddr2_emif_0_p0 - Instance: u0\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Core: system_mem_if_lpddr2_emif_0_p0 - Instance: u0\|mem_if_lpddr2_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679238553 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679238553 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.261  0.272" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.261  0.272" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679238554 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  4.832     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  4.832     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679238554 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  1.461  0.105" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  1.461  0.105" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679238554 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 12.186   0.14" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 12.186   0.14" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679238554 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  2.964  2.953" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  2.964  2.953" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679238554 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.448  0.401" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.448  0.401" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679238554 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.396  0.396" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.396  0.396" 0 0 "TimeQuest Timing Analyzer" 0 0 1451679238554 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679241594 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679241595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 36 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2794 " "Peak virtual memory: 2794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1451679242673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan  1 21:14:02 2016 " "Processing ended: Fri Jan  1 21:14:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1451679242673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:45 " "Elapsed time: 00:01:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1451679242673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1451679242673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1451679242673 ""}
