Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 17:53:50 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.348    -1044.231                    199                  820        0.132        0.000                      0                  820        3.000        0.000                       0                   550  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -14.348    -1044.231                    199                  820        0.132        0.000                      0                  820        3.000        0.000                       0                   550  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          199  Failing Endpoints,  Worst Slack      -14.348ns,  Total Violation    -1044.231ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.348ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.373ns  (logic 15.060ns (70.464%)  route 6.313ns (29.536%))
  Logic Levels:           22  (CARRY4=10 DSP48E1=3 LUT2=2 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.973     0.973    fsm3/clk
    SLICE_X25Y24         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  fsm3/out_reg[0]/Q
                         net (fo=9, routed)           0.449     1.841    fsm3/fsm3_out[0]
    SLICE_X25Y24         LUT3 (Prop_lut3_I0_O)        0.299     2.140 f  fsm3/C_write_data[31]_INST_0_i_8/O
                         net (fo=3, routed)           0.560     2.700    fsm2/out[3]_i_7_0
    SLICE_X27Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.824 f  fsm2/C_write_data[31]_INST_0_i_5/O
                         net (fo=9, routed)           0.307     3.131    fsm2/C_write_data[31]_INST_0_i_5_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.255 f  fsm2/out_i_33/O
                         net (fo=96, routed)          0.882     4.137    CWrite10/out_21
    SLICE_X23Y22         LUT3 (Prop_lut3_I1_O)        0.124     4.261 r  CWrite10/out__0_i_9__4/O
                         net (fo=4, routed)           0.410     4.671    mult4/mult6_left[8]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.707 r  mult4/out__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.763    mult4/out__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.281 r  mult4/out__1/P[0]
                         net (fo=2, routed)           0.810    11.091    mult4/out__1_n_105
    SLICE_X20Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.215 r  mult4/out_carry_i_3__6/O
                         net (fo=1, routed)           0.000    11.215    mult4/out_carry_i_3__6_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.748 r  mult4/out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.748    mult4/out_carry_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.865 r  mult4/out_carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.874    mult4/out_carry__0_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.991 r  mult4/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.991    mult4/out_carry__1_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.230 r  mult4/out_carry__2/O[2]
                         net (fo=1, routed)           0.438    12.668    CWrite10/out[14]
    SLICE_X21Y28         LUT3 (Prop_lut3_I2_O)        0.301    12.969 r  CWrite10/out_i_2__2/O
                         net (fo=1, routed)           0.377    13.345    mult5/mult5_left[30]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    17.001 r  mult5/out/P[0]
                         net (fo=1, routed)           0.865    17.867    mult5/out_n_105
    SLICE_X20Y19         LUT2 (Prop_lut2_I1_O)        0.124    17.991 r  mult5/out_carry_i_3__7/O
                         net (fo=1, routed)           0.000    17.991    mult5/out_carry_i_3__7_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.524 r  mult5/out_carry/CO[3]
                         net (fo=1, routed)           0.000    18.524    mult5/out_carry_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.847 r  mult5/out_carry__0/O[1]
                         net (fo=1, routed)           0.579    19.426    CWrite10/out_1[5]
    SLICE_X19Y20         LUT4 (Prop_lut4_I3_O)        0.306    19.732 r  CWrite10/out_carry__4_i_7__1/O
                         net (fo=1, routed)           0.000    19.732    add3/out_carry__4_i_8__2[1]
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.282 r  add3/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.282    add3/out_carry__4_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.616 r  add3/out_carry__5/O[1]
                         net (fo=2, routed)           0.571    21.187    CWrite10/add3_out[25]
    SLICE_X18Y21         LUT4 (Prop_lut4_I2_O)        0.303    21.490 r  CWrite10/out_carry__5_i_7__2/O
                         net (fo=1, routed)           0.000    21.490    add4/out_reg[27][1]
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.023 r  add4/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.023    add4/out_carry__5_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.346 r  add4/out_carry__6/O[1]
                         net (fo=1, routed)           0.000    22.346    CWrite10/add4_out[29]
    SLICE_X18Y22         FDRE                                         r  CWrite10/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=549, unset)          0.924     7.924    CWrite10/clk
    SLICE_X18Y22         FDRE                                         r  CWrite10/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X18Y22         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -22.346    
  -------------------------------------------------------------------
                         slack                                -14.348    

Slack (VIOLATED) :        -14.340ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.365ns  (logic 15.052ns (70.453%)  route 6.313ns (29.547%))
  Logic Levels:           22  (CARRY4=10 DSP48E1=3 LUT2=2 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.973     0.973    fsm3/clk
    SLICE_X25Y24         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  fsm3/out_reg[0]/Q
                         net (fo=9, routed)           0.449     1.841    fsm3/fsm3_out[0]
    SLICE_X25Y24         LUT3 (Prop_lut3_I0_O)        0.299     2.140 f  fsm3/C_write_data[31]_INST_0_i_8/O
                         net (fo=3, routed)           0.560     2.700    fsm2/out[3]_i_7_0
    SLICE_X27Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.824 f  fsm2/C_write_data[31]_INST_0_i_5/O
                         net (fo=9, routed)           0.307     3.131    fsm2/C_write_data[31]_INST_0_i_5_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.255 f  fsm2/out_i_33/O
                         net (fo=96, routed)          0.882     4.137    CWrite10/out_21
    SLICE_X23Y22         LUT3 (Prop_lut3_I1_O)        0.124     4.261 r  CWrite10/out__0_i_9__4/O
                         net (fo=4, routed)           0.410     4.671    mult4/mult6_left[8]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.707 r  mult4/out__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.763    mult4/out__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.281 r  mult4/out__1/P[0]
                         net (fo=2, routed)           0.810    11.091    mult4/out__1_n_105
    SLICE_X20Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.215 r  mult4/out_carry_i_3__6/O
                         net (fo=1, routed)           0.000    11.215    mult4/out_carry_i_3__6_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.748 r  mult4/out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.748    mult4/out_carry_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.865 r  mult4/out_carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.874    mult4/out_carry__0_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.991 r  mult4/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.991    mult4/out_carry__1_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.230 r  mult4/out_carry__2/O[2]
                         net (fo=1, routed)           0.438    12.668    CWrite10/out[14]
    SLICE_X21Y28         LUT3 (Prop_lut3_I2_O)        0.301    12.969 r  CWrite10/out_i_2__2/O
                         net (fo=1, routed)           0.377    13.345    mult5/mult5_left[30]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    17.001 r  mult5/out/P[0]
                         net (fo=1, routed)           0.865    17.867    mult5/out_n_105
    SLICE_X20Y19         LUT2 (Prop_lut2_I1_O)        0.124    17.991 r  mult5/out_carry_i_3__7/O
                         net (fo=1, routed)           0.000    17.991    mult5/out_carry_i_3__7_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.524 r  mult5/out_carry/CO[3]
                         net (fo=1, routed)           0.000    18.524    mult5/out_carry_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.847 r  mult5/out_carry__0/O[1]
                         net (fo=1, routed)           0.579    19.426    CWrite10/out_1[5]
    SLICE_X19Y20         LUT4 (Prop_lut4_I3_O)        0.306    19.732 r  CWrite10/out_carry__4_i_7__1/O
                         net (fo=1, routed)           0.000    19.732    add3/out_carry__4_i_8__2[1]
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.282 r  add3/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.282    add3/out_carry__4_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.616 r  add3/out_carry__5/O[1]
                         net (fo=2, routed)           0.571    21.187    CWrite10/add3_out[25]
    SLICE_X18Y21         LUT4 (Prop_lut4_I2_O)        0.303    21.490 r  CWrite10/out_carry__5_i_7__2/O
                         net (fo=1, routed)           0.000    21.490    add4/out_reg[27][1]
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.023 r  add4/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.023    add4/out_carry__5_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.338 r  add4/out_carry__6/O[3]
                         net (fo=1, routed)           0.000    22.338    CWrite10/add4_out[31]
    SLICE_X18Y22         FDRE                                         r  CWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=549, unset)          0.924     7.924    CWrite10/clk
    SLICE_X18Y22         FDRE                                         r  CWrite10/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X18Y22         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -22.338    
  -------------------------------------------------------------------
                         slack                                -14.340    

Slack (VIOLATED) :        -14.299ns  (required time - arrival time)
  Source:                 fsm0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.324ns  (logic 13.959ns (65.461%)  route 7.365ns (34.539%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=3 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.973     0.973    fsm0/clk
    SLICE_X33Y22         FDRE                                         r  fsm0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm0/out_reg[8]/Q
                         net (fo=2, routed)           0.861     2.290    fsm0/fsm0_out[8]
    SLICE_X32Y22         LUT4 (Prop_lut4_I0_O)        0.124     2.414 f  fsm0/B_addr1[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.663     3.077    fsm0/B_addr1[3]_INST_0_i_2_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.201 f  fsm0/B_addr1[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.905     4.106    fsm0/B_addr1[3]_INST_0_i_1_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.230 r  fsm0/out[31]_i_1__10/O
                         net (fo=223, routed)         0.784     5.014    alphaRead00/CWrite00_write_en
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.138 r  alphaRead00/out__0_i_5/O
                         net (fo=1, routed)           0.556     5.694    mult0/mult0_left[12]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.730 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.732    mult0/out__0_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.250 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.768    12.017    mult0/out__1_n_105
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.141 r  mult0/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.141    mult0/out_carry_i_3__1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.674 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.674    mult0/out_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.791 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.791    mult0/out_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.908 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    mult0/out_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.223 r  mult0/out_carry__2/O[3]
                         net (fo=1, routed)           0.532    13.755    mult0/out[31]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307    14.062 r  mult0/out_i_1__0/O
                         net (fo=1, routed)           0.519    14.581    mult1/mult1_left[31]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    18.237 r  mult1/out/P[0]
                         net (fo=1, routed)           1.112    19.348    mult1/out_n_105
    SLICE_X35Y16         LUT2 (Prop_lut2_I1_O)        0.124    19.472 r  mult1/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.472    mult1/out_carry_i_3__2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.022 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    20.022    mult1/out_carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.356 r  mult1/out_carry__0/O[1]
                         net (fo=2, routed)           0.665    21.021    mult1/out[21]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.303    21.324 r  mult1/out_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    21.324    add0/out_reg[23][1]
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.857 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.857    add0/out_carry__4_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.974 r  add0/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.974    add0/out_carry__5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.297 r  add0/out_carry__6/O[1]
                         net (fo=1, routed)           0.000    22.297    CWrite00/add0_out[29]
    SLICE_X34Y19         FDRE                                         r  CWrite00/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=549, unset)          0.924     7.924    CWrite00/clk
    SLICE_X34Y19         FDRE                                         r  CWrite00/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y19         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite00/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -22.297    
  -------------------------------------------------------------------
                         slack                                -14.299    

Slack (VIOLATED) :        -14.291ns  (required time - arrival time)
  Source:                 fsm0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.316ns  (logic 13.951ns (65.448%)  route 7.365ns (34.552%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=3 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.973     0.973    fsm0/clk
    SLICE_X33Y22         FDRE                                         r  fsm0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm0/out_reg[8]/Q
                         net (fo=2, routed)           0.861     2.290    fsm0/fsm0_out[8]
    SLICE_X32Y22         LUT4 (Prop_lut4_I0_O)        0.124     2.414 f  fsm0/B_addr1[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.663     3.077    fsm0/B_addr1[3]_INST_0_i_2_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.201 f  fsm0/B_addr1[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.905     4.106    fsm0/B_addr1[3]_INST_0_i_1_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.230 r  fsm0/out[31]_i_1__10/O
                         net (fo=223, routed)         0.784     5.014    alphaRead00/CWrite00_write_en
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.138 r  alphaRead00/out__0_i_5/O
                         net (fo=1, routed)           0.556     5.694    mult0/mult0_left[12]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.730 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.732    mult0/out__0_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.250 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.768    12.017    mult0/out__1_n_105
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.141 r  mult0/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.141    mult0/out_carry_i_3__1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.674 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.674    mult0/out_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.791 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.791    mult0/out_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.908 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    mult0/out_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.223 r  mult0/out_carry__2/O[3]
                         net (fo=1, routed)           0.532    13.755    mult0/out[31]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307    14.062 r  mult0/out_i_1__0/O
                         net (fo=1, routed)           0.519    14.581    mult1/mult1_left[31]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    18.237 r  mult1/out/P[0]
                         net (fo=1, routed)           1.112    19.348    mult1/out_n_105
    SLICE_X35Y16         LUT2 (Prop_lut2_I1_O)        0.124    19.472 r  mult1/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.472    mult1/out_carry_i_3__2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.022 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    20.022    mult1/out_carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.356 r  mult1/out_carry__0/O[1]
                         net (fo=2, routed)           0.665    21.021    mult1/out[21]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.303    21.324 r  mult1/out_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    21.324    add0/out_reg[23][1]
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.857 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.857    add0/out_carry__4_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.974 r  add0/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.974    add0/out_carry__5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.289 r  add0/out_carry__6/O[3]
                         net (fo=1, routed)           0.000    22.289    CWrite00/add0_out[31]
    SLICE_X34Y19         FDRE                                         r  CWrite00/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=549, unset)          0.924     7.924    CWrite00/clk
    SLICE_X34Y19         FDRE                                         r  CWrite00/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y19         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite00/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -22.289    
  -------------------------------------------------------------------
                         slack                                -14.291    

Slack (VIOLATED) :        -14.264ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.289ns  (logic 14.976ns (70.347%)  route 6.313ns (29.653%))
  Logic Levels:           22  (CARRY4=10 DSP48E1=3 LUT2=2 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.973     0.973    fsm3/clk
    SLICE_X25Y24         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  fsm3/out_reg[0]/Q
                         net (fo=9, routed)           0.449     1.841    fsm3/fsm3_out[0]
    SLICE_X25Y24         LUT3 (Prop_lut3_I0_O)        0.299     2.140 f  fsm3/C_write_data[31]_INST_0_i_8/O
                         net (fo=3, routed)           0.560     2.700    fsm2/out[3]_i_7_0
    SLICE_X27Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.824 f  fsm2/C_write_data[31]_INST_0_i_5/O
                         net (fo=9, routed)           0.307     3.131    fsm2/C_write_data[31]_INST_0_i_5_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.255 f  fsm2/out_i_33/O
                         net (fo=96, routed)          0.882     4.137    CWrite10/out_21
    SLICE_X23Y22         LUT3 (Prop_lut3_I1_O)        0.124     4.261 r  CWrite10/out__0_i_9__4/O
                         net (fo=4, routed)           0.410     4.671    mult4/mult6_left[8]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.707 r  mult4/out__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.763    mult4/out__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.281 r  mult4/out__1/P[0]
                         net (fo=2, routed)           0.810    11.091    mult4/out__1_n_105
    SLICE_X20Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.215 r  mult4/out_carry_i_3__6/O
                         net (fo=1, routed)           0.000    11.215    mult4/out_carry_i_3__6_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.748 r  mult4/out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.748    mult4/out_carry_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.865 r  mult4/out_carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.874    mult4/out_carry__0_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.991 r  mult4/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.991    mult4/out_carry__1_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.230 r  mult4/out_carry__2/O[2]
                         net (fo=1, routed)           0.438    12.668    CWrite10/out[14]
    SLICE_X21Y28         LUT3 (Prop_lut3_I2_O)        0.301    12.969 r  CWrite10/out_i_2__2/O
                         net (fo=1, routed)           0.377    13.345    mult5/mult5_left[30]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    17.001 r  mult5/out/P[0]
                         net (fo=1, routed)           0.865    17.867    mult5/out_n_105
    SLICE_X20Y19         LUT2 (Prop_lut2_I1_O)        0.124    17.991 r  mult5/out_carry_i_3__7/O
                         net (fo=1, routed)           0.000    17.991    mult5/out_carry_i_3__7_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.524 r  mult5/out_carry/CO[3]
                         net (fo=1, routed)           0.000    18.524    mult5/out_carry_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.847 r  mult5/out_carry__0/O[1]
                         net (fo=1, routed)           0.579    19.426    CWrite10/out_1[5]
    SLICE_X19Y20         LUT4 (Prop_lut4_I3_O)        0.306    19.732 r  CWrite10/out_carry__4_i_7__1/O
                         net (fo=1, routed)           0.000    19.732    add3/out_carry__4_i_8__2[1]
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.282 r  add3/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.282    add3/out_carry__4_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.616 r  add3/out_carry__5/O[1]
                         net (fo=2, routed)           0.571    21.187    CWrite10/add3_out[25]
    SLICE_X18Y21         LUT4 (Prop_lut4_I2_O)        0.303    21.490 r  CWrite10/out_carry__5_i_7__2/O
                         net (fo=1, routed)           0.000    21.490    add4/out_reg[27][1]
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.023 r  add4/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.023    add4/out_carry__5_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.262 r  add4/out_carry__6/O[2]
                         net (fo=1, routed)           0.000    22.262    CWrite10/add4_out[30]
    SLICE_X18Y22         FDRE                                         r  CWrite10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=549, unset)          0.924     7.924    CWrite10/clk
    SLICE_X18Y22         FDRE                                         r  CWrite10/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X18Y22         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -22.262    
  -------------------------------------------------------------------
                         slack                                -14.264    

Slack (VIOLATED) :        -14.244ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.269ns  (logic 14.956ns (70.319%)  route 6.313ns (29.681%))
  Logic Levels:           22  (CARRY4=10 DSP48E1=3 LUT2=2 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.973     0.973    fsm3/clk
    SLICE_X25Y24         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  fsm3/out_reg[0]/Q
                         net (fo=9, routed)           0.449     1.841    fsm3/fsm3_out[0]
    SLICE_X25Y24         LUT3 (Prop_lut3_I0_O)        0.299     2.140 f  fsm3/C_write_data[31]_INST_0_i_8/O
                         net (fo=3, routed)           0.560     2.700    fsm2/out[3]_i_7_0
    SLICE_X27Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.824 f  fsm2/C_write_data[31]_INST_0_i_5/O
                         net (fo=9, routed)           0.307     3.131    fsm2/C_write_data[31]_INST_0_i_5_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.255 f  fsm2/out_i_33/O
                         net (fo=96, routed)          0.882     4.137    CWrite10/out_21
    SLICE_X23Y22         LUT3 (Prop_lut3_I1_O)        0.124     4.261 r  CWrite10/out__0_i_9__4/O
                         net (fo=4, routed)           0.410     4.671    mult4/mult6_left[8]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.707 r  mult4/out__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.763    mult4/out__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.281 r  mult4/out__1/P[0]
                         net (fo=2, routed)           0.810    11.091    mult4/out__1_n_105
    SLICE_X20Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.215 r  mult4/out_carry_i_3__6/O
                         net (fo=1, routed)           0.000    11.215    mult4/out_carry_i_3__6_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.748 r  mult4/out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.748    mult4/out_carry_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.865 r  mult4/out_carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.874    mult4/out_carry__0_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.991 r  mult4/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.991    mult4/out_carry__1_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.230 r  mult4/out_carry__2/O[2]
                         net (fo=1, routed)           0.438    12.668    CWrite10/out[14]
    SLICE_X21Y28         LUT3 (Prop_lut3_I2_O)        0.301    12.969 r  CWrite10/out_i_2__2/O
                         net (fo=1, routed)           0.377    13.345    mult5/mult5_left[30]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    17.001 r  mult5/out/P[0]
                         net (fo=1, routed)           0.865    17.867    mult5/out_n_105
    SLICE_X20Y19         LUT2 (Prop_lut2_I1_O)        0.124    17.991 r  mult5/out_carry_i_3__7/O
                         net (fo=1, routed)           0.000    17.991    mult5/out_carry_i_3__7_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.524 r  mult5/out_carry/CO[3]
                         net (fo=1, routed)           0.000    18.524    mult5/out_carry_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.847 r  mult5/out_carry__0/O[1]
                         net (fo=1, routed)           0.579    19.426    CWrite10/out_1[5]
    SLICE_X19Y20         LUT4 (Prop_lut4_I3_O)        0.306    19.732 r  CWrite10/out_carry__4_i_7__1/O
                         net (fo=1, routed)           0.000    19.732    add3/out_carry__4_i_8__2[1]
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.282 r  add3/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.282    add3/out_carry__4_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.616 r  add3/out_carry__5/O[1]
                         net (fo=2, routed)           0.571    21.187    CWrite10/add3_out[25]
    SLICE_X18Y21         LUT4 (Prop_lut4_I2_O)        0.303    21.490 r  CWrite10/out_carry__5_i_7__2/O
                         net (fo=1, routed)           0.000    21.490    add4/out_reg[27][1]
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.023 r  add4/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.023    add4/out_carry__5_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.242 r  add4/out_carry__6/O[0]
                         net (fo=1, routed)           0.000    22.242    CWrite10/add4_out[28]
    SLICE_X18Y22         FDRE                                         r  CWrite10/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=549, unset)          0.924     7.924    CWrite10/clk
    SLICE_X18Y22         FDRE                                         r  CWrite10/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X18Y22         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -22.242    
  -------------------------------------------------------------------
                         slack                                -14.244    

Slack (VIOLATED) :        -14.215ns  (required time - arrival time)
  Source:                 fsm0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.240ns  (logic 13.875ns (65.324%)  route 7.365ns (34.676%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=3 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.973     0.973    fsm0/clk
    SLICE_X33Y22         FDRE                                         r  fsm0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm0/out_reg[8]/Q
                         net (fo=2, routed)           0.861     2.290    fsm0/fsm0_out[8]
    SLICE_X32Y22         LUT4 (Prop_lut4_I0_O)        0.124     2.414 f  fsm0/B_addr1[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.663     3.077    fsm0/B_addr1[3]_INST_0_i_2_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.201 f  fsm0/B_addr1[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.905     4.106    fsm0/B_addr1[3]_INST_0_i_1_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.230 r  fsm0/out[31]_i_1__10/O
                         net (fo=223, routed)         0.784     5.014    alphaRead00/CWrite00_write_en
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.138 r  alphaRead00/out__0_i_5/O
                         net (fo=1, routed)           0.556     5.694    mult0/mult0_left[12]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.730 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.732    mult0/out__0_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.250 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.768    12.017    mult0/out__1_n_105
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.141 r  mult0/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.141    mult0/out_carry_i_3__1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.674 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.674    mult0/out_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.791 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.791    mult0/out_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.908 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    mult0/out_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.223 r  mult0/out_carry__2/O[3]
                         net (fo=1, routed)           0.532    13.755    mult0/out[31]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307    14.062 r  mult0/out_i_1__0/O
                         net (fo=1, routed)           0.519    14.581    mult1/mult1_left[31]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    18.237 r  mult1/out/P[0]
                         net (fo=1, routed)           1.112    19.348    mult1/out_n_105
    SLICE_X35Y16         LUT2 (Prop_lut2_I1_O)        0.124    19.472 r  mult1/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.472    mult1/out_carry_i_3__2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.022 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    20.022    mult1/out_carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.356 r  mult1/out_carry__0/O[1]
                         net (fo=2, routed)           0.665    21.021    mult1/out[21]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.303    21.324 r  mult1/out_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    21.324    add0/out_reg[23][1]
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.857 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.857    add0/out_carry__4_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.974 r  add0/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.974    add0/out_carry__5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.213 r  add0/out_carry__6/O[2]
                         net (fo=1, routed)           0.000    22.213    CWrite00/add0_out[30]
    SLICE_X34Y19         FDRE                                         r  CWrite00/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=549, unset)          0.924     7.924    CWrite00/clk
    SLICE_X34Y19         FDRE                                         r  CWrite00/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y19         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite00/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -22.213    
  -------------------------------------------------------------------
                         slack                                -14.215    

Slack (VIOLATED) :        -14.195ns  (required time - arrival time)
  Source:                 fsm0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.220ns  (logic 13.855ns (65.291%)  route 7.365ns (34.709%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=3 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.973     0.973    fsm0/clk
    SLICE_X33Y22         FDRE                                         r  fsm0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm0/out_reg[8]/Q
                         net (fo=2, routed)           0.861     2.290    fsm0/fsm0_out[8]
    SLICE_X32Y22         LUT4 (Prop_lut4_I0_O)        0.124     2.414 f  fsm0/B_addr1[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.663     3.077    fsm0/B_addr1[3]_INST_0_i_2_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.201 f  fsm0/B_addr1[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.905     4.106    fsm0/B_addr1[3]_INST_0_i_1_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.230 r  fsm0/out[31]_i_1__10/O
                         net (fo=223, routed)         0.784     5.014    alphaRead00/CWrite00_write_en
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.138 r  alphaRead00/out__0_i_5/O
                         net (fo=1, routed)           0.556     5.694    mult0/mult0_left[12]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.730 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.732    mult0/out__0_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.250 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.768    12.017    mult0/out__1_n_105
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.141 r  mult0/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.141    mult0/out_carry_i_3__1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.674 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.674    mult0/out_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.791 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.791    mult0/out_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.908 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    mult0/out_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.223 r  mult0/out_carry__2/O[3]
                         net (fo=1, routed)           0.532    13.755    mult0/out[31]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307    14.062 r  mult0/out_i_1__0/O
                         net (fo=1, routed)           0.519    14.581    mult1/mult1_left[31]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    18.237 r  mult1/out/P[0]
                         net (fo=1, routed)           1.112    19.348    mult1/out_n_105
    SLICE_X35Y16         LUT2 (Prop_lut2_I1_O)        0.124    19.472 r  mult1/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.472    mult1/out_carry_i_3__2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.022 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    20.022    mult1/out_carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.356 r  mult1/out_carry__0/O[1]
                         net (fo=2, routed)           0.665    21.021    mult1/out[21]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.303    21.324 r  mult1/out_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    21.324    add0/out_reg[23][1]
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.857 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.857    add0/out_carry__4_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.974 r  add0/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.974    add0/out_carry__5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.193 r  add0/out_carry__6/O[0]
                         net (fo=1, routed)           0.000    22.193    CWrite00/add0_out[28]
    SLICE_X34Y19         FDRE                                         r  CWrite00/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=549, unset)          0.924     7.924    CWrite00/clk
    SLICE_X34Y19         FDRE                                         r  CWrite00/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y19         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite00/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -22.193    
  -------------------------------------------------------------------
                         slack                                -14.195    

Slack (VIOLATED) :        -14.182ns  (required time - arrival time)
  Source:                 fsm0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.207ns  (logic 13.842ns (65.270%)  route 7.365ns (34.730%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=3 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.973     0.973    fsm0/clk
    SLICE_X33Y22         FDRE                                         r  fsm0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm0/out_reg[8]/Q
                         net (fo=2, routed)           0.861     2.290    fsm0/fsm0_out[8]
    SLICE_X32Y22         LUT4 (Prop_lut4_I0_O)        0.124     2.414 f  fsm0/B_addr1[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.663     3.077    fsm0/B_addr1[3]_INST_0_i_2_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.201 f  fsm0/B_addr1[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.905     4.106    fsm0/B_addr1[3]_INST_0_i_1_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.230 r  fsm0/out[31]_i_1__10/O
                         net (fo=223, routed)         0.784     5.014    alphaRead00/CWrite00_write_en
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.138 r  alphaRead00/out__0_i_5/O
                         net (fo=1, routed)           0.556     5.694    mult0/mult0_left[12]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.730 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.732    mult0/out__0_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.250 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.768    12.017    mult0/out__1_n_105
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.141 r  mult0/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.141    mult0/out_carry_i_3__1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.674 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.674    mult0/out_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.791 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.791    mult0/out_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.908 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    mult0/out_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.223 r  mult0/out_carry__2/O[3]
                         net (fo=1, routed)           0.532    13.755    mult0/out[31]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307    14.062 r  mult0/out_i_1__0/O
                         net (fo=1, routed)           0.519    14.581    mult1/mult1_left[31]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    18.237 r  mult1/out/P[0]
                         net (fo=1, routed)           1.112    19.348    mult1/out_n_105
    SLICE_X35Y16         LUT2 (Prop_lut2_I1_O)        0.124    19.472 r  mult1/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.472    mult1/out_carry_i_3__2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.022 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    20.022    mult1/out_carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.356 r  mult1/out_carry__0/O[1]
                         net (fo=2, routed)           0.665    21.021    mult1/out[21]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.303    21.324 r  mult1/out_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    21.324    add0/out_reg[23][1]
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.857 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.857    add0/out_carry__4_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.180 r  add0/out_carry__5/O[1]
                         net (fo=1, routed)           0.000    22.180    CWrite00/add0_out[25]
    SLICE_X34Y18         FDRE                                         r  CWrite00/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=549, unset)          0.924     7.924    CWrite00/clk
    SLICE_X34Y18         FDRE                                         r  CWrite00/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y18         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite00/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -22.180    
  -------------------------------------------------------------------
                         slack                                -14.182    

Slack (VIOLATED) :        -14.174ns  (required time - arrival time)
  Source:                 fsm0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.199ns  (logic 13.834ns (65.257%)  route 7.365ns (34.743%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=3 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.973     0.973    fsm0/clk
    SLICE_X33Y22         FDRE                                         r  fsm0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm0/out_reg[8]/Q
                         net (fo=2, routed)           0.861     2.290    fsm0/fsm0_out[8]
    SLICE_X32Y22         LUT4 (Prop_lut4_I0_O)        0.124     2.414 f  fsm0/B_addr1[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.663     3.077    fsm0/B_addr1[3]_INST_0_i_2_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.201 f  fsm0/B_addr1[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.905     4.106    fsm0/B_addr1[3]_INST_0_i_1_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.230 r  fsm0/out[31]_i_1__10/O
                         net (fo=223, routed)         0.784     5.014    alphaRead00/CWrite00_write_en
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.138 r  alphaRead00/out__0_i_5/O
                         net (fo=1, routed)           0.556     5.694    mult0/mult0_left[12]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.730 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.732    mult0/out__0_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.250 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.768    12.017    mult0/out__1_n_105
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.141 r  mult0/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.141    mult0/out_carry_i_3__1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.674 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.674    mult0/out_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.791 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.791    mult0/out_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.908 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.908    mult0/out_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.223 r  mult0/out_carry__2/O[3]
                         net (fo=1, routed)           0.532    13.755    mult0/out[31]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307    14.062 r  mult0/out_i_1__0/O
                         net (fo=1, routed)           0.519    14.581    mult1/mult1_left[31]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    18.237 r  mult1/out/P[0]
                         net (fo=1, routed)           1.112    19.348    mult1/out_n_105
    SLICE_X35Y16         LUT2 (Prop_lut2_I1_O)        0.124    19.472 r  mult1/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.472    mult1/out_carry_i_3__2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.022 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    20.022    mult1/out_carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.356 r  mult1/out_carry__0/O[1]
                         net (fo=2, routed)           0.665    21.021    mult1/out[21]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.303    21.324 r  mult1/out_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    21.324    add0/out_reg[23][1]
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.857 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.857    add0/out_carry__4_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.172 r  add0/out_carry__5/O[3]
                         net (fo=1, routed)           0.000    22.172    CWrite00/add0_out[27]
    SLICE_X34Y18         FDRE                                         r  CWrite00/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=549, unset)          0.924     7.924    CWrite00/clk
    SLICE_X34Y18         FDRE                                         r  CWrite00/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y18         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite00/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -22.172    
  -------------------------------------------------------------------
                         slack                                -14.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fsm4/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.742%)  route 0.089ns (32.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.410     0.410    fsm4/clk
    SLICE_X27Y25         FDRE                                         r  fsm4/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm4/out_reg[1]/Q
                         net (fo=14, routed)          0.089     0.640    fsm4/fsm4_out[1]
    SLICE_X26Y25         LUT6 (Prop_lut6_I3_O)        0.045     0.685 r  fsm4/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.685    fsm4/out[0]_i_1_n_0
    SLICE_X26Y25         FDRE                                         r  fsm4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.432     0.432    fsm4/clk
    SLICE_X26Y25         FDRE                                         r  fsm4/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y25         FDRE (Hold_fdre_C_D)         0.121     0.553    fsm4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 temp20/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp20/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.410     0.410    temp20/clk
    SLICE_X11Y28         FDRE                                         r  temp20/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  temp20/done_reg/Q
                         net (fo=36, routed)          0.103     0.654    temp20/temp20_done
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.045     0.699 r  temp20/out[15]_i_1/O
                         net (fo=1, routed)           0.000     0.699    temp20/out[15]_i_1_n_0
    SLICE_X10Y28         FDRE                                         r  temp20/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.432     0.432    temp20/clk
    SLICE_X10Y28         FDRE                                         r  temp20/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X10Y28         FDRE (Hold_fdre_C_D)         0.121     0.553    temp20/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 C_k_j0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.410     0.410    C_k_j0/clk
    SLICE_X35Y15         FDRE                                         r  C_k_j0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_k_j0/out_reg[15]/Q
                         net (fo=1, routed)           0.080     0.631    mult1/out_reg[15]_2
    SLICE_X34Y15         LUT3 (Prop_lut3_I2_O)        0.045     0.676 r  mult1/out_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     0.676    add0/out_reg[15][3]
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.740 r  add0/out_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.740    CWrite00/add0_out[15]
    SLICE_X34Y15         FDRE                                         r  CWrite00/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.432     0.432    CWrite00/clk
    SLICE_X34Y15         FDRE                                         r  CWrite00/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.134     0.566    CWrite00/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 C_k_j0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.410     0.410    C_k_j0/clk
    SLICE_X35Y13         FDRE                                         r  C_k_j0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_k_j0/out_reg[7]/Q
                         net (fo=1, routed)           0.080     0.631    mult1/out_reg[7]_2
    SLICE_X34Y13         LUT3 (Prop_lut3_I2_O)        0.045     0.676 r  mult1/out_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     0.676    add0/out_reg[7][3]
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.740 r  add0/out_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.740    CWrite00/add0_out[7]
    SLICE_X34Y13         FDRE                                         r  CWrite00/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.432     0.432    CWrite00/clk
    SLICE_X34Y13         FDRE                                         r  CWrite00/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.134     0.566    CWrite00/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 C_k_j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.410     0.410    C_k_j0/clk
    SLICE_X35Y12         FDRE                                         r  C_k_j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_k_j0/out_reg[0]/Q
                         net (fo=1, routed)           0.087     0.638    mult1/out_reg[3]
    SLICE_X34Y12         LUT3 (Prop_lut3_I2_O)        0.045     0.683 r  mult1/out_carry_i_8__0/O
                         net (fo=1, routed)           0.000     0.683    add0/S[0]
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.753 r  add0/out_carry/O[0]
                         net (fo=1, routed)           0.000     0.753    CWrite00/add0_out[0]
    SLICE_X34Y12         FDRE                                         r  CWrite00/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.432     0.432    CWrite00/clk
    SLICE_X34Y12         FDRE                                         r  CWrite00/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y12         FDRE (Hold_fdre_C_D)         0.134     0.566    CWrite00/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 C_k_j0/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.410     0.410    C_k_j0/clk
    SLICE_X35Y15         FDRE                                         r  C_k_j0/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_k_j0/out_reg[12]/Q
                         net (fo=1, routed)           0.087     0.638    mult1/out_reg[15]
    SLICE_X34Y15         LUT3 (Prop_lut3_I2_O)        0.045     0.683 r  mult1/out_carry__2_i_8__0/O
                         net (fo=1, routed)           0.000     0.683    add0/out_reg[15][0]
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.753 r  add0/out_carry__2/O[0]
                         net (fo=1, routed)           0.000     0.753    CWrite00/add0_out[12]
    SLICE_X34Y15         FDRE                                         r  CWrite00/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.432     0.432    CWrite00/clk
    SLICE_X34Y15         FDRE                                         r  CWrite00/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.134     0.566    CWrite00/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 C_k_j0/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.410     0.410    C_k_j0/clk
    SLICE_X35Y16         FDRE                                         r  C_k_j0/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_k_j0/out_reg[16]/Q
                         net (fo=1, routed)           0.087     0.638    mult1/out_reg[19]_0
    SLICE_X34Y16         LUT3 (Prop_lut3_I2_O)        0.045     0.683 r  mult1/out_carry__3_i_8__0/O
                         net (fo=1, routed)           0.000     0.683    add0/out_reg[19][0]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.753 r  add0/out_carry__3/O[0]
                         net (fo=1, routed)           0.000     0.753    CWrite00/add0_out[16]
    SLICE_X34Y16         FDRE                                         r  CWrite00/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.432     0.432    CWrite00/clk
    SLICE_X34Y16         FDRE                                         r  CWrite00/out_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y16         FDRE (Hold_fdre_C_D)         0.134     0.566    CWrite00/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 C_k_j0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.410     0.410    C_k_j0/clk
    SLICE_X35Y13         FDRE                                         r  C_k_j0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_k_j0/out_reg[4]/Q
                         net (fo=1, routed)           0.087     0.638    mult1/out_reg[7]
    SLICE_X34Y13         LUT3 (Prop_lut3_I2_O)        0.045     0.683 r  mult1/out_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.683    add0/out_reg[7][0]
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.753 r  add0/out_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.753    CWrite00/add0_out[4]
    SLICE_X34Y13         FDRE                                         r  CWrite00/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.432     0.432    CWrite00/clk
    SLICE_X34Y13         FDRE                                         r  CWrite00/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.134     0.566    CWrite00/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 fsm1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.122%)  route 0.134ns (41.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.410     0.410    fsm1/clk
    SLICE_X29Y22         FDRE                                         r  fsm1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm1/out_reg[2]/Q
                         net (fo=7, routed)           0.134     0.685    fsm1/fsm1_out[2]
    SLICE_X29Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.730 r  fsm1/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.730    fsm1/out[2]_i_1_n_0
    SLICE_X29Y22         FDRE                                         r  fsm1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.432     0.432    fsm1/clk
    SLICE_X29Y22         FDRE                                         r  fsm1/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y22         FDRE (Hold_fdre_C_D)         0.091     0.523    fsm1/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 done_reg0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.215%)  route 0.177ns (48.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.410     0.410    done_reg0/clk
    SLICE_X25Y24         FDRE                                         r  done_reg0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  done_reg0/out_reg[0]/Q
                         net (fo=14, routed)          0.177     0.728    fsm3/done_reg0_out
    SLICE_X26Y23         LUT5 (Prop_lut5_I2_O)        0.045     0.773 r  fsm3/out[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.773    cond_computed0/out_reg[0]_3
    SLICE_X26Y23         FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=549, unset)          0.432     0.432    cond_computed0/clk
    SLICE_X26Y23         FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y23         FDRE (Hold_fdre_C_D)         0.121     0.553    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y21  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X32Y22  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y21  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X33Y28  ARead00/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y23  ARead00/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y22  ARead00/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y22  ARead00/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y28  ARead00/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y21  ARead00/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y24  ARead00/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y21  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X32Y22  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y21  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y28  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y23  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y22  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y22  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y28  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y21  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y24  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y21  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X32Y22  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y21  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y28  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y23  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y22  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y22  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y28  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y21  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y24  ARead00/out_reg[18]/C



