[
  {
    "index": 0,
    "papers": [
      {
        "key": "lee2003multilevel",
        "author": "Lee, Hsun-Cheng and Chang, Yao-Wen and Hsu, Jer-Ming and Yang, Hannah H",
        "title": "Multilevel floorplanning/placement for large-scale modules using B*-trees"
      }
    ]
  },
  {
    "index": 1,
    "papers": [
      {
        "key": "chen2005modern",
        "author": "Chen, Tung-Chieh and Chang, Yao-Wen",
        "title": "Modern floorplanning based on fast simulated annealing"
      }
    ]
  },
  {
    "index": 2,
    "papers": [
      {
        "key": "nam2006fast",
        "author": "Nam, Gi-Joon and Reda, Sherief and Alpert, Charles J and Villarrubia, Paul G and Kahng, Andrew B",
        "title": "A fast hierarchical quadratic placement algorithm"
      }
    ]
  },
  {
    "index": 3,
    "papers": [
      {
        "key": "6238405",
        "author": "Chen, Jianli and Zhu, Wenxing",
        "title": "An Analytical Placer for VLSI Standard Cell Placement"
      }
    ]
  },
  {
    "index": 4,
    "papers": [
      {
        "key": "Lu2015",
        "author": "Unknown",
        "title": "Unknown"
      }
    ]
  },
  {
    "index": 5,
    "papers": [
      {
        "key": "li2022pef",
        "author": "Li, Ximeng and Peng, Keyu and Huang, Fuxing and Zhu, Wenxing",
        "title": "PeF: Poisson\u2019s equation-based large-scale fixed-outline floorplanning"
      }
    ]
  },
  {
    "index": 6,
    "papers": [
      {
        "key": "10266769",
        "author": "Peng, Keyu and Zhu, Wenxing",
        "title": "Pplace-MS: Methodologically Faster Poisson\u2019s Equation-Based Mixed-Size Global Placement"
      }
    ]
  },
  {
    "index": 7,
    "papers": [
      {
        "key": "Peter2008",
        "author": "Unknown",
        "title": "Unknown"
      }
    ]
  },
  {
    "index": 8,
    "papers": [
      {
        "key": "Lin2016",
        "author": "Lin, Jai-Ming and Chiu, Po-Yang and Chang, Yen-Fu",
        "title": "SAINT: Handling module folding and alignment in fixed-outline floorplans for 3D ICs"
      }
    ]
  },
  {
    "index": 9,
    "papers": [
      {
        "key": "Moffitt2006",
        "author": "Moffitt, M.D. and Ng, A.N. and Markov, I.L. and Pollack, M.E.",
        "title": "Constraint-driven floorplan repair"
      }
    ]
  },
  {
    "index": 10,
    "papers": [
      {
        "key": "li2022pef",
        "author": "Li, Ximeng and Peng, Keyu and Huang, Fuxing and Zhu, Wenxing",
        "title": "PeF: Poisson\u2019s equation-based large-scale fixed-outline floorplanning"
      }
    ]
  },
  {
    "index": 11,
    "papers": [
      {
        "key": "main_ref",
        "author": "Sun, Jian\nand Cheng, Huabin\nand Wu, Jian\nand Zhu, Zhanyang\nand Chen, Yu",
        "title": "Floorplanning of VLSI by Mixed-Variable Optimization"
      }
    ]
  },
  {
    "index": 12,
    "papers": [
      {
        "key": "li2022pef",
        "author": "Li, Ximeng and Peng, Keyu and Huang, Fuxing and Zhu, Wenxing",
        "title": "PeF: Poisson\u2019s equation-based large-scale fixed-outline floorplanning"
      }
    ]
  },
  {
    "index": 13,
    "papers": [
      {
        "key": "hu2020graph2plan",
        "author": "Hu, Ruizhen and Huang, Zeyu and Tang, Yuhan and Van Kaick, Oliver and Zhang, Hao and Huang, Hui",
        "title": "Graph2plan: Learning floorplan generation from layout graphs"
      }
    ]
  },
  {
    "index": 14,
    "papers": [
      {
        "key": "10546526",
        "author": "Vassallo, Luke and Bajada, Josef",
        "title": "Learning Circuit Placement Techniques Through Reinforcement Learning with Adaptive Rewards"
      }
    ]
  },
  {
    "index": 15,
    "papers": [
      {
        "key": "10.1145/3316781.3317803",
        "author": "Unknown",
        "title": "Unknown"
      }
    ]
  },
  {
    "index": 16,
    "papers": [
      {
        "key": "mirhoseini2020chip",
        "author": "Mirhoseini, Azalia and Goldie, Anna and Yazgan, Mustafa and Jiang, Joe and Songhori, Ebrahim and Wang, Shen and Lee, Young-Joon and Johnson, Eric and Pathak, Omkar and Bae, Sungmin and others",
        "title": "Chip placement with deep reinforcement learning"
      }
    ]
  },
  {
    "index": 17,
    "papers": [
      {
        "key": "hu2020graph2plan",
        "author": "Hu, Ruizhen and Huang, Zeyu and Tang, Yuhan and Van Kaick, Oliver and Zhang, Hao and Huang, Hui",
        "title": "Graph2plan: Learning floorplan generation from layout graphs"
      }
    ]
  },
  {
    "index": 18,
    "papers": [
      {
        "key": "10546526",
        "author": "Vassallo, Luke and Bajada, Josef",
        "title": "Learning Circuit Placement Techniques Through Reinforcement Learning with Adaptive Rewards"
      }
    ]
  },
  {
    "index": 19,
    "papers": [
      {
        "key": "vashisht2020placement",
        "author": "Vashisht, Dhruv and Rampal, Harshit and Liao, Haiguang and Lu, Yang and Shanbhag, Devika and Fallon, Elias and Kara, Levent Burak",
        "title": "Placement in integrated circuits using cyclic reinforcement learning and simulated annealing"
      }
    ]
  },
  {
    "index": 20,
    "papers": [
      {
        "key": "sheng2012simulated",
        "author": "Sheng, Yiqiang and Takahashi, Atsushi",
        "title": "Simulated annealing based approach to integrated circuit layout design"
      }
    ]
  },
  {
    "index": 21,
    "papers": [
      {
        "key": "sun2006floorplanning",
        "author": "Sun, Tsung-Ying and Hsieh, Sheng-Ta and Wang, Hsiang-Min and Lin, Cheng-Wei",
        "title": "Floorplanning based on particle swarm optimization"
      },
      {
        "key": "kumar2020review",
        "author": "Kumar, SB Vinay and Rao, PV and Sharath, HA and Sachin, BM and Ravi, US and Monica, BV",
        "title": "Review on VLSI design using optimization and self-adaptive particle swarm optimization"
      }
    ]
  },
  {
    "index": 22,
    "papers": [
      {
        "key": "Huang2023",
        "author": "Huang, Fuxing and Liu, Duanxiang and Li, Xingquan and Yu, Bei and Zhu, Wenxing",
        "title": "Handling Orientation and Aspect Ratio of Modules in Electrostatics-Based Large Scale Fixed-Outline Floorplanning"
      }
    ]
  },
  {
    "index": 23,
    "papers": [
      {
        "key": "main_ref",
        "author": "Sun, Jian\nand Cheng, Huabin\nand Wu, Jian\nand Zhu, Zhanyang\nand Chen, Yu",
        "title": "Floorplanning of VLSI by Mixed-Variable Optimization"
      }
    ]
  },
  {
    "index": 24,
    "papers": [
      {
        "key": "10652855",
        "author": "Wang, Xuezhou and Xu, Ning and Chen, Yu",
        "title": "Automatic Multi-Constraint Placement of Printed Circuit Board"
      }
    ]
  },
  {
    "index": 25,
    "papers": [
      {
        "key": "10652825",
        "author": "Li, Shujian and Liang, Xiaoyu and Chen, Yu and Xu, Ning",
        "title": "A Centralized Block Placement Algorithm Based on Sequence Pair Representation"
      }
    ]
  },
  {
    "index": 26,
    "papers": [
      {
        "key": "Chen2025",
        "author": "Unknown",
        "title": "Unknown"
      }
    ]
  },
  {
    "index": 27,
    "papers": [
      {
        "key": "zhang2025cypress",
        "author": "Zhang, Niansong and Agnesina, Anthony and Shbat, Noor and Leader, Yuval and Zhang, Zhiru and Ren, Haoxing",
        "title": "Cypress: VLSI-Inspired PCB Placement with GPU Acceleration"
      }
    ]
  },
  {
    "index": 28,
    "papers": [
      {
        "key": "10617495",
        "author": "Chen, Chuandong and Lin, Haiming and Su, Miaodi and He, Huan and Chen, Jianli and Zhu, Ziran",
        "title": "Subgraph Matching with Diversity Handling and Its Applications to PCB Placement"
      }
    ]
  },
  {
    "index": 29,
    "papers": [
      {
        "key": "10652635",
        "author": "Chen, Zhengying and Jia, Bowen and Xu, Ning and Zhao, Ning",
        "title": "Reinforcement Learning-Based Placement Method for Printed Circuit Board"
      }
    ]
  },
  {
    "index": 30,
    "papers": [
      {
        "key": "5992466",
        "author": "Sheng, Yiqiang and Takahashi, Atsushi and Ueno, Shuichi",
        "title": "Relay-Race Algorithm: A Novel Heuristic Approach to VLSI/PCB Placement"
      }
    ]
  }
]