#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Oct 20 21:28:33 2022
# Process ID: 3549
# Current directory: /home/builder/Lab04b
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/builder/Lab04b/vivado.log
# Journal file: /home/builder/Lab04b/vivado.jou
# Running On: EECS-DIGITAL-22, OS: Linux, CPU Frequency: 3668.900 MHz, CPU Physical cores: 4, Host memory: 8225 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7a100tcsg324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# read_verilog -sv [ glob ./src/*.sv ]
# read_verilog  [ glob ./src/*.v ]
# read_xdc ./xdc/top_level.xdc
# read_mem [ glob ./data/*.mem ]
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7a100tcsg324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3571
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/builder/Lab04b/src/kernels.sv:10]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/builder/Lab04b/src/kernels.sv:11]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/builder/Lab04b/src/kernels.sv:12]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/builder/Lab04b/src/kernels.sv:13]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/builder/Lab04b/src/kernels.sv:14]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/builder/Lab04b/src/kernels.sv:15]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/builder/Lab04b/src/kernels.sv:16]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/builder/Lab04b/src/kernels.sv:17]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/builder/Lab04b/src/kernels.sv:18]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2625.016 ; gain = 0.000 ; free physical = 1765 ; free virtual = 6348
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/builder/Lab04b/src/top_level.sv:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_lab3' [/home/builder/Lab04b/src/clk_wiz_lab3.sv:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 50.375000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 15.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_lab3' (0#1) [/home/builder/Lab04b/src/clk_wiz_lab3.sv:68]
INFO: [Synth 8-6157] synthesizing module 'vga' [/home/builder/Lab04b/src/vga.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [/home/builder/Lab04b/src/vga.sv:18]
INFO: [Synth 8-6157] synthesizing module 'camera' [/home/builder/Lab04b/src/camera.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/builder/Lab04b/src/camera.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'camera' (0#1) [/home/builder/Lab04b/src/camera.sv:4]
INFO: [Synth 8-6157] synthesizing module 'rotate' [/home/builder/Lab04b/src/rotate.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'rotate' (0#1) [/home/builder/Lab04b/src/rotate.sv:1]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/builder/Lab04b/src/xilinx_true_dual_port_read_first_2_clock_ram.sv:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 76800 - type: integer 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/home/builder/Lab04b/src/xilinx_true_dual_port_read_first_2_clock_ram.sv:55]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/home/builder/Lab04b/src/xilinx_true_dual_port_read_first_2_clock_ram.sv:61]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/home/builder/Lab04b/src/xilinx_true_dual_port_read_first_2_clock_ram.sv:10]
INFO: [Synth 8-6157] synthesizing module 'mirror' [/home/builder/Lab04b/src/mirror.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mirror' (0#1) [/home/builder/Lab04b/src/mirror.sv:4]
WARNING: [Synth 8-567] referenced signal 'hcount' should be on the sensitivity list [/home/builder/Lab04b/src/top_level.sv:193]
WARNING: [Synth 8-567] referenced signal 'vcount' should be on the sensitivity list [/home/builder/Lab04b/src/top_level.sv:193]
INFO: [Synth 8-6157] synthesizing module 'scale' [/home/builder/Lab04b/src/scale.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'scale' (0#1) [/home/builder/Lab04b/src/scale.sv:4]
INFO: [Synth 8-6157] synthesizing module 'rgb_to_ycrcb' [/home/builder/Lab04b/src/rgb_to_ycrcb.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'rgb_to_ycrcb' (0#1) [/home/builder/Lab04b/src/rgb_to_ycrcb.sv:59]
INFO: [Synth 8-6157] synthesizing module 'lab04_ssc' [/home/builder/Lab04b/src/lab04_ssc.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'lab04_ssc' (0#1) [/home/builder/Lab04b/src/lab04_ssc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'threshold' [/home/builder/Lab04b/src/threshold.sv:1]
INFO: [Synth 8-226] default block is never used [/home/builder/Lab04b/src/threshold.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'threshold' (0#1) [/home/builder/Lab04b/src/threshold.sv:1]
ERROR: [Synth 8-524] part-select [15:12] out of range of prefix 'full_pix_pipe' [/home/builder/Lab04b/src/top_level.sv:252]
ERROR: [Synth 8-6156] failed synthesizing module 'top_level' [/home/builder/Lab04b/src/top_level.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2625.016 ; gain = 0.000 ; free physical = 2614 ; free virtual = 7205
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 13 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Oct 20 21:28:51 2022...
