Info: Starting: Create simulation model
Info: qsys-generate D:\Leonardo\git_repos\FastSTM\quartus_mabv1_faststm\verilog_code\adc_controller\adc_fast\lock-in\CIC\CIC_lockin.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\Leonardo\git_repos\FastSTM\quartus_mabv1_faststm\verilog_code\adc_controller\adc_fast\lock-in\CIC\CIC_lockin\simulation --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading CIC/CIC_lockin.qsys
Progress: Reading input file
Progress: Adding cic_ii_0 [altera_cic_ii 21.1]
Progress: Parameterizing module cic_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CIC_lockin: Generating CIC_lockin "CIC_lockin" for SIM_VERILOG
Info: cic_ii_0: "CIC_lockin" instantiated altera_cic_ii "cic_ii_0"
Info: CIC_lockin: Done "CIC_lockin" with 2 modules, 60 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:\Leonardo\git_repos\FastSTM\quartus_mabv1_faststm\verilog_code\adc_controller\adc_fast\lock-in\CIC\CIC_lockin\CIC_lockin.spd --output-directory=D:/Leonardo/git_repos/FastSTM/quartus_mabv1_faststm/verilog_code/adc_controller/adc_fast/lock-in/CIC/CIC_lockin/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\Leonardo\git_repos\FastSTM\quartus_mabv1_faststm\verilog_code\adc_controller\adc_fast\lock-in\CIC\CIC_lockin\CIC_lockin.spd --output-directory=D:/Leonardo/git_repos/FastSTM/quartus_mabv1_faststm/verilog_code/adc_controller/adc_fast/lock-in/CIC/CIC_lockin/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/Leonardo/git_repos/FastSTM/quartus_mabv1_faststm/verilog_code/adc_controller/adc_fast/lock-in/CIC/CIC_lockin/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in D:/Leonardo/git_repos/FastSTM/quartus_mabv1_faststm/verilog_code/adc_controller/adc_fast/lock-in/CIC/CIC_lockin/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/Leonardo/git_repos/FastSTM/quartus_mabv1_faststm/verilog_code/adc_controller/adc_fast/lock-in/CIC/CIC_lockin/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/Leonardo/git_repos/FastSTM/quartus_mabv1_faststm/verilog_code/adc_controller/adc_fast/lock-in/CIC/CIC_lockin/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Leonardo/git_repos/FastSTM/quartus_mabv1_faststm/verilog_code/adc_controller/adc_fast/lock-in/CIC/CIC_lockin/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Leonardo\git_repos\FastSTM\quartus_mabv1_faststm\verilog_code\adc_controller\adc_fast\lock-in\CIC\CIC_lockin.qsys --block-symbol-file --output-directory=D:\Leonardo\git_repos\FastSTM\quartus_mabv1_faststm\verilog_code\adc_controller\adc_fast\lock-in\CIC\CIC_lockin --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading CIC/CIC_lockin.qsys
Progress: Reading input file
Progress: Adding cic_ii_0 [altera_cic_ii 21.1]
Progress: Parameterizing module cic_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Leonardo\git_repos\FastSTM\quartus_mabv1_faststm\verilog_code\adc_controller\adc_fast\lock-in\CIC\CIC_lockin.qsys --synthesis=VERILOG --output-directory=D:\Leonardo\git_repos\FastSTM\quartus_mabv1_faststm\verilog_code\adc_controller\adc_fast\lock-in\CIC\CIC_lockin\synthesis --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading CIC/CIC_lockin.qsys
Progress: Reading input file
Progress: Adding cic_ii_0 [altera_cic_ii 21.1]
Progress: Parameterizing module cic_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CIC_lockin: Generating CIC_lockin "CIC_lockin" for QUARTUS_SYNTH
Info: cic_ii_0: "CIC_lockin" instantiated altera_cic_ii "cic_ii_0"
Info: CIC_lockin: Done "CIC_lockin" with 2 modules, 30 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
