INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fir_n11_maxi_top glbl -prj fir_n11_maxi.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fir_n11_maxi -debug wave 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/lab2_hls/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/lab2_hls/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/lab2_hls/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/lab2_hls/solution1/sim/verilog/fir_n11_maxi.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_n11_maxi_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/lab2_hls/solution1/sim/verilog/fir_n11_maxi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_n11_maxi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/lab2_hls/solution1/sim/verilog/fir_n11_maxi_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_AXILiteS_s_axi
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_AXILiteS_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/lab2_hls/solution1/sim/verilog/fir_n11_maxi_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_gmem_m_axi
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_gmem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_gmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_gmem_m_axi_throttl
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_gmem_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/lab2_hls/solution1/sim/verilog/fir_n11_maxi_mul_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_mul_bkb_MulnS_0
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_mul_bkb
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir_n11_maxi_AXILiteS_s_axi_ram(...
Compiling module xil_defaultlib.fir_n11_maxi_AXILiteS_s_axi
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_throttl_...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_reg_slic...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_fifo(DAT...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_buffer(D...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_fifo(DEP...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_fifo(DAT...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_fifo(DAT...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_write(NU...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_buffer(D...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_reg_slic...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_read(NUM...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi(NUM_READ...
Compiling module xil_defaultlib.fir_n11_maxi_mul_bkb_MulnS_0
Compiling module xil_defaultlib.fir_n11_maxi_mul_bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.fir_n11_maxi
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_fir_n11_maxi_top
Compiling module work.glbl
Built simulation snapshot fir_n11_maxi
