<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Dec 11 17:17:48 2019" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="zynq" BOARD="em.avnet.com:minized:part0:1.2" DEVICE="7z007s" NAME="design_1" PACKAGE="clg225" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="dout_0" SIGIS="undef" SIGNAME="ws2812b_0_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ws2812b_0" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/vhdlnoclk_0" HWVERSION="1.0" INSTANCE="vhdlnoclk_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="vhdlnoclk" VLNV="xilinx.com:module_ref:vhdlnoclk:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_vhdlnoclk_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="clk65MHz" SIGIS="undef" SIGNAME="vhdlnoclk_0_clk65MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ws2812b_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ws2812b_0" HWVERSION="1.0" INSTANCE="ws2812b_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ws2812b" VLNV="xilinx.com:module_ref:ws2812b:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="clk_Hz" VALUE="65000000"/>
        <PARAMETER NAME="striplen" VALUE="64"/>
        <PARAMETER NAME="t0h" VALUE="400"/>
        <PARAMETER NAME="t1h" VALUE="800"/>
        <PARAMETER NAME="t0l" VALUE="850"/>
        <PARAMETER NAME="t1l" VALUE="450"/>
        <PARAMETER NAME="tbit" VALUE="1250"/>
        <PARAMETER NAME="tres" VALUE="60"/>
        <PARAMETER NAME="bpp" VALUE="24"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ws2812b_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="vhdlnoclk_0_clk65MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vhdlnoclk_0" PORT="clk65MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout" SIGIS="undef" SIGNAME="ws2812b_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dout_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
