#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x577943b95c30 .scope module, "fpa_tb" "fpa_tb" 2 1;
 .timescale 0 0;
v0x577943be2480_0 .net "done", 0 0, v0x577943be19c0_0;  1 drivers
v0x577943be2550_0 .var "ram_addr", 1 0;
v0x577943be2620_0 .net "ram_out", 31 0, v0x577943be0f80_0;  1 drivers
S_0x577943b95dc0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 18, 2 18 0, S_0x577943b95c30;
 .timescale 0 0;
v0x577943bbe0a0_0 .var/i "i", 31 0;
S_0x577943bdcb70 .scope module, "add" "fpa" 2 6, 3 1 0, S_0x577943b95c30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ram_addr";
    .port_info 1 /OUTPUT 32 "ram_out";
    .port_info 2 /OUTPUT 1 "done";
v0x577943be1760_0 .var "OE_rom", 0 0;
v0x577943be1830_0 .var "addr_counter", 1 0;
v0x577943be18f0_0 .var "clk", 0 0;
v0x577943be19c0_0 .var "done", 0 0;
v0x577943be1a60_0 .var "en_add", 0 0;
v0x577943be1b00_0 .var/i "i", 31 0;
v0x577943be1bc0_0 .var "num1", 31 0;
v0x577943be1cb0_0 .net "out_rom", 31 0, v0x577943be1610_0;  1 drivers
v0x577943be1da0_0 .var "ram_OE", 0 0;
v0x577943be1ed0_0 .var "ram_RW", 0 0;
v0x577943be1fa0_0 .net "ram_addr", 1 0, v0x577943be2550_0;  1 drivers
v0x577943be2040_0 .net "ram_addr_mux", 1 0, L_0x577943be2740;  1 drivers
v0x577943be2130_0 .net "ram_in", 31 0, v0x577943be0660_0;  1 drivers
v0x577943be21d0_0 .net "ram_out", 31 0, v0x577943be0f80_0;  alias, 1 drivers
v0x577943be2290_0 .var "rom_addr", 2 0;
v0x577943be2360_0 .var "sum_atual", 0 0;
L_0x577943be2740 .functor MUXZ 2, v0x577943be2550_0, v0x577943be1830_0, v0x577943be1ed0_0, C4<>;
S_0x577943bdcdc0 .scope module, "add" "adder" 3 35, 4 101 0, S_0x577943bdcb70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_1";
    .port_info 1 /INPUT 32 "operand_2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 32 "sum";
v0x577943bdf210_0 .net "add_mantissa_sum", 24 0, v0x577943bdd4c0_0;  1 drivers
v0x577943bdf2f0_0 .net "add_new_exponent", 7 0, v0x577943bba8e0_0;  1 drivers
v0x577943bdf390_0 .var "busy_1", 0 0;
v0x577943bdf430_0 .var "busy_2", 0 0;
v0x577943bdf4d0_0 .var "busy_3", 0 0;
v0x577943bdf5e0_0 .net "cas_new_exponent", 7 0, v0x577943bde0b0_0;  1 drivers
v0x577943bdf6a0_0 .net "cas_shifted_mantissa_1", 23 0, v0x577943bde1e0_0;  1 drivers
v0x577943bdf740_0 .net "cas_shifted_mantissa_2", 23 0, v0x577943bde2c0_0;  1 drivers
v0x577943bdf7e0_0 .net "clk", 0 0, v0x577943be18f0_0;  1 drivers
v0x577943bdf910_0 .net "done_1", 0 0, v0x577943bde500_0;  1 drivers
v0x577943bdf9e0_0 .net "done_2", 0 0, v0x577943bdd420_0;  1 drivers
v0x577943bdfab0_0 .net "done_3", 0 0, v0x577943bdeb10_0;  1 drivers
v0x577943bdfb80_0 .net "en", 0 0, v0x577943be1a60_0;  1 drivers
v0x577943bdfc20_0 .var "exponent_1", 7 0;
v0x577943bdfcf0_0 .var "exponent_2", 7 0;
v0x577943bdfdc0_0 .net "exponent_final", 7 0, v0x577943bdebd0_0;  1 drivers
v0x577943bdfe90_0 .var "mantissa_1", 23 0;
v0x577943bdff60_0 .var "mantissa_2", 23 0;
v0x577943be0030_0 .net "mantissa_final", 23 0, v0x577943bdec90_0;  1 drivers
v0x577943be0100_0 .var "mantissa_sum", 24 0;
v0x577943be01d0_0 .var "new_exponent", 7 0;
v0x577943be02a0_0 .net "operand_1", 31 0, v0x577943be1bc0_0;  1 drivers
v0x577943be0340_0 .net "operand_2", 31 0, v0x577943be1610_0;  alias, 1 drivers
o0x7f819cfed108 .functor BUFZ 1, C4<z>; HiZ drive
v0x577943be0400_0 .net "reset", 0 0, o0x7f819cfed108;  0 drivers
v0x577943be04a0_0 .var "shifted_mantissa_1", 23 0;
v0x577943be0590_0 .var "shifted_mantissa_2", 23 0;
v0x577943be0660_0 .var "sum", 31 0;
v0x577943be0720_0 .var "tmp_new_exponent", 7 0;
S_0x577943bdd040 .scope module, "add" "addition" 4 116, 4 42 0, S_0x577943bdcdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "shifted_mantissa_1";
    .port_info 1 /INPUT 24 "shifted_mantissa_2";
    .port_info 2 /INPUT 8 "tmp_new_exponent";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 25 "mantissa_sum";
    .port_info 6 /OUTPUT 8 "add_new_exponent";
    .port_info 7 /OUTPUT 1 "done_2";
v0x577943bba8e0_0 .var "add_new_exponent", 7 0;
v0x577943b8d7b0_0 .net "clk", 0 0, v0x577943be18f0_0;  alias, 1 drivers
v0x577943bdd420_0 .var "done_2", 0 0;
v0x577943bdd4c0_0 .var "mantissa_sum", 24 0;
v0x577943bdd5a0_0 .net "reset", 0 0, o0x7f819cfed108;  alias, 0 drivers
v0x577943bdd6b0_0 .net "shifted_mantissa_1", 23 0, v0x577943be04a0_0;  1 drivers
v0x577943bdd790_0 .net "shifted_mantissa_2", 23 0, v0x577943be0590_0;  1 drivers
v0x577943bdd870_0 .net "tmp_new_exponent", 7 0, v0x577943be0720_0;  1 drivers
E_0x577943b9fc80 .event posedge, v0x577943b8d7b0_0;
S_0x577943bddaa0 .scope module, "cas" "compandshift" 4 115, 4 3 0, S_0x577943bdcdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "cas_mantissa_1";
    .port_info 1 /INPUT 24 "cas_mantissa_2";
    .port_info 2 /INPUT 8 "cas_exponent_1";
    .port_info 3 /INPUT 8 "cas_exponent_2";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /OUTPUT 24 "cas_shifted_mantissa_1";
    .port_info 7 /OUTPUT 24 "cas_shifted_mantissa_2";
    .port_info 8 /OUTPUT 8 "cas_new_exponent";
    .port_info 9 /OUTPUT 1 "done_1";
v0x577943bddd50_0 .net "cas_exponent_1", 7 0, v0x577943bdfc20_0;  1 drivers
v0x577943bdde30_0 .net "cas_exponent_2", 7 0, v0x577943bdfcf0_0;  1 drivers
v0x577943bddf10_0 .net "cas_mantissa_1", 23 0, v0x577943bdfe90_0;  1 drivers
v0x577943bddfd0_0 .net "cas_mantissa_2", 23 0, v0x577943bdff60_0;  1 drivers
v0x577943bde0b0_0 .var "cas_new_exponent", 7 0;
v0x577943bde1e0_0 .var "cas_shifted_mantissa_1", 23 0;
v0x577943bde2c0_0 .var "cas_shifted_mantissa_2", 23 0;
v0x577943bde3a0_0 .net "clk", 0 0, v0x577943be18f0_0;  alias, 1 drivers
v0x577943bde440_0 .var "diff", 7 0;
v0x577943bde500_0 .var "done_1", 0 0;
v0x577943bde5c0_0 .net "reset", 0 0, o0x7f819cfed108;  alias, 0 drivers
S_0x577943bde7e0 .scope module, "normalise" "normalisation" 4 117, 4 64 0, S_0x577943bdcdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "mantissa_sum";
    .port_info 1 /INPUT 8 "new_exponent";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 24 "mantissa_final";
    .port_info 5 /OUTPUT 8 "exponent_final";
    .port_info 6 /OUTPUT 1 "done_3";
v0x577943bdea20_0 .net "clk", 0 0, v0x577943be18f0_0;  alias, 1 drivers
v0x577943bdeb10_0 .var "done_3", 0 0;
v0x577943bdebd0_0 .var "exponent_final", 7 0;
v0x577943bdec90_0 .var "mantissa_final", 23 0;
v0x577943bded70_0 .net "mantissa_sum", 24 0, v0x577943be0100_0;  1 drivers
v0x577943bdeea0_0 .net "new_exponent", 7 0, v0x577943be01d0_0;  1 drivers
v0x577943bdef80_0 .net "reset", 0 0, o0x7f819cfed108;  alias, 0 drivers
v0x577943bdf070_0 .var "rst", 0 0;
S_0x577943be08c0 .scope module, "ram" "ram_4" 3 27, 5 1 0, S_0x577943bdcb70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 2 "addr";
    .port_info 2 /INPUT 1 "RW";
    .port_info 3 /INPUT 1 "OE";
    .port_info 4 /OUTPUT 32 "out";
v0x577943be0b20_0 .net "OE", 0 0, v0x577943be1da0_0;  1 drivers
v0x577943be0c00_0 .net "RW", 0 0, v0x577943be1ed0_0;  1 drivers
v0x577943be0cc0_0 .net "addr", 1 0, L_0x577943be2740;  alias, 1 drivers
v0x577943be0db0 .array "data", 0 3, 31 0;
v0x577943be0e70_0 .net "in", 31 0, v0x577943be0660_0;  alias, 1 drivers
v0x577943be0f80_0 .var "out", 31 0;
E_0x577943ba1620 .event anyedge, v0x577943be0b20_0, v0x577943be0c00_0, v0x577943be0cc0_0, v0x577943be0660_0;
S_0x577943be1110 .scope module, "rom" "rom_8" 3 21, 3 70 0, S_0x577943bdcb70;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "addr";
    .port_info 1 /INPUT 1 "OE";
    .port_info 2 /OUTPUT 32 "out";
v0x577943be1380_0 .net "OE", 0 0, v0x577943be1760_0;  1 drivers
v0x577943be1460_0 .net "addr", 2 0, v0x577943be2290_0;  1 drivers
v0x577943be1540 .array "data", 0 7, 31 0;
v0x577943be1610_0 .var "out", 31 0;
E_0x577943b9f970 .event anyedge, v0x577943be1380_0, v0x577943be1460_0;
    .scope S_0x577943be1110;
T_0 ;
    %pushi/vec4 159820648, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x577943be1540, 4, 0;
    %pushi/vec4 272128937, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x577943be1540, 4, 0;
    %pushi/vec4 1065353216, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x577943be1540, 4, 0;
    %pushi/vec4 1048576000, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x577943be1540, 4, 0;
    %pushi/vec4 1077936128, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x577943be1540, 4, 0;
    %pushi/vec4 1092616192, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x577943be1540, 4, 0;
    %pushi/vec4 1050673152, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x577943be1540, 4, 0;
    %pushi/vec4 1063256064, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x577943be1540, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x577943be1110;
T_1 ;
    %wait E_0x577943b9f970;
    %load/vec4 v0x577943be1380_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x577943be1460_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x577943be1540, 4;
    %store/vec4 v0x577943be1610_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x577943be1610_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x577943be08c0;
T_2 ;
    %wait E_0x577943ba1620;
    %load/vec4 v0x577943be0c00_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x577943be0b20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x577943be0cc0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x577943be0db0, 4;
    %store/vec4 v0x577943be0f80_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x577943be0f80_0, 0, 32;
T_2.1 ;
    %load/vec4 v0x577943be0c00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x577943be0e70_0;
    %load/vec4 v0x577943be0cc0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x577943be0db0, 4, 0;
T_2.2 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x577943bddaa0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x577943bde500_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x577943bddaa0;
T_4 ;
    %wait E_0x577943b9fc80;
    %load/vec4 v0x577943bddd50_0;
    %load/vec4 v0x577943bdde30_0;
    %cmp/e;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x577943bddf10_0;
    %assign/vec4 v0x577943bde1e0_0, 0;
    %load/vec4 v0x577943bddfd0_0;
    %assign/vec4 v0x577943bde2c0_0, 0;
    %load/vec4 v0x577943bddd50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x577943bde0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x577943bde500_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x577943bdde30_0;
    %load/vec4 v0x577943bddd50_0;
    %cmp/u;
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v0x577943bddd50_0;
    %load/vec4 v0x577943bdde30_0;
    %sub;
    %store/vec4 v0x577943bde440_0, 0, 8;
    %load/vec4 v0x577943bddf10_0;
    %assign/vec4 v0x577943bde1e0_0, 0;
    %load/vec4 v0x577943bddfd0_0;
    %ix/getv 4, v0x577943bde440_0;
    %shiftr 4;
    %assign/vec4 v0x577943bde2c0_0, 0;
    %load/vec4 v0x577943bddd50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x577943bde0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x577943bde500_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x577943bddd50_0;
    %load/vec4 v0x577943bdde30_0;
    %cmp/u;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0x577943bdde30_0;
    %load/vec4 v0x577943bddd50_0;
    %sub;
    %store/vec4 v0x577943bde440_0, 0, 8;
    %load/vec4 v0x577943bddfd0_0;
    %assign/vec4 v0x577943bde2c0_0, 0;
    %load/vec4 v0x577943bddf10_0;
    %ix/getv 4, v0x577943bde440_0;
    %shiftr 4;
    %assign/vec4 v0x577943bde1e0_0, 0;
    %load/vec4 v0x577943bdde30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x577943bde0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x577943bde500_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x577943bdd040;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x577943bdd420_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x577943bdd040;
T_6 ;
    %wait E_0x577943b9fc80;
    %load/vec4 v0x577943bdd6b0_0;
    %pad/u 25;
    %load/vec4 v0x577943bdd790_0;
    %pad/u 25;
    %add;
    %assign/vec4 v0x577943bdd4c0_0, 0;
    %load/vec4 v0x577943bdd870_0;
    %assign/vec4 v0x577943bba8e0_0, 0;
    %load/vec4 v0x577943bdd4c0_0;
    %load/vec4 v0x577943bdd6b0_0;
    %pad/u 25;
    %load/vec4 v0x577943bdd790_0;
    %pad/u 25;
    %add;
    %cmp/e;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x577943bdd420_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x577943bde7e0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x577943bdeb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x577943bdf070_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x577943bde7e0;
T_8 ;
    %wait E_0x577943b9fc80;
    %load/vec4 v0x577943bdf070_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x577943bded70_0;
    %parti/s 24, 1, 2;
    %assign/vec4 v0x577943bdec90_0, 0;
    %load/vec4 v0x577943bdeea0_0;
    %assign/vec4 v0x577943bdebd0_0, 0;
    %load/vec4 v0x577943bdec90_0;
    %load/vec4 v0x577943bded70_0;
    %parti/s 24, 1, 2;
    %cmp/e;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x577943bdf070_0, 0;
T_8.2 ;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 24, 0, 32;
T_8.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.5, 5;
    %jmp/1 T_8.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x577943bdec90_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x577943bdec90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x577943bdec90_0, 0;
    %load/vec4 v0x577943bdebd0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x577943bdebd0_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x577943bdeb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x577943bdf070_0, 0;
T_8.7 ;
    %jmp T_8.4;
T_8.5 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x577943bdcdc0;
T_9 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x577943be0660_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x577943bdf390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x577943bdf430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x577943bdf4d0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x577943bdcdc0;
T_10 ;
    %wait E_0x577943b9fc80;
    %load/vec4 v0x577943be02a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 6;
    %load/vec4 v0x577943be0340_0;
    %assign/vec4 v0x577943be0660_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x577943be0340_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 6;
    %load/vec4 v0x577943be02a0_0;
    %assign/vec4 v0x577943be0660_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x577943bdf390_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x577943bdfb80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x577943be02a0_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x577943bdfc20_0, 0;
    %load/vec4 v0x577943be0340_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x577943bdfcf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x577943be02a0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x577943bdfe90_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x577943be0340_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x577943bdff60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x577943bdf390_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x577943bdf910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_10.8, 4;
    %load/vec4 v0x577943bdf430_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x577943bdf6a0_0;
    %assign/vec4 v0x577943be04a0_0, 0;
    %load/vec4 v0x577943bdf740_0;
    %assign/vec4 v0x577943be0590_0, 0;
    %load/vec4 v0x577943bdf5e0_0;
    %assign/vec4 v0x577943be0720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x577943bdf390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x577943bdf430_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x577943bdf9e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_10.11, 4;
    %load/vec4 v0x577943bdf4d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %load/vec4 v0x577943bdf210_0;
    %assign/vec4 v0x577943be0100_0, 0;
    %load/vec4 v0x577943bdf2f0_0;
    %assign/vec4 v0x577943be01d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x577943bdf430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x577943bdf4d0_0, 0;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x577943bdfab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %load/vec4 v0x577943be02a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x577943bdfdc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x577943be0030_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x577943be0660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x577943bdf4d0_0, 0;
T_10.12 ;
T_10.10 ;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x577943bdcb70;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x577943be18f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x577943bdcb70;
T_12 ;
T_12.0 ;
    %delay 1, 0;
    %load/vec4 v0x577943be18f0_0;
    %inv;
    %store/vec4 v0x577943be18f0_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x577943bdcb70;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x577943be19c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x577943be1760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x577943be1da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x577943be1ed0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x577943be1b00_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x577943be1b00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x577943be1a60_0, 0, 1;
    %load/vec4 v0x577943be1b00_0;
    %pad/s 2;
    %store/vec4 v0x577943be1830_0, 0, 2;
    %load/vec4 v0x577943be1b00_0;
    %muli 2, 0, 32;
    %pad/s 3;
    %store/vec4 v0x577943be2290_0, 0, 3;
    %delay 1, 0;
    %load/vec4 v0x577943be1cb0_0;
    %store/vec4 v0x577943be1bc0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x577943be1b00_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 3;
    %store/vec4 v0x577943be2290_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x577943be1a60_0, 0, 1;
    %load/vec4 v0x577943be2130_0;
    %pad/u 1;
    %store/vec4 v0x577943be2360_0, 0, 1;
    %delay 34, 0;
    %load/vec4 v0x577943be1b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x577943be1b00_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x577943be1ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x577943be19c0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x577943b95c30;
T_14 ;
    %vpi_call 2 13 "$dumpfile", "fpa_tb.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x577943b95c30 {0 0 0};
T_14.0 ;
    %load/vec4 v0x577943be2480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_14.1, 8;
    %delay 1, 0;
    %jmp T_14.0;
T_14.1 ;
    %fork t_1, S_0x577943b95dc0;
    %jmp t_0;
    .scope S_0x577943b95dc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x577943bbe0a0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x577943bbe0a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_14.3, 5;
    %load/vec4 v0x577943bbe0a0_0;
    %pad/s 2;
    %store/vec4 v0x577943be2550_0, 0, 2;
    %delay 1, 0;
    %vpi_call 2 20 "$display", "%b", v0x577943be2620_0 {0 0 0};
    %load/vec4 v0x577943bbe0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x577943bbe0a0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .scope S_0x577943b95c30;
t_0 %join;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "fpa_tb.v";
    "fpa.v";
    "adder.v";
    "ram_4.v";
