Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 22:05:27 2024
| Host         : LAPTOP-54TG6O0D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SRT_top_timing_summary_routed.rpt -pb SRT_top_timing_summary_routed.pb -rpx SRT_top_timing_summary_routed.rpx -warn_on_violation
| Design       : SRT_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     176         
TIMING-20  Warning           Non-clocked latch               6           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (212)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (507)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (212)
--------------------------
 There are 176 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: my_srt/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: my_srt/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: my_srt/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: my_srt/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: my_srt/FSM_onehot_current_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: my_srt/FSM_onehot_current_state_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (507)
--------------------------------------------------
 There are 507 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  514          inf        0.000                      0                  514           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           514 Endpoints
Min Delay           514 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.219ns  (logic 5.423ns (48.338%)  route 5.796ns (51.662%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  sel_IBUF[0]_inst/O
                         net (fo=21, routed)          2.672     4.155    my_srt/sel_IBUF[0]
    SLICE_X3Y135         LUT6 (Prop_lut6_I2_O)        0.124     4.279 r  my_srt/seg_data_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.795     5.074    my_srt/data1[2]
    SLICE_X3Y133         LUT5 (Prop_lut5_I0_O)        0.124     5.198 r  my_srt/seg_data_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.667     5.864    my_srt/seg_data_OBUF[2]_inst_i_5_n_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.124     5.988 r  my_srt/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.662     7.651    seg_data_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.568    11.219 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.219    seg_data[2]
    A16                                                               r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.094ns  (logic 5.298ns (47.760%)  route 5.795ns (52.240%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  sel_IBUF[0]_inst/O
                         net (fo=21, routed)          3.112     4.595    my_srt/sel_IBUF[0]
    SLICE_X6Y136         LUT6 (Prop_lut6_I4_O)        0.124     4.719 r  my_srt/seg_data_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.868     5.588    my_srt/seg_data_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y135         LUT6 (Prop_lut6_I1_O)        0.124     5.712 r  my_srt/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.815     7.526    seg_data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         3.567    11.094 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.094    seg_data[3]
    A15                                                               r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.712ns  (logic 5.301ns (49.488%)  route 5.411ns (50.512%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  sel_IBUF[0]_inst/O
                         net (fo=21, routed)          2.968     4.451    my_srt/sel_IBUF[0]
    SLICE_X3Y137         LUT6 (Prop_lut6_I4_O)        0.124     4.575 r  my_srt/seg_data_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.780     5.355    my_srt/seg_data_OBUF[1]_inst_i_2_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.124     5.479 r  my_srt/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.663     7.142    seg_data_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         3.570    10.712 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.712    seg_data[1]
    A13                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.695ns  (logic 4.525ns (42.310%)  route 6.170ns (57.690%))
  Logic Levels:           6  (FDRE=1 LUT5=2 LUT6=1 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE                         0.000     0.000 r  my_srt/addr_reg[2]/C
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_srt/addr_reg[2]/Q
                         net (fo=35, routed)          2.018     2.474    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/A2
    SLICE_X2Y133         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.124     2.598 r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/O
                         net (fo=3, routed)           0.835     3.432    my_srt/data[0]
    SLICE_X0Y134         LUT5 (Prop_lut5_I2_O)        0.124     3.556 r  my_srt/seg_data_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.656     4.213    my_srt/output_data[0]
    SLICE_X1Y134         LUT5 (Prop_lut5_I2_O)        0.124     4.337 r  my_srt/seg_data_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.799     5.136    my_srt/seg_data_OBUF[0]_inst_i_5_n_0
    SLICE_X0Y135         LUT6 (Prop_lut6_I5_O)        0.124     5.260 r  my_srt/seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.862     7.122    seg_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.573    10.695 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.695    seg_data[0]
    A14                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/seg_id_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.442ns  (logic 4.006ns (62.185%)  route 2.436ns (37.815%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE                         0.000     0.000 r  seg/seg_id_reg[1]/C
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg/seg_id_reg[1]/Q
                         net (fo=7, routed)           2.436     2.892    seg_an_OBUF[1]
    B16                  OBUF (Prop_obuf_I_O)         3.550     6.442 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.442    seg_an[1]
    B16                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/seg_id_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.191ns  (logic 4.003ns (64.661%)  route 2.188ns (35.339%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE                         0.000     0.000 r  seg/seg_id_reg[0]/C
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg/seg_id_reg[0]/Q
                         net (fo=20, routed)          2.188     2.644    seg_an_OBUF[0]
    B17                  OBUF (Prop_obuf_I_O)         3.547     6.191 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.191    seg_an[0]
    B17                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/seg_id_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.764ns  (logic 4.015ns (69.648%)  route 1.750ns (30.352%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE                         0.000     0.000 r  seg/seg_id_reg[2]/C
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg/seg_id_reg[2]/Q
                         net (fo=6, routed)           1.750     2.206    seg_an_OBUF[2]
    A18                  OBUF (Prop_obuf_I_O)         3.559     5.764 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.764    seg_an[2]
    A18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/data1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_srt/data0_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.063ns  (logic 1.596ns (31.520%)  route 3.467ns (68.480%))
  Logic Levels:           7  (CARRY4=4 FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE                         0.000     0.000 r  my_srt/data1_reg[3]/C
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_srt/data1_reg[3]/Q
                         net (fo=3, routed)           1.020     1.476    my_srt/alu/res2_carry__1_0[3]
    SLICE_X5Y134         LUT4 (Prop_lut4_I2_O)        0.124     1.600 r  my_srt/alu/res2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.600    my_srt/alu/res2_carry_i_7_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.150 r  my_srt/alu/res2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.150    my_srt/alu/res2_carry_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.264 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.264    my_srt/alu/res2_carry__0_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.378 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.378    my_srt/alu/res2_carry__1_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.492 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           1.290     3.782    my_srt/alu/comp_res
    SLICE_X1Y138         LUT6 (Prop_lut6_I3_O)        0.124     3.906 r  my_srt/alu/data0[31]_i_1/O
                         net (fo=32, routed)          1.158     5.063    my_srt/alu_n_0
    SLICE_X3Y134         FDRE                                         r  my_srt/data0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/data1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_srt/data0_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.063ns  (logic 1.596ns (31.520%)  route 3.467ns (68.480%))
  Logic Levels:           7  (CARRY4=4 FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE                         0.000     0.000 r  my_srt/data1_reg[3]/C
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_srt/data1_reg[3]/Q
                         net (fo=3, routed)           1.020     1.476    my_srt/alu/res2_carry__1_0[3]
    SLICE_X5Y134         LUT4 (Prop_lut4_I2_O)        0.124     1.600 r  my_srt/alu/res2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.600    my_srt/alu/res2_carry_i_7_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.150 r  my_srt/alu/res2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.150    my_srt/alu/res2_carry_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.264 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.264    my_srt/alu/res2_carry__0_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.378 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.378    my_srt/alu/res2_carry__1_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.492 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           1.290     3.782    my_srt/alu/comp_res
    SLICE_X1Y138         LUT6 (Prop_lut6_I3_O)        0.124     3.906 r  my_srt/alu/data0[31]_i_1/O
                         net (fo=32, routed)          1.158     5.063    my_srt/alu_n_0
    SLICE_X3Y134         FDRE                                         r  my_srt/data0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/data1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_srt/data0_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.063ns  (logic 1.596ns (31.520%)  route 3.467ns (68.480%))
  Logic Levels:           7  (CARRY4=4 FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE                         0.000     0.000 r  my_srt/data1_reg[3]/C
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_srt/data1_reg[3]/Q
                         net (fo=3, routed)           1.020     1.476    my_srt/alu/res2_carry__1_0[3]
    SLICE_X5Y134         LUT4 (Prop_lut4_I2_O)        0.124     1.600 r  my_srt/alu/res2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.600    my_srt/alu/res2_carry_i_7_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.150 r  my_srt/alu/res2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.150    my_srt/alu/res2_carry_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.264 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.264    my_srt/alu/res2_carry__0_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.378 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.378    my_srt/alu/res2_carry__1_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.492 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           1.290     3.782    my_srt/alu/comp_res
    SLICE_X1Y138         LUT6 (Prop_lut6_I3_O)        0.124     3.906 r  my_srt/alu/data0[31]_i_1/O
                         net (fo=32, routed)          1.158     5.063    my_srt/alu_n_0
    SLICE_X3Y134         FDRE                                         r  my_srt/data0_reg[4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_srt/din_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_26_26/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDRE                         0.000     0.000 r  my_srt/din_reg[26]/C
    SLICE_X5Y138         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_srt/din_reg[26]/Q
                         net (fo=1, routed)           0.101     0.242    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_26_26/D
    SLICE_X6Y138         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_26_26/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/din_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE                         0.000     0.000 r  my_srt/din_reg[30]/C
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_srt/din_reg[30]/Q
                         net (fo=1, routed)           0.102     0.243    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/D
    SLICE_X2Y137         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/data0_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_srt/din_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.059%)  route 0.065ns (25.941%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE                         0.000     0.000 r  my_srt/data0_reg[25]/C
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_srt/data0_reg[25]/Q
                         net (fo=3, routed)           0.065     0.206    my_srt/data0_reg_n_0_[25]
    SLICE_X5Y138         LUT4 (Prop_lut4_I0_O)        0.045     0.251 r  my_srt/din[25]_i_1/O
                         net (fo=1, routed)           0.000     0.251    my_srt/din[25]_i_1_n_0
    SLICE_X5Y138         FDRE                                         r  my_srt/din_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/din_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_1_1/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE                         0.000     0.000 r  my_srt/din_reg[1]/C
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_srt/din_reg[1]/Q
                         net (fo=1, routed)           0.116     0.257    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_1_1/D
    SLICE_X6Y134         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_1_1/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/din_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_23_23/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y135         FDRE                         0.000     0.000 r  my_srt/din_reg[23]/C
    SLICE_X7Y135         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_srt/din_reg[23]/Q
                         net (fo=1, routed)           0.116     0.257    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_23_23/D
    SLICE_X6Y135         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_23_23/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/din_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_28_28/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE                         0.000     0.000 r  my_srt/din_reg[28]/C
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_srt/din_reg[28]/Q
                         net (fo=1, routed)           0.116     0.257    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_28_28/D
    SLICE_X2Y137         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_28_28/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/din_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_9_9/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE                         0.000     0.000 r  my_srt/din_reg[9]/C
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_srt/din_reg[9]/Q
                         net (fo=1, routed)           0.116     0.257    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_9_9/D
    SLICE_X2Y136         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/din_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE                         0.000     0.000 r  my_srt/din_reg[0]/C
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_srt/din_reg[0]/Q
                         net (fo=1, routed)           0.118     0.259    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/D
    SLICE_X2Y133         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/din_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_5_5/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE                         0.000     0.000 r  my_srt/din_reg[5]/C
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_srt/din_reg[5]/Q
                         net (fo=1, routed)           0.119     0.260    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_5_5/D
    SLICE_X2Y134         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_5_5/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/din_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_3_3/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE                         0.000     0.000 r  my_srt/din_reg[3]/C
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_srt/din_reg[3]/Q
                         net (fo=1, routed)           0.120     0.261    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_3_3/D
    SLICE_X2Y134         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_3_3/SP/I
  -------------------------------------------------------------------    -------------------





