# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition
# File: C:\Users\Laurent\Documents\altera\vdu\vdu.csv
# Generated on: Sun Jan 12 18:32:22 2020

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,Fitter Location,Reserved
TCK,Input,,PIN_32,
TDI,Input,,PIN_7,
TDO,Output,,PIN_38,
TMS,Input,,PIN_13,
addr[10],Output,PIN_20,PIN_20,
addr[9],Output,PIN_21,PIN_21,
addr[8],Output,PIN_18,PIN_18,
addr[7],Output,PIN_19,PIN_19,
addr[6],Output,PIN_16,PIN_16,
addr[5],Output,PIN_14,PIN_14,
addr[4],Output,PIN_11,PIN_11,
addr[3],Output,PIN_12,PIN_12,
addr[2],Output,PIN_9,PIN_9,
addr[1],Output,PIN_8,PIN_8,
addr[0],Output,PIN_6,PIN_6,
blank,Output,PIN_5,PIN_5,
clk,Input,PIN_43,PIN_43,
cload,Output,PIN_4,PIN_4,
cs,Input,PIN_33,PIN_33,
datack,Output,PIN_29,PIN_29,
hsync,Output,PIN_40,PIN_40,
row[3],Output,PIN_25,PIN_25,
row[2],Output,PIN_24,PIN_24,
row[1],Output,PIN_27,PIN_27,
row[0],Output,PIN_26,PIN_26,
vclk,Input,PIN_2,PIN_2,
vsync,Output,PIN_41,PIN_41,
