<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="encodingindex.xsl" name="generator"/><title>A32 - Index by Encoding</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><span class="goodlink"><a href="index.html">Base Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="a32_encindex.html">A32 Instructions by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="t32_encindex.html">T32 Instructions by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="shared_pseudocode.html">Shared Pseudocode</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><hr/><h1 class="topleveltable"><a id="top" name="top"></a>Top-level encodings for A32</h1><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">cond</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="20"></td><td class="lr">op1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">cond</th><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
          != 1111
        </td><td class="bitfield">
          00x
        </td><td class="bitfield"></td><td class="iformname"><a href="#dp">Data-processing and miscellaneous instructions</a></td></tr><tr class="instructiontable"><td class="bitfield">
          != 1111
        </td><td class="bitfield">
          010
        </td><td class="bitfield"></td><td class="iformname"><a href="#ldstimm">Load/Store Word, Unsigned Byte (immediate, literal)</a></td></tr><tr class="instructiontable"><td class="bitfield">
          != 1111
        </td><td class="bitfield">
          011
        </td><td class="bitfield">
          0
        </td><td class="iformname"><a href="#ldstreg">Load/Store Word, Unsigned Byte (register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
          != 1111
        </td><td class="bitfield">
          011
        </td><td class="bitfield">
          1
        </td><td class="iformname"><a href="#media">Media instructions</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          10x
        </td><td class="bitfield"></td><td class="iformname"><a href="#brblk">Branch, branch with link, and block data transfer</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          11x
        </td><td class="bitfield"></td><td class="iformname"><a href="#cops_as">System register access, Advanced SIMD, floating-point, and Supervisor call</a></td></tr><tr class="instructiontable"><td class="bitfield">
          1111
        </td><td class="bitfield">
          0xx
        </td><td class="bitfield"></td><td class="iformname"><a href="#uncond_as">Unconditional instructions</a></td></tr></table></div><hr/><h2><a id="dp" name="dp"></a>Data-processing and miscellaneous instructions</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="2">00</td><td class="lr">op0</td><td class="lr" colspan="5">op1</td><td class="lr" colspan="12"></td><td class="lr">op2</td><td class="lr" colspan="2">op3</td><td class="lr">op4</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            != 00
          </td><td class="bitfield">
            1
          </td><td class="iformname"><a href="#xldst">Extra load/store</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            0xxxx
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            1
          </td><td class="iformname"><a href="#mul_word">Multiply and Accumulate</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            1xxxx
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            1
          </td><td class="iformname"><a href="#sync">Synchronization primitives and Load-Acquire/Store-Release</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            10xx0
          </td><td class="bitfield">
            0
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#dpmisc">Miscellaneous</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            10xx0
          </td><td class="bitfield">
            1
          </td><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="iformname"><a href="#mul_half">Halfword Multiply and Accumulate</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            != 10xx0
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="iformname"><a href="#dpregis">Data-processing register (immediate shift)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            != 10xx0
          </td><td class="bitfield">
            0
          </td><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="iformname"><a href="#dpregrs">Data-processing register (register shift)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#dpimm">Data-processing immediate</a></td></tr></table></div><hr/><h2><a id="xldst" name="xldst"></a>Extra load/store</h2><div class="decode_navigation"><p>These instructions are under <a href="#dp">Data-processing and miscellaneous instructions</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="3">000</td><td class="lr" colspan="2"></td><td class="lr">op0</td><td class="lr" colspan="14"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="2">!= 00</td><td class="lr" colspan="1">1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#ldstxreg">Load/Store Dual, Half, Signed Byte (register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><a href="#ldstximm">Load/Store Dual, Half, Signed Byte (immediate, literal)</a></td></tr></table></div><hr/><div class="iclass" id="ldstxreg"><a id="ldstxreg" name="ldstxreg"></a><h3 class="iclass">Load/Store Dual, Half, Signed Byte (register)</h3><p>These instructions are under <a href="#xldst">Extra load/store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">P</td><td class="lr">U</td><td class="lr">0</td><td class="lr">W</td><td class="lr">o1</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rt</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">1</td><td class="lr" colspan="2">!= 00</td><td class="lr">1</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="3"></td><td></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td></td><td class="droppedname" colspan="2">op2</td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; op2 != 00 &amp;&amp; cond != 1111 &amp;&amp; op2 != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="ldstxreg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">P</th><th class="bitfields" colspan="" rowspan="">W</th><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file strh_r.html unchanged">STRH (register)</span>
            —
            <span class="brokenlink" title="file strh_r.html unchanged">post-indexed</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrd_r.html unchanged">LDRD (register)</span>
            —
            <span class="brokenlink" title="file ldrd_r.html unchanged">post-indexed</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file strd_r.html unchanged">STRD (register)</span>
            —
            <span class="brokenlink" title="file strd_r.html unchanged">post-indexed</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldrh_r.html unchanged">LDRH (register)</span>
            —
            <span class="brokenlink" title="file ldrh_r.html unchanged">post-indexed</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrsb_r.html unchanged">LDRSB (register)</span>
            —
            <span class="brokenlink" title="file ldrsb_r.html unchanged">post-indexed</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldrsh_r.html unchanged">LDRSH (register)</span>
            —
            <span class="brokenlink" title="file ldrsh_r.html unchanged">post-indexed</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file strht.html unchanged">STRHT</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldrht.html unchanged">LDRHT</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrsbt.html unchanged">LDRSBT</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldrsht.html unchanged">LDRSHT</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file strh_r.html unchanged">STRH (register)</span>
            —
            <span class="brokenlink" title="file strh_r.html unchanged">pre-indexed</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrd_r.html unchanged">LDRD (register)</span>
            —
            <span class="brokenlink" title="file ldrd_r.html unchanged">pre-indexed</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file strd_r.html unchanged">STRD (register)</span>
            —
            <span class="brokenlink" title="file strd_r.html unchanged">pre-indexed</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldrh_r.html unchanged">LDRH (register)</span>
            —
            <span class="brokenlink" title="file ldrh_r.html unchanged">pre-indexed</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrsb_r.html unchanged">LDRSB (register)</span>
            —
            <span class="brokenlink" title="file ldrsb_r.html unchanged">pre-indexed</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldrsh_r.html unchanged">LDRSH (register)</span>
            —
            <span class="brokenlink" title="file ldrsh_r.html unchanged">pre-indexed</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstximm"><a id="ldstximm" name="ldstximm"></a><h3 class="iclass">Load/Store Dual, Half, Signed Byte (immediate, literal)</h3><p>These instructions are under <a href="#xldst">Extra load/store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">P</td><td class="lr">U</td><td class="lr">1</td><td class="lr">W</td><td class="lr">o1</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="4">imm4H</td><td class="lr">1</td><td class="lr" colspan="2">!= 00</td><td class="lr">1</td><td class="lr" colspan="4">imm4L</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="3"></td><td></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td class="droppedname" colspan="2">op2</td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; op2 != 00 &amp;&amp; cond != 1111 &amp;&amp; op2 != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="ldstximm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">P:W</th><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrd_l.html unchanged">LDRD (literal)</span></td></tr><tr><td class="bitfield">!= 01</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldrh_l.html unchanged">LDRH (literal)</span></td></tr><tr><td class="bitfield">!= 01</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrsb_l.html unchanged">LDRSB (literal)</span></td></tr><tr><td class="bitfield">!= 01</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldrsh_l.html unchanged">LDRSH (literal)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrd_i.html unchanged">LDRD (immediate)</span>
            —
            <span class="brokenlink" title="file ldrd_i.html unchanged">post-indexed</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file strh_i.html unchanged">STRH (immediate)</span>
            —
            <span class="brokenlink" title="file strh_i.html unchanged">post-indexed</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file strd_i.html unchanged">STRD (immediate)</span>
            —
            <span class="brokenlink" title="file strd_i.html unchanged">post-indexed</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldrh_i.html unchanged">LDRH (immediate)</span>
            —
            <span class="brokenlink" title="file ldrh_i.html unchanged">post-indexed</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrsb_i.html unchanged">LDRSB (immediate)</span>
            —
            <span class="brokenlink" title="file ldrsb_i.html unchanged">post-indexed</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldrsh_i.html unchanged">LDRSH (immediate)</span>
            —
            <span class="brokenlink" title="file ldrsh_i.html unchanged">post-indexed</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file strht.html unchanged">STRHT</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldrht.html unchanged">LDRHT</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrsbt.html unchanged">LDRSBT</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldrsht.html unchanged">LDRSHT</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrd_i.html unchanged">LDRD (immediate)</span>
            —
            <span class="brokenlink" title="file ldrd_i.html unchanged">offset</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file strh_i.html unchanged">STRH (immediate)</span>
            —
            <span class="brokenlink" title="file strh_i.html unchanged">offset</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file strd_i.html unchanged">STRD (immediate)</span>
            —
            <span class="brokenlink" title="file strd_i.html unchanged">offset</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldrh_i.html unchanged">LDRH (immediate)</span>
            —
            <span class="brokenlink" title="file ldrh_i.html unchanged">offset</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrsb_i.html unchanged">LDRSB (immediate)</span>
            —
            <span class="brokenlink" title="file ldrsb_i.html unchanged">offset</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldrsh_i.html unchanged">LDRSH (immediate)</span>
            —
            <span class="brokenlink" title="file ldrsh_i.html unchanged">offset</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrd_i.html unchanged">LDRD (immediate)</span>
            —
            <span class="brokenlink" title="file ldrd_i.html unchanged">pre-indexed</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file strh_i.html unchanged">STRH (immediate)</span>
            —
            <span class="brokenlink" title="file strh_i.html unchanged">pre-indexed</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file strd_i.html unchanged">STRD (immediate)</span>
            —
            <span class="brokenlink" title="file strd_i.html unchanged">pre-indexed</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldrh_i.html unchanged">LDRH (immediate)</span>
            —
            <span class="brokenlink" title="file ldrh_i.html unchanged">pre-indexed</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrsb_i.html unchanged">LDRSB (immediate)</span>
            —
            <span class="brokenlink" title="file ldrsb_i.html unchanged">pre-indexed</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldrsh_i.html unchanged">LDRSH (immediate)</span>
            —
            <span class="brokenlink" title="file ldrsh_i.html unchanged">pre-indexed</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="mul_word"><a id="mul_word" name="mul_word"></a><h3 class="iclass">Multiply and Accumulate</h3><p>These instructions are under <a href="#dp">Data-processing and miscellaneous instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr">S</td><td class="lr" colspan="4">RdHi</td><td class="lr" colspan="4">RdLo</td><td class="lr" colspan="4">Rm</td><td class="l">1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Rn</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="4"></td><td colspan="3"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="mul_word"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file mul.html unchanged">MUL, MULS</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file mla.html unchanged">MLA, MLAS</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umaal.html unchanged">UMAAL</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mls.html unchanged">MLS</span></td></tr><tr><td class="bitfield">011</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file umull.html unchanged">UMULL, UMULLS</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file umlal.html unchanged">UMLAL, UMLALS</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file smull.html unchanged">SMULL, SMULLS</span></td></tr><tr><td class="bitfield">111</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file smlal.html unchanged">SMLAL, SMLALS</span></td></tr></tbody></table></div></div><hr/><h2><a id="sync" name="sync"></a>Synchronization primitives and Load-Acquire/Store-Release</h2><div class="decode_navigation"><p>These instructions are under <a href="#dp">Data-processing and miscellaneous instructions</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">0001</td><td class="lr">op0</td><td class="lr" colspan="11"></td><td class="lr" colspan="2">11</td><td class="lr" colspan="2"></td><td class="lr" colspan="4">1001</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><a href="#ldst_excl">Load/Store Exclusive and Load-Acquire/Store-Release</a></td></tr></table></div><hr/><div class="iclass" id="ldst_excl"><a id="ldst_excl" name="ldst_excl"></a><h3 class="iclass">Load/Store Exclusive and Load-Acquire/Store-Release</h3><p>These instructions are under <a href="#sync">Synchronization primitives and Load-Acquire/Store-Release</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">type</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">xRd</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">ex</td><td class="lr">ord</td><td class="l">1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">xRt</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="ldst_excl"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">type</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">ex</th><th class="bitfields" colspan="" rowspan="">ord</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stl.html unchanged">STL</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stlex.html unchanged">STLEX</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file strex.html unchanged">STREX</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file lda.html unchanged">LDA</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldaex.html unchanged">LDAEX</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrex.html unchanged">LDREX</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stlexd.html unchanged">STLEXD</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file strexd.html unchanged">STREXD</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldaexd.html unchanged">LDAEXD</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrexd.html unchanged">LDREXD</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stlb.html unchanged">STLB</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stlexb.html unchanged">STLEXB</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file strexb.html unchanged">STREXB</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldab.html unchanged">LDAB</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldaexb.html unchanged">LDAEXB</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrexb.html unchanged">LDREXB</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stlh.html unchanged">STLH</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stlexh.html unchanged">STLEXH</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file strexh.html unchanged">STREXH</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldah.html unchanged">LDAH</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldaexh.html unchanged">LDAEXH</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrexh.html unchanged">LDREXH</span></td></tr></tbody></table></div></div><hr/><h2><a id="dpmisc" name="dpmisc"></a>Miscellaneous</h2><div class="decode_navigation"><p>These instructions are under <a href="#dp">Data-processing and miscellaneous instructions</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="5">00010</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="1">0</td><td class="lr" colspan="12"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              001
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              010
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              011
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              110
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              001
            </td><td class="iformname"><span class="brokenlink" title="file bx.html unchanged">BX</span></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              010
            </td><td class="iformname"><span class="brokenlink" title="file bxj.html unchanged">BXJ</span></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              011
            </td><td class="iformname"><span class="brokenlink" title="file blx_r.html unchanged">BLX (register)</span></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              110
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              001
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              010
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              011
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              110
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              001
            </td><td class="iformname"><span class="brokenlink" title="file clz.html unchanged">CLZ</span></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              010
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              011
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              110
            </td><td class="iformname"><span class="brokenlink" title="file eret.html unchanged">ERET</span></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              111
            </td><td class="iformname"><a href="#except">Exception Generation</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="iformname"><a href="#movsr_reg">Move special register (register)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="iformname"><a href="#crc32">Cyclic Redundancy Check</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="iformname"><a href="#intsat">Integer Saturating Arithmetic</a></td></tr></table></div><hr/><div class="iclass" id="except"><a id="except" name="except"></a><h3 class="iclass">Exception Generation</h3><p>These instructions are under <a href="#dpmisc">Miscellaneous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="12">imm12</td><td class="l">0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">imm4</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="12"></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="except"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file hlt.html unchanged">HLT</span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file bkpt.html unchanged">BKPT</span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file hvc.html unchanged">HVC</span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file smc.html unchanged">SMC</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="movsr_reg"><a id="movsr_reg" name="movsr_reg"></a><h3 class="iclass">Move special register (register)</h3><p>These instructions are under <a href="#dpmisc">Miscellaneous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="4">mask</td><td class="lr" colspan="4">Rd</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">B</td><td class="lr">m</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Rn</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="movsr_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">x0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mrs.html unchanged">MRS</span></td></tr><tr><td class="bitfield">x0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file mrs_br.html unchanged">MRS (Banked register)</span></td></tr><tr><td class="bitfield">x1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file msr_r.html unchanged">MSR (register)</span></td></tr><tr><td class="bitfield">x1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file msr_br.html unchanged">MSR (Banked register)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="crc32"><a id="crc32" name="crc32"></a><h3 class="iclass">Cyclic Redundancy Check</h3><p>These instructions are under <a href="#dpmisc">Miscellaneous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">sz</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rd</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">C</td><td class="lr">(0)</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="crc32"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">C</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file crc32.html unchanged">CRC32</span>
            —
            <span class="brokenlink" title="file crc32.html unchanged">CRC32B</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file crc32c.html unchanged">CRC32C</span>
            —
            <span class="brokenlink" title="file crc32c.html unchanged">CRC32CB</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file crc32.html unchanged">CRC32</span>
            —
            <span class="brokenlink" title="file crc32.html unchanged">CRC32H</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file crc32c.html unchanged">CRC32C</span>
            —
            <span class="brokenlink" title="file crc32c.html unchanged">CRC32CH</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file crc32.html unchanged">CRC32</span>
            —
            <span class="brokenlink" title="file crc32.html unchanged">CRC32W</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file crc32c.html unchanged">CRC32C</span>
            —
            <span class="brokenlink" title="file crc32c.html unchanged">CRC32CW</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">CONSTRAINED UNPREDICTABLE</td></tr></tbody></table></div><p>The behavior of the CONSTRAINED UNPREDICTABLE encodings in this table is described in <a class="armarm-xref" title="Reference to Armv8 ARM section">CONSTRAINED UNPREDICTABLE behavior for A32 and T32 instruction encodings</a></p></div><hr/><div class="iclass" id="intsat"><a id="intsat" name="intsat"></a><h3 class="iclass">Integer Saturating Arithmetic</h3><p>These instructions are under <a href="#dpmisc">Miscellaneous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rd</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="l">0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="intsat"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file qadd.html unchanged">QADD</span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file qsub.html unchanged">QSUB</span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file qdadd.html unchanged">QDADD</span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file qdsub.html unchanged">QDSUB</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="mul_half"><a id="mul_half" name="mul_half"></a><h3 class="iclass">Halfword Multiply and Accumulate</h3><p>These instructions are under <a href="#dp">Data-processing and miscellaneous instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="4">Ra</td><td class="lr" colspan="4">Rm</td><td class="lr">1</td><td class="lr">M</td><td class="lr">N</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="mul_half"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file smlabb.html unchanged">SMLABB, SMLABT, SMLATB, SMLATT</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlawb.html unchanged">SMLAWB, SMLAWT</span>
            —
            <span class="brokenlink" title="file smlawb.html unchanged">SMLAWB</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smulwb.html unchanged">SMULWB, SMULWT</span>
            —
            <span class="brokenlink" title="file smulwb.html unchanged">SMULWB</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlawb.html unchanged">SMLAWB, SMLAWT</span>
            —
            <span class="brokenlink" title="file smlawb.html unchanged">SMLAWT</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smulwb.html unchanged">SMULWB, SMULWT</span>
            —
            <span class="brokenlink" title="file smulwb.html unchanged">SMULWT</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file smlalbb.html unchanged">SMLALBB, SMLALBT, SMLALTB, SMLALTT</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file smulbb.html unchanged">SMULBB, SMULBT, SMULTB, SMULTT</span></td></tr></tbody></table></div></div><hr/><h2><a id="dpregis" name="dpregis"></a>Data-processing register (immediate shift)</h2><div class="decode_navigation"><p>These instructions are under <a href="#dp">Data-processing and miscellaneous instructions</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="3">000</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2"></td><td class="lr">op1</td><td class="lr" colspan="15"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op0:op1 != 100 </p></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="iformname"><a href="#intdp3reg_immsh">Integer Data Processing (three register, immediate shift)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#intdp2reg_immsh">Integer Test and Compare (two register, immediate shift)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="iformname"><a href="#logic3reg_immsh">Logical Arithmetic (three register, immediate shift)</a></td></tr></table></div><hr/><div class="iclass" id="intdp3reg_immsh"><a id="intdp3reg_immsh" name="intdp3reg_immsh"></a><h3 class="iclass">Integer Data Processing (three register, immediate shift)</h3><p>These instructions are under <a href="#dpregis">Data-processing register (immediate shift)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr">S</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="2">type</td><td class="lr">0</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="4"></td><td colspan="3"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="intdp3reg_immsh"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">Rn</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file and_r.html unchanged">AND, ANDS (register)</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file eor_r.html unchanged">EOR, EORS (register)</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">!= 1101</td><td class="iformname"><span class="brokenlink" title="file sub_r.html unchanged">SUB, SUBS (register)</span>
            —
            <span class="brokenlink" title="file sub_r.html unchanged">SUB</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file sub_sp_r.html unchanged">SUB, SUBS (SP minus register)</span>
            —
            <span class="brokenlink" title="file sub_sp_r.html unchanged">SUB</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">!= 1101</td><td class="iformname"><span class="brokenlink" title="file sub_r.html unchanged">SUB, SUBS (register)</span>
            —
            <span class="brokenlink" title="file sub_r.html unchanged">SUBS</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file sub_sp_r.html unchanged">SUB, SUBS (SP minus register)</span>
            —
            <span class="brokenlink" title="file sub_sp_r.html unchanged">SUBS</span></td></tr><tr><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file rsb_r.html unchanged">RSB, RSBS (register)</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">!= 1101</td><td class="iformname"><span class="brokenlink" title="file add_r.html unchanged">ADD, ADDS (register)</span>
            —
            <span class="brokenlink" title="file add_r.html unchanged">ADD</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><span class="goodlink"><a href="add_sp_r.html" id="ADD_SP_r" name="ADD_SP_r">ADD, ADDS (SP plus register)</a></span>
            —
            <span class="goodlink"><a href="add_sp_r.html#ADD_SP_r_A1_RRX">ADD</a></span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">!= 1101</td><td class="iformname"><span class="brokenlink" title="file add_r.html unchanged">ADD, ADDS (register)</span>
            —
            <span class="brokenlink" title="file add_r.html unchanged">ADDS</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname"><span class="goodlink"><a href="add_sp_r.html" id="ADD_SP_r" name="ADD_SP_r">ADD, ADDS (SP plus register)</a></span>
            —
            <span class="goodlink"><a href="add_sp_r.html#ADDS_SP_r_A1_RRX">ADDS</a></span></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file adc_r.html unchanged">ADC, ADCS (register)</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file sbc_r.html unchanged">SBC, SBCS (register)</span></td></tr><tr><td class="bitfield">111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file rsc_r.html unchanged">RSC, RSCS (register)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="intdp2reg_immsh"><a id="intdp2reg_immsh" name="intdp2reg_immsh"></a><h3 class="iclass">Integer Test and Compare (two register, immediate shift)</h3><p>These instructions are under <a href="#dpregis">Data-processing register (immediate shift)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="4">Rn</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="2">type</td><td class="lr">0</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="intdp2reg_immsh"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file tst_r.html unchanged">TST (register)</span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file teq_r.html unchanged">TEQ (register)</span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file cmp_r.html unchanged">CMP (register)</span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file cmn_r.html unchanged">CMN (register)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="logic3reg_immsh"><a id="logic3reg_immsh" name="logic3reg_immsh"></a><h3 class="iclass">Logical Arithmetic (three register, immediate shift)</h3><p>These instructions are under <a href="#dpregis">Data-processing register (immediate shift)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">S</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="2">type</td><td class="lr">0</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="logic3reg_immsh"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file orr_r.html unchanged">ORR, ORRS (register)</span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file mov_r.html unchanged">MOV, MOVS (register)</span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file bic_r.html unchanged">BIC, BICS (register)</span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file mvn_r.html unchanged">MVN, MVNS (register)</span></td></tr></tbody></table></div></div><hr/><h2><a id="dpregrs" name="dpregrs"></a>Data-processing register (register shift)</h2><div class="decode_navigation"><p>These instructions are under <a href="#dp">Data-processing and miscellaneous instructions</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="3">000</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2"></td><td class="lr">op1</td><td class="lr" colspan="12"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op0:op1 != 100 </p></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="iformname"><a href="#intdp3reg_regsh">Integer Data Processing (three register, register shift)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#intdp2reg_regsh">Integer Test and Compare (two register, register shift)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="iformname"><a href="#logic3reg_regsh">Logical Arithmetic (three register, register shift)</a></td></tr></table></div><hr/><div class="iclass" id="intdp3reg_regsh"><a id="intdp3reg_regsh" name="intdp3reg_regsh"></a><h3 class="iclass">Integer Data Processing (three register, register shift)</h3><p>These instructions are under <a href="#dpregrs">Data-processing register (register shift)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr">S</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="4">Rs</td><td class="lr">0</td><td class="lr" colspan="2">type</td><td class="lr">1</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="4"></td><td colspan="3"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td colspan="2"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="intdp3reg_regsh"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file and_rr.html unchanged">AND, ANDS (register-shifted register)</span></td></tr><tr><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file eor_rr.html unchanged">EOR, EORS (register-shifted register)</span></td></tr><tr><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file sub_rr.html unchanged">SUB, SUBS (register-shifted register)</span></td></tr><tr><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file rsb_rr.html unchanged">RSB, RSBS (register-shifted register)</span></td></tr><tr><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file add_rr.html unchanged">ADD, ADDS (register-shifted register)</span></td></tr><tr><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file adc_rr.html unchanged">ADC, ADCS (register-shifted register)</span></td></tr><tr><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file sbc_rr.html unchanged">SBC, SBCS (register-shifted register)</span></td></tr><tr><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file rsc_rr.html unchanged">RSC, RSCS (register-shifted register)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="intdp2reg_regsh"><a id="intdp2reg_regsh" name="intdp2reg_regsh"></a><h3 class="iclass">Integer Test and Compare (two register, register shift)</h3><p>These instructions are under <a href="#dpregrs">Data-processing register (register shift)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="4">Rn</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr" colspan="4">Rs</td><td class="lr">0</td><td class="lr" colspan="2">type</td><td class="lr">1</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td></td><td colspan="2"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="intdp2reg_regsh"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file tst_rr.html unchanged">TST (register-shifted register)</span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file teq_rr.html unchanged">TEQ (register-shifted register)</span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file cmp_rr.html unchanged">CMP (register-shifted register)</span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file cmn_rr.html unchanged">CMN (register-shifted register)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="logic3reg_regsh"><a id="logic3reg_regsh" name="logic3reg_regsh"></a><h3 class="iclass">Logical Arithmetic (three register, register shift)</h3><p>These instructions are under <a href="#dpregrs">Data-processing register (register shift)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">S</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="4">Rs</td><td class="lr">0</td><td class="lr" colspan="2">type</td><td class="lr">1</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td colspan="2"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="logic3reg_regsh"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file orr_rr.html unchanged">ORR, ORRS (register-shifted register)</span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file mov_rr.html unchanged">MOV, MOVS (register-shifted register)</span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file bic_rr.html unchanged">BIC, BICS (register-shifted register)</span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file mvn_rr.html unchanged">MVN, MVNS (register-shifted register)</span></td></tr></tbody></table></div></div><hr/><h2><a id="dpimm" name="dpimm"></a>Data-processing immediate</h2><div class="decode_navigation"><p>These instructions are under <a href="#dp">Data-processing and miscellaneous instructions</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="3">001</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="1"></td><td class="lr" colspan="2">op1</td><td class="lr" colspan="20"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="iformname"><a href="#intdp2reg_imm">Integer Data Processing (two register and immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#movw">Move Halfword (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              10
            </td><td class="iformname"><a href="#movsr_hint_imm">Move Special Register and Hints (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              x1
            </td><td class="iformname"><a href="#intdp1reg_imm">Integer Test and Compare (one register and immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="iformname"><a href="#log2reg_imm">Logical Arithmetic  (two register and immediate)</a></td></tr></table></div><hr/><div class="iclass" id="intdp2reg_imm"><a id="intdp2reg_imm" name="intdp2reg_imm"></a><h3 class="iclass">Integer Data Processing (two register and immediate)</h3><p>These instructions are under <a href="#dpimm">Data-processing immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr">S</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="12">imm12</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="4"></td><td colspan="3"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="12"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="intdp2reg_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">Rn</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file and_i.html unchanged">AND, ANDS (immediate)</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file eor_i.html unchanged">EOR, EORS (immediate)</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">!= 11x1</td><td class="iformname"><span class="brokenlink" title="file sub_i.html unchanged">SUB, SUBS (immediate)</span>
            —
            <span class="brokenlink" title="file sub_i.html unchanged">SUB</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><span class="goodlink"><a href="sub_sp_i.html" id="SUB_SP_i" name="SUB_SP_i">SUB, SUBS (SP minus immediate)</a></span>
            —
            <span class="goodlink"><a href="sub_sp_i.html#SUB_SP_i_A1">SUB</a></span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file adr.html unchanged">ADR</span>
            —
            <span class="brokenlink" title="file adr.html unchanged">A2</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">!= 1101</td><td class="iformname"><span class="brokenlink" title="file sub_i.html unchanged">SUB, SUBS (immediate)</span>
            —
            <span class="brokenlink" title="file sub_i.html unchanged">SUBS</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname"><span class="goodlink"><a href="sub_sp_i.html" id="SUB_SP_i" name="SUB_SP_i">SUB, SUBS (SP minus immediate)</a></span>
            —
            <span class="goodlink"><a href="sub_sp_i.html#SUBS_SP_i_A1">SUBS</a></span></td></tr><tr><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file rsb_i.html unchanged">RSB, RSBS (immediate)</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">!= 11x1</td><td class="iformname"><span class="brokenlink" title="file add_i.html unchanged">ADD, ADDS (immediate)</span>
            —
            <span class="brokenlink" title="file add_i.html unchanged">ADD</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><span class="goodlink"><a href="add_sp_i.html" id="ADD_SP_i" name="ADD_SP_i">ADD, ADDS (SP plus immediate)</a></span>
            —
            <span class="goodlink"><a href="add_sp_i.html#ADD_SP_i_A1">ADD</a></span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file adr.html unchanged">ADR</span>
            —
            <span class="brokenlink" title="file adr.html unchanged">A1</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">!= 1101</td><td class="iformname"><span class="brokenlink" title="file add_i.html unchanged">ADD, ADDS (immediate)</span>
            —
            <span class="brokenlink" title="file add_i.html unchanged">ADDS</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname"><span class="goodlink"><a href="add_sp_i.html" id="ADD_SP_i" name="ADD_SP_i">ADD, ADDS (SP plus immediate)</a></span>
            —
            <span class="goodlink"><a href="add_sp_i.html#ADDS_SP_i_A1">ADDS</a></span></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file adc_i.html unchanged">ADC, ADCS (immediate)</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file sbc_i.html unchanged">SBC, SBCS (immediate)</span></td></tr><tr><td class="bitfield">111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file rsc_i.html unchanged">RSC, RSCS (immediate)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="movw"><a id="movw" name="movw"></a><h3 class="iclass">Move Halfword (immediate)</h3><p>These instructions are under <a href="#dpimm">Data-processing immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">H</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="12">imm12</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td colspan="2"></td><td colspan="4"></td><td colspan="4"></td><td colspan="12"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="movw"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mov_i.html unchanged">MOV, MOVS (immediate)</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file movt.html unchanged">MOVT</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="movsr_hint_imm"><a id="movsr_hint_imm" name="movsr_hint_imm"></a><h3 class="iclass">Move Special Register and Hints (immediate)</h3><p>These instructions are under <a href="#dpimm">Data-processing immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">R</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr" colspan="12">imm12</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td colspan="2"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="12"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="movsr_hint_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">R:imm4</th><th class="bitfields" colspan="" rowspan="">imm12</th></tr></thead><tbody><tr><td class="bitfield">!= 00000</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file msr_i.html unchanged">MSR (immediate)</span></td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00000000</td><td class="iformname"><span class="brokenlink" title="file nop.html unchanged">NOP</span></td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00000001</td><td class="iformname"><span class="brokenlink" title="file yield.html unchanged">YIELD</span></td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00000010</td><td class="iformname"><span class="brokenlink" title="file wfe.html unchanged">WFE</span></td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00000011</td><td class="iformname"><span class="brokenlink" title="file wfi.html unchanged">WFI</span></td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00000100</td><td class="iformname"><span class="brokenlink" title="file sev.html unchanged">SEV</span></td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00000101</td><td class="iformname"><span class="brokenlink" title="file sevl.html unchanged">SEVL</span></td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx0000011x</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00001xxx</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00010000</td><td class="iformname"><span class="brokenlink" title="file esb.html unchanged">ESB</span></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00010001</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00010010</td><td class="iformname"><span class="brokenlink" title="file tsb.html unchanged">TSB CSYNC</span></td><td><ins>Armv8.4</ins><del>ARMv8.4</del></td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00010011</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00010100</td><td class="iformname"><span class="brokenlink" title="file csdb.html unchanged">CSDB</span></td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00010101</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx00011xxx</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx0001111x</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx001xxxxx</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx01xxxxxx</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx10xxxxxx</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx110xxxxx</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx1110xxxx</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">00000</td><td class="bitfield">xxxx1111xxxx</td><td class="iformname"><span class="brokenlink" title="file dbg.html unchanged">DBG</span></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="intdp1reg_imm"><a id="intdp1reg_imm" name="intdp1reg_imm"></a><h3 class="iclass">Integer Test and Compare (one register and immediate)</h3><p>These instructions are under <a href="#dpimm">Data-processing immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="4">Rn</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr" colspan="12">imm12</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="12"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="intdp1reg_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file tst_i.html unchanged">TST (immediate)</span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file teq_i.html unchanged">TEQ (immediate)</span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file cmp_i.html unchanged">CMP (immediate)</span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file cmn_i.html unchanged">CMN (immediate)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="log2reg_imm"><a id="log2reg_imm" name="log2reg_imm"></a><h3 class="iclass">Logical Arithmetic  (two register and immediate)</h3><p>These instructions are under <a href="#dpimm">Data-processing immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">S</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="12">imm12</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="12"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="log2reg_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file orr_i.html unchanged">ORR, ORRS (immediate)</span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file mov_i.html unchanged">MOV, MOVS (immediate)</span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file bic_i.html unchanged">BIC, BICS (immediate)</span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file mvn_i.html unchanged">MVN, MVNS (immediate)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstimm"><a id="ldstimm" name="ldstimm"></a><h3 class="iclass">Load/Store Word, Unsigned Byte (immediate, literal)</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">P</td><td class="lr">U</td><td class="lr">o2</td><td class="lr">W</td><td class="lr">o1</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="12">imm12</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="3"></td><td></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="12"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="ldstimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">P:W</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">Rn</th></tr></thead><tbody><tr><td class="bitfield">!= 01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file ldr_l.html unchanged">LDR (literal)</span></td></tr><tr><td class="bitfield">!= 01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file ldrb_l.html unchanged">LDRB (literal)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file str_i.html unchanged">STR (immediate)</span>
            —
            <span class="brokenlink" title="file str_i.html unchanged">post-indexed</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file ldr_i.html unchanged">LDR (immediate)</span>
            —
            <span class="brokenlink" title="file ldr_i.html unchanged">post-indexed</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file strb_i.html unchanged">STRB (immediate)</span>
            —
            <span class="brokenlink" title="file strb_i.html unchanged">post-indexed</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file ldrb_i.html unchanged">LDRB (immediate)</span>
            —
            <span class="brokenlink" title="file ldrb_i.html unchanged">post-indexed</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file strt.html unchanged">STRT</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file ldrt.html unchanged">LDRT</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file strbt.html unchanged">STRBT</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file ldrbt.html unchanged">LDRBT</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file str_i.html unchanged">STR (immediate)</span>
            —
            <span class="brokenlink" title="file str_i.html unchanged">offset</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file ldr_i.html unchanged">LDR (immediate)</span>
            —
            <span class="brokenlink" title="file ldr_i.html unchanged">offset</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file strb_i.html unchanged">STRB (immediate)</span>
            —
            <span class="brokenlink" title="file strb_i.html unchanged">offset</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file ldrb_i.html unchanged">LDRB (immediate)</span>
            —
            <span class="brokenlink" title="file ldrb_i.html unchanged">offset</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file str_i.html unchanged">STR (immediate)</span>
            —
            <span class="brokenlink" title="file str_i.html unchanged">pre-indexed</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file ldr_i.html unchanged">LDR (immediate)</span>
            —
            <span class="brokenlink" title="file ldr_i.html unchanged">pre-indexed</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file strb_i.html unchanged">STRB (immediate)</span>
            —
            <span class="brokenlink" title="file strb_i.html unchanged">pre-indexed</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file ldrb_i.html unchanged">LDRB (immediate)</span>
            —
            <span class="brokenlink" title="file ldrb_i.html unchanged">pre-indexed</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstreg"><a id="ldstreg" name="ldstreg"></a><h3 class="iclass">Load/Store Word, Unsigned Byte (register)</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">P</td><td class="lr">U</td><td class="lr">o2</td><td class="lr">W</td><td class="lr">o1</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="2">type</td><td class="lr">0</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="3"></td><td></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="ldstreg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">P</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">W</th><th class="bitfields" colspan="" rowspan="">o1</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file str_r.html unchanged">STR (register)</span>
            —
            <span class="brokenlink" title="file str_r.html unchanged">post-indexed</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldr_r.html unchanged">LDR (register)</span>
            —
            <span class="brokenlink" title="file ldr_r.html unchanged">post-indexed</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file strt.html unchanged">STRT</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrt.html unchanged">LDRT</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file strb_r.html unchanged">STRB (register)</span>
            —
            <span class="brokenlink" title="file strb_r.html unchanged">post-indexed</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrb_r.html unchanged">LDRB (register)</span>
            —
            <span class="brokenlink" title="file ldrb_r.html unchanged">post-indexed</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file strbt.html unchanged">STRBT</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrbt.html unchanged">LDRBT</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file str_r.html unchanged">STR (register)</span>
            —
            <span class="brokenlink" title="file str_r.html unchanged">pre-indexed</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldr_r.html unchanged">LDR (register)</span>
            —
            <span class="brokenlink" title="file ldr_r.html unchanged">pre-indexed</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file strb_r.html unchanged">STRB (register)</span>
            —
            <span class="brokenlink" title="file strb_r.html unchanged">pre-indexed</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrb_r.html unchanged">LDRB (register)</span>
            —
            <span class="brokenlink" title="file ldrb_r.html unchanged">pre-indexed</span></td></tr></tbody></table></div></div><hr/><h2><a id="media" name="media"></a>Media instructions</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="3">011</td><td class="lr" colspan="5">op0</td><td class="lr" colspan="12"></td><td class="lr" colspan="3">op1</td><td class="lr" colspan="1">1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
            00xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#parallel">Parallel Arithmetic</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01000
          </td><td class="bitfield">
            101
          </td><td class="iformname"><span class="brokenlink" title="file sel.html unchanged">SEL</span></td></tr><tr class="instructiontable"><td class="bitfield">
            01000
          </td><td class="bitfield">
            001
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            01000
          </td><td class="bitfield">
            xx0
          </td><td class="iformname"><span class="brokenlink" title="file pkh.html unchanged">PKHBT, PKHTB</span></td></tr><tr class="instructiontable"><td class="bitfield">
            01001
          </td><td class="bitfield">
            x01
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            01001
          </td><td class="bitfield">
            xx0
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0110x
          </td><td class="bitfield">
            x01
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0110x
          </td><td class="bitfield">
            xx0
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            01x10
          </td><td class="bitfield">
            001
          </td><td class="iformname"><a href="#sat16">Saturate 16-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01x10
          </td><td class="bitfield">
            101
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            01x11
          </td><td class="bitfield">
            x01
          </td><td class="iformname"><a href="#reverse">Reverse Bit/Byte</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01x1x
          </td><td class="bitfield">
            xx0
          </td><td class="iformname"><a href="#sat32">Saturate 32-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01xxx
          </td><td class="bitfield">
            111
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            01xxx
          </td><td class="bitfield">
            011
          </td><td class="iformname"><a href="#extend">Extend and Add</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#smul_div">Signed multiply, Divide</a></td></tr><tr class="instructiontable"><td class="bitfield">
            11000
          </td><td class="bitfield">
            000
          </td><td class="iformname"><a href="#usad">Unsigned Sum of Absolute Differences</a></td></tr><tr class="instructiontable"><td class="bitfield">
            11000
          </td><td class="bitfield">
            100
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            11001
          </td><td class="bitfield">
            x00
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            1101x
          </td><td class="bitfield">
            x00
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            110xx
          </td><td class="bitfield">
            111
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            1110x
          </td><td class="bitfield">
            111
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            1110x
          </td><td class="bitfield">
            x00
          </td><td class="iformname"><a href="#bfi">Bitfield Insert</a></td></tr><tr class="instructiontable"><td class="bitfield">
            11110
          </td><td class="bitfield">
            111
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            11111
          </td><td class="bitfield">
            111
          </td><td class="iformname"><a href="#udf">Permanently UNDEFINED</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1111x
          </td><td class="bitfield">
            x00
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            11x0x
          </td><td class="bitfield">
            x10
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            11x1x
          </td><td class="bitfield">
            x10
          </td><td class="iformname"><a href="#bfx">Bitfield Extract</a></td></tr><tr class="instructiontable"><td class="bitfield">
            11xxx
          </td><td class="bitfield">
            011
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            11xxx
          </td><td class="bitfield">
            x01
          </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="parallel"><a id="parallel" name="parallel"></a><h3 class="iclass">Parallel Arithmetic</h3><p>These instructions are under <a href="#media">Media instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rd</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">B</td><td class="lr" colspan="2">op2</td><td class="lr">1</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="3"></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td></td><td colspan="2"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="parallel"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">B</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sadd16.html unchanged">SADD16</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file sasx.html unchanged">SASX</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ssax.html unchanged">SSAX</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ssub16.html unchanged">SSUB16</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sadd8.html unchanged">SADD8</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ssub8.html unchanged">SSUB8</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file qadd16.html unchanged">QADD16</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file qasx.html unchanged">QASX</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file qsax.html unchanged">QSAX</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file qsub16.html unchanged">QSUB16</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file qadd8.html unchanged">QADD8</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file qsub8.html unchanged">QSUB8</span></td></tr><tr><td class="bitfield">011</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file shadd16.html unchanged">SHADD16</span></td></tr><tr><td class="bitfield">011</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file shasx.html unchanged">SHASX</span></td></tr><tr><td class="bitfield">011</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file shsax.html unchanged">SHSAX</span></td></tr><tr><td class="bitfield">011</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file shsub16.html unchanged">SHSUB16</span></td></tr><tr><td class="bitfield">011</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file shadd8.html unchanged">SHADD8</span></td></tr><tr><td class="bitfield">011</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file shsub8.html unchanged">SHSUB8</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file uadd16.html unchanged">UADD16</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file uasx.html unchanged">UASX</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file usax.html unchanged">USAX</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file usub16.html unchanged">USUB16</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file uadd8.html unchanged">UADD8</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file usub8.html unchanged">USUB8</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file uqadd16.html unchanged">UQADD16</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file uqasx.html unchanged">UQASX</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file uqsax.html unchanged">UQSAX</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file uqsub16.html unchanged">UQSUB16</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file uqadd8.html unchanged">UQADD8</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file uqsub8.html unchanged">UQSUB8</span></td></tr><tr><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file uhadd16.html unchanged">UHADD16</span></td></tr><tr><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file uhasx.html unchanged">UHASX</span></td></tr><tr><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file uhsax.html unchanged">UHSAX</span></td></tr><tr><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file uhsub16.html unchanged">UHSUB16</span></td></tr><tr><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file uhadd8.html unchanged">UHADD8</span></td></tr><tr><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file uhsub8.html unchanged">UHSUB8</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sat16"><a id="sat16" name="sat16"></a><h3 class="iclass">Saturate 16-bit</h3><p>These instructions are under <a href="#media">Media instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">sat_imm</td><td class="lr" colspan="4">Rd</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="l">0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rn</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td colspan="2"></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="sat16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ssat16.html unchanged">SSAT16</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usat16.html unchanged">USAT16</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="reverse"><a id="reverse" name="reverse"></a><h3 class="iclass">Reverse Bit/Byte</h3><p>These instructions are under <a href="#media">Media instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">o1</td><td class="l">1</td><td class="r">1</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr" colspan="4">Rd</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">o2</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td colspan="2"></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td></td><td colspan="3"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="reverse"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rev.html unchanged">REV</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rev16.html unchanged">REV16</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rbit.html unchanged">RBIT</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file revsh.html unchanged">REVSH</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sat32"><a id="sat32" name="sat32"></a><h3 class="iclass">Saturate 32-bit</h3><p>These instructions are under <a href="#media">Media instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="5">sat_imm</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="5">imm5</td><td class="lr">sh</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Rn</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td></td><td colspan="5"></td><td colspan="4"></td><td colspan="5"></td><td></td><td colspan="2"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="sat32"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ssat.html unchanged">SSAT</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usat.html unchanged">USAT</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="extend"><a id="extend" name="extend"></a><h3 class="iclass">Extend and Add</h3><p>These instructions are under <a href="#media">Media instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr" colspan="2">op</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="2">rotate</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="l">0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td colspan="2"></td><td colspan="4"></td><td colspan="4"></td><td colspan="2"></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="extend"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">Rn</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file sxtab16.html unchanged">SXTAB16</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file sxtb16.html unchanged">SXTB16</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file sxtab.html unchanged">SXTAB</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file sxtb.html unchanged">SXTB</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file sxtah.html unchanged">SXTAH</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file sxth.html unchanged">SXTH</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file uxtab16.html unchanged">UXTAB16</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file uxtb16.html unchanged">UXTB16</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file uxtab.html unchanged">UXTAB</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file uxtb.html unchanged">UXTB</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file uxtah.html unchanged">UXTAH</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file uxth.html unchanged">UXTH</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="smul_div"><a id="smul_div" name="smul_div"></a><h3 class="iclass">Signed multiply, Divide</h3><p>These instructions are under <a href="#media">Media instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="4">Ra</td><td class="lr" colspan="4">Rm</td><td class="lr" colspan="3">op2</td><td class="lr">1</td><td class="lr" colspan="4">Rn</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td colspan="3"></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td colspan="3"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="smul_div"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">Ra</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield">!= 1111</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file smlad.html unchanged">SMLAD, SMLADX</span>
            —
            <span class="brokenlink" title="file smlad.html unchanged">SMLAD</span></td></tr><tr><td class="bitfield">000</td><td class="bitfield">!= 1111</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file smlad.html unchanged">SMLAD, SMLADX</span>
            —
            <span class="brokenlink" title="file smlad.html unchanged">SMLADX</span></td></tr><tr><td class="bitfield">000</td><td class="bitfield">!= 1111</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file smlsd.html unchanged">SMLSD, SMLSDX</span>
            —
            <span class="brokenlink" title="file smlsd.html unchanged">SMLSD</span></td></tr><tr><td class="bitfield">000</td><td class="bitfield">!= 1111</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file smlsd.html unchanged">SMLSD, SMLSDX</span>
            —
            <span class="brokenlink" title="file smlsd.html unchanged">SMLSDX</span></td></tr><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">000</td><td class="bitfield">1111</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file smuad.html unchanged">SMUAD, SMUADX</span>
            —
            <span class="brokenlink" title="file smuad.html unchanged">SMUAD</span></td></tr><tr><td class="bitfield">000</td><td class="bitfield">1111</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file smuad.html unchanged">SMUAD, SMUADX</span>
            —
            <span class="brokenlink" title="file smuad.html unchanged">SMUADX</span></td></tr><tr><td class="bitfield">000</td><td class="bitfield">1111</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file smusd.html unchanged">SMUSD, SMUSDX</span>
            —
            <span class="brokenlink" title="file smusd.html unchanged">SMUSD</span></td></tr><tr><td class="bitfield">000</td><td class="bitfield">1111</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file smusd.html unchanged">SMUSD, SMUSDX</span>
            —
            <span class="brokenlink" title="file smusd.html unchanged">SMUSDX</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file sdiv.html unchanged">SDIV</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">!= 000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file udiv.html unchanged">UDIV</span></td></tr><tr><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">!= 000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file smlald.html unchanged">SMLALD, SMLALDX</span>
            —
            <span class="brokenlink" title="file smlald.html unchanged">SMLALD</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file smlald.html unchanged">SMLALD, SMLALDX</span>
            —
            <span class="brokenlink" title="file smlald.html unchanged">SMLALDX</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file smlsld.html unchanged">SMLSLD, SMLSLDX</span>
            —
            <span class="brokenlink" title="file smlsld.html unchanged">SMLSLD</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file smlsld.html unchanged">SMLSLD, SMLSLDX</span>
            —
            <span class="brokenlink" title="file smlsld.html unchanged">SMLSLDX</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">!= 1111</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file smmla.html unchanged">SMMLA, SMMLAR</span>
            —
            <span class="brokenlink" title="file smmla.html unchanged">SMMLA</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield">!= 1111</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file smmla.html unchanged">SMMLA, SMMLAR</span>
            —
            <span class="brokenlink" title="file smmla.html unchanged">SMMLAR</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file smmls.html unchanged">SMMLS, SMMLSR</span>
            —
            <span class="brokenlink" title="file smmls.html unchanged">SMMLS</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file smmls.html unchanged">SMMLS, SMMLSR</span>
            —
            <span class="brokenlink" title="file smmls.html unchanged">SMMLSR</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1111</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file smmul.html unchanged">SMMUL, SMMULR</span>
            —
            <span class="brokenlink" title="file smmul.html unchanged">SMMUL</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1111</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file smmul.html unchanged">SMMUL, SMMULR</span>
            —
            <span class="brokenlink" title="file smmul.html unchanged">SMMULR</span></td></tr><tr><td class="bitfield">11x</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="usad"><a id="usad" name="usad"></a><h3 class="iclass">Unsigned Sum of Absolute Differences</h3><p>These instructions are under <a href="#media">Media instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="4">Ra</td><td class="lr" colspan="4">Rm</td><td class="l">0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Rn</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="8"></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="usad"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">Ra</th></tr></thead><tbody><tr><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file usada8.html unchanged">USADA8</span></td></tr><tr><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file usad8.html unchanged">USAD8</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="bfi"><a id="bfi" name="bfi"></a><h3 class="iclass">Bitfield Insert</h3><p>These instructions are under <a href="#media">Media instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">msb</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="5">lsb</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Rn</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="7"></td><td colspan="5"></td><td colspan="4"></td><td colspan="5"></td><td colspan="3"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="bfi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">Rn</th></tr></thead><tbody><tr><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file bfi.html unchanged">BFI</span></td></tr><tr><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file bfc.html unchanged">BFC</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="udf"><a id="udf" name="udf"></a><h3 class="iclass">Permanently UNDEFINED</h3><p>These instructions are under <a href="#media">Media instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="12">imm12</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">imm4</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="8"></td><td colspan="12"></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="udf"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">cond</th></tr></thead><tbody><tr><td class="bitfield">0xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file udf.html unchanged">UDF</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="bfx"><a id="bfx" name="bfx"></a><h3 class="iclass">Bitfield Extract</h3><p>These instructions are under <a href="#media">Media instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="5">widthm1</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="5">lsb</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Rn</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td></td><td colspan="5"></td><td colspan="4"></td><td colspan="5"></td><td colspan="3"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="bfx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sbfx.html unchanged">SBFX</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ubfx.html unchanged">UBFX</span></td></tr></tbody></table></div></div><hr/><h2><a id="brblk" name="brblk"></a>Branch, branch with link, and block data transfer</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">cond</td><td class="lr" colspan="2">10</td><td class="lr">op0</td><td class="lr" colspan="25"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">cond</th><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
            1111
          </td><td class="bitfield">
            0
          </td><td class="iformname"><a href="#ldstexcept">Exception Save/Restore</a></td></tr><tr class="instructiontable"><td class="bitfield">
            != 1111
          </td><td class="bitfield">
            0
          </td><td class="iformname"><a href="#ldstm">Load/Store Multiple</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="iformname"><a href="#b_imm">Branch (immediate)</a></td></tr></table></div><hr/><div class="iclass" id="ldstexcept"><a id="ldstexcept" name="ldstexcept"></a><h3 class="iclass">Exception Save/Restore</h3><p>These instructions are under <a href="#brblk">Branch, branch with link, and block data transfer</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">P</td><td class="lr">U</td><td class="lr">S</td><td class="lr">W</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="11">op</td><td class="lr" colspan="5">mode</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldstexcept"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">P</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rfe.html unchanged">RFE, RFEDA, RFEDB, RFEIA, RFEIB</span>
            —
            <span class="brokenlink" title="file rfe.html unchanged">Decrement After</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file srs.html unchanged">SRS, SRSDA, SRSDB, SRSIA, SRSIB</span>
            —
            <span class="brokenlink" title="file srs.html unchanged">Decrement After</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rfe.html unchanged">RFE, RFEDA, RFEDB, RFEIA, RFEIB</span>
            —
            <span class="brokenlink" title="file rfe.html unchanged">Increment After</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file srs.html unchanged">SRS, SRSDA, SRSDB, SRSIA, SRSIB</span>
            —
            <span class="brokenlink" title="file srs.html unchanged">Increment After</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rfe.html unchanged">RFE, RFEDA, RFEDB, RFEIA, RFEIB</span>
            —
            <span class="brokenlink" title="file rfe.html unchanged">Decrement Before</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file srs.html unchanged">SRS, SRSDA, SRSDB, SRSIA, SRSIB</span>
            —
            <span class="brokenlink" title="file srs.html unchanged">Decrement Before</span></td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rfe.html unchanged">RFE, RFEDA, RFEDB, RFEIA, RFEIB</span>
            —
            <span class="brokenlink" title="file rfe.html unchanged">Increment Before</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file srs.html unchanged">SRS, SRSDA, SRSDB, SRSIA, SRSIB</span>
            —
            <span class="brokenlink" title="file srs.html unchanged">Increment Before</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstm"><a id="ldstm" name="ldstm"></a><h3 class="iclass">Load/Store Multiple</h3><p>These instructions are under <a href="#brblk">Branch, branch with link, and block data transfer</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr">P</td><td class="lr">U</td><td class="lr">op</td><td class="lr">W</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="16">register_list</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="3"></td><td></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="16"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="ldstm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">P</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">register_list</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file stmda.html unchanged">STMDA, STMED</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file ldmda.html unchanged">LDMDA, LDMFA</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file stm.html unchanged">STM, STMIA, STMEA</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file ldm.html unchanged">LDM, LDMIA, LDMFD</span></td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file stm_u.html unchanged">STM (User registers)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file stmdb.html unchanged">STMDB, STMFD</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file ldmdb.html unchanged">LDMDB, LDMEA</span></td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0xxxxxxxxxxxxxxx</td><td class="iformname"><span class="brokenlink" title="file ldm_u.html unchanged">LDM (User registers)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file stmib.html unchanged">STMIB, STMFA</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file ldmib.html unchanged">LDMIB, LDMED</span></td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1xxxxxxxxxxxxxxx</td><td class="iformname"><span class="brokenlink" title="file ldm_e.html unchanged">LDM (exception return)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="b_imm"><a id="b_imm" name="b_imm"></a><h3 class="iclass">Branch (immediate)</h3><p>These instructions are under <a href="#brblk">Branch, branch with link, and block data transfer</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">cond</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">H</td><td class="lr" colspan="24">imm24</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="b_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">cond</th><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">!= 1111</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file b.html unchanged">B</span></td></tr><tr><td class="bitfield">!= 1111</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bl_i.html unchanged">BL, BLX (immediate)</span>
            —
            <span class="brokenlink" title="file bl_i.html unchanged">A1</span></td></tr><tr><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file bl_i.html unchanged">BL, BLX (immediate)</span>
            —
            <span class="brokenlink" title="file bl_i.html unchanged">A2</span></td></tr></tbody></table></div></div><hr/><h2><a id="cops_as" name="cops_as"></a>System register access, Advanced SIMD, floating-point, and Supervisor call</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">cond</td><td class="lr" colspan="2">11</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="12"></td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4"></td><td class="lr">op2</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">cond</th><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            0x
          </td><td class="bitfield">
            111
          </td><td class="bitfield"></td><td class="iformname"><a href="#sysldst_mov64">System register load/store and 64-bit move</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            10
          </td><td class="bitfield">
            10x
          </td><td class="bitfield">
            0
          </td><td class="iformname"><a href="#fpdp">Floating-point data-processing</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            10
          </td><td class="bitfield">
            111
          </td><td class="bitfield">
            1
          </td><td class="iformname"><a href="#movcpgp32">System register 32-bit move</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#svcall">Supervisor call</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1111
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1x0
          </td><td class="bitfield"></td><td class="iformname"><a href="#simd3reg_sameext">Advanced SIMD three registers of the same length extension</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1111
          </td><td class="bitfield">
            10
          </td><td class="bitfield">
            1x0
          </td><td class="bitfield"></td><td class="iformname"><a href="#simd2reg_scalarext">Advanced SIMD two registers and a scalar extension</a></td></tr><tr class="instructiontable"><td class="bitfield">
            != 1111
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            10x
          </td><td class="bitfield"></td><td class="iformname"><a href="#simdldst_mov64">Advanced SIMD load/store and 64-bit move</a></td></tr><tr class="instructiontable"><td class="bitfield">
            != 1111
          </td><td class="bitfield">
            10
          </td><td class="bitfield">
            10x
          </td><td class="bitfield">
            1
          </td><td class="iformname"><a href="#fpsimd_mov32">Advanced SIMD and floating-point 32-bit move</a></td></tr></table></div><hr/><h2><a id="sysldst_mov64" name="sysldst_mov64"></a>System register load/store and 64-bit move</h2><div class="decode_navigation"><p>These instructions are under <a href="#cops_as">System register access, Advanced SIMD, floating-point, and Supervisor call</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"></td><td class="lr" colspan="3">110</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="9"></td><td class="lr" colspan="3">111</td><td class="lr" colspan="9"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00x0
            </td><td class="iformname"><a href="#movcpgp64">System register 64-bit move</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00x0
            </td><td class="iformname"><a href="#ldstcp">System register load/store</a></td></tr></table></div><hr/><div class="iclass" id="movcpgp64"><a id="movcpgp64" name="movcpgp64"></a><h3 class="iclass">System register 64-bit move</h3><p>These instructions are under <a href="#sysldst_mov64">System register load/store and 64-bit move</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">cond</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr">0</td><td class="lr">L</td><td class="lr" colspan="4">Rt2</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">cp15</td><td class="lr" colspan="4">opc1</td><td class="lr" colspan="4">CRm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="movcpgp64"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">cond</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">!= 1111</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="mcrr.html" id="MCRR" name="MCRR">MCRR</a></span></td></tr><tr><td class="bitfield">!= 1111</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="mrrc.html" id="MRRC" name="MRRC">MRRC</a></span></td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1111</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstcp"><a id="ldstcp" name="ldstcp"></a><h3 class="iclass">System register load/store</h3><p>These instructions are under <a href="#sysldst_mov64">System register load/store and 64-bit move</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">cond</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr">P</td><td class="lr">U</td><td class="lr">D</td><td class="lr">W</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">CRd</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">cp15</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        P:U:D:W != 00x0 </p></div><div class="instructiontable"><table class="instructiontable" id="ldstcp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="7" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">cond</th><th class="bitfields" colspan="" rowspan="">P:U:W</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">CRd</th><th class="bitfields" colspan="" rowspan="">cp15</th></tr></thead><tbody><tr><td class="bitfield">!= 1111</td><td class="bitfield">!= 000</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">!= 0101</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">!= 1111</td><td class="bitfield">!= 000</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ldc_l.html" id="LDC_l" name="LDC_l">LDC (literal)</a></span></td></tr><tr><td class="bitfield">!= 1111</td><td class="bitfield">!= 000</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">!= 1111</td><td class="bitfield">!= 000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">!= 1111</td><td class="bitfield">0x1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="stc.html" id="STC" name="STC">STC</a></span>
            —
            <span class="goodlink"><a href="stc.html#STC_A1_post">post-indexed</a></span></td></tr><tr><td class="bitfield">!= 1111</td><td class="bitfield">0x1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ldc_i.html" id="LDC_i" name="LDC_i">LDC (immediate)</a></span>
            —
            <span class="goodlink"><a href="ldc_i.html#LDC_i_A1_post">post-indexed</a></span></td></tr><tr><td class="bitfield">!= 1111</td><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="stc.html" id="STC" name="STC">STC</a></span>
            —
            <span class="goodlink"><a href="stc.html#STC_A1_unind">unindexed</a></span></td></tr><tr><td class="bitfield">!= 1111</td><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ldc_i.html" id="LDC_i" name="LDC_i">LDC (immediate)</a></span>
            —
            <span class="goodlink"><a href="ldc_i.html#LDC_i_A1_unind">unindexed</a></span></td></tr><tr><td class="bitfield">!= 1111</td><td class="bitfield">1x0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="stc.html" id="STC" name="STC">STC</a></span>
            —
            <span class="goodlink"><a href="stc.html#STC_A1_off">offset</a></span></td></tr><tr><td class="bitfield">!= 1111</td><td class="bitfield">1x0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ldc_i.html" id="LDC_i" name="LDC_i">LDC (immediate)</a></span>
            —
            <span class="goodlink"><a href="ldc_i.html#LDC_i_A1_off">offset</a></span></td></tr><tr><td class="bitfield">!= 1111</td><td class="bitfield">1x1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="stc.html" id="STC" name="STC">STC</a></span>
            —
            <span class="goodlink"><a href="stc.html#STC_A1_pre">pre-indexed</a></span></td></tr><tr><td class="bitfield">!= 1111</td><td class="bitfield">1x1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ldc_i.html" id="LDC_i" name="LDC_i">LDC (immediate)</a></span>
            —
            <span class="goodlink"><a href="ldc_i.html#LDC_i_A1_pre">pre-indexed</a></span></td></tr><tr><td class="bitfield">1111</td><td class="bitfield">!= 000</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="fpdp" name="fpdp"></a>Floating-point data-processing</h2><div class="decode_navigation"><p>These instructions are under <a href="#cops_as">System register access, Advanced SIMD, floating-point, and Supervisor call</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">cond</td><td class="lr" colspan="4">1110</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="4">op1</td><td class="lr" colspan="4"></td><td class="lr" colspan="2">10</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="1"></td><td class="lr">op3</td><td class="lr" colspan="1"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">cond</th><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              1111
            </td><td class="bitfield">
              0xxx
            </td><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#fpcsel">Floating-point conditional select</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1111
            </td><td class="bitfield">
              1x00
            </td><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="iformname"><a href="#fpminmaxnm">Floating-point minNum/maxNum</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1111
            </td><td class="bitfield">
              1x11
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#fpextins">Floating-point extraction and insertion</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1111
            </td><td class="bitfield">
              1x11
            </td><td class="bitfield">
              1xxx
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#fpcvtrnd">Floating-point directed convert to integer</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              1x11
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#fpdp2reg">Floating-point data-processing (two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              1x11
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#fpimm">Floating-point move immediate</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              != 1x11
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#fpdp3reg">Floating-point data-processing (three registers)</a></td></tr></table></div><hr/><div class="iclass" id="fpcsel"><a id="fpcsel" name="fpcsel"></a><h3 class="iclass">Floating-point conditional select</h3><p>These instructions are under <a href="#fpdp">Floating-point data-processing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr" colspan="2">cc</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="lr">N</td><td class="lr">0</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="2"></td><td colspan="4"></td><td colspan="4"></td><td colspan="2"></td><td class="droppedname" colspan="2">size</td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 00 &amp;&amp; size != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="fpcsel"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">cc</th><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vsel.html unchanged">VSELEQ, VSELGE, VSELGT, VSELVS</span>
            —
            <span class="brokenlink" title="file vsel.html unchanged">VSELEQ</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vsel.html unchanged">VSELEQ, VSELGE, VSELGT, VSELVS</span>
            —
            <span class="brokenlink" title="file vsel.html unchanged">VSELVS</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vsel.html unchanged">VSELEQ, VSELGE, VSELGT, VSELVS</span>
            —
            <span class="brokenlink" title="file vsel.html unchanged">VSELGE</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vsel.html unchanged">VSELEQ, VSELGE, VSELGT, VSELVS</span>
            —
            <span class="brokenlink" title="file vsel.html unchanged">VSELGT</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="fpminmaxnm"><a id="fpminmaxnm" name="fpminmaxnm"></a><h3 class="iclass">Floating-point minNum/maxNum</h3><p>These instructions are under <a href="#fpdp">Floating-point data-processing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="lr">N</td><td class="lr">op</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="2"></td><td colspan="4"></td><td colspan="4"></td><td colspan="2"></td><td class="droppedname" colspan="2">size</td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 00 &amp;&amp; size != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="fpminmaxnm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmaxnm.html unchanged">VMAXNM</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vminnm.html unchanged">VMINNM</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="fpextins"><a id="fpextins" name="fpextins"></a><h3 class="iclass">Floating-point extraction and insertion</h3><p>These instructions are under <a href="#fpdp">Floating-point data-processing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="lr">op</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="6"></td><td colspan="4"></td><td colspan="2"></td><td class="droppedname" colspan="2">size</td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 00 &amp;&amp; size != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="fpextins"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmovx.html unchanged">VMOVX</span></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vins.html unchanged">VINS</span></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="fpcvtrnd"><a id="fpcvtrnd" name="fpcvtrnd"></a><h3 class="iclass">Floating-point directed convert to integer</h3><p>These instructions are under <a href="#fpdp">Floating-point data-processing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">o1</td><td class="lr" colspan="2">RM</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="lr">op</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="3"></td><td></td><td colspan="2"></td><td colspan="4"></td><td colspan="2"></td><td class="droppedname" colspan="2">size</td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 00 &amp;&amp; size != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="fpcvtrnd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">RM</th><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrinta_vfp.html unchanged">VRINTA (floating-point)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrintn_vfp.html unchanged">VRINTN (floating-point)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrintp_vfp.html unchanged">VRINTP (floating-point)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrintm_vfp.html unchanged">VRINTM (floating-point)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcvta_vfp.html unchanged">VCVTA (floating-point)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcvtn_vfp.html unchanged">VCVTN (floating-point)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcvtp_vfp.html unchanged">VCVTP (floating-point)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcvtm_vfp.html unchanged">VCVTM (floating-point)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="fpdp2reg"><a id="fpdp2reg" name="fpdp2reg"></a><h3 class="iclass">Floating-point data-processing (two registers)</h3><p>These instructions are under <a href="#fpdp">Floating-point data-processing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr">o1</td><td class="lr" colspan="3">opc2</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">o3</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td colspan="2"></td><td></td><td colspan="3"></td><td colspan="4"></td><td colspan="2"></td><td colspan="2"></td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="fpdp2reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">opc2</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vabs.html unchanged">VABS</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmov_r.html unchanged">VMOV (register)</span>
            —
            <span class="brokenlink" title="file vmov_r.html unchanged">single-precision scalar</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmov_r.html unchanged">VMOV (register)</span>
            —
            <span class="brokenlink" title="file vmov_r.html unchanged">double-precision scalar</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vneg.html unchanged">VNEG</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vsqrt.html unchanged">VSQRT</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01x</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vcvtb.html unchanged">VCVTB</span>
            —
            <span class="brokenlink" title="file vcvtb.html unchanged">half-precision to double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vcvtt.html unchanged">VCVTT</span>
            —
            <span class="brokenlink" title="file vcvtt.html unchanged">half-precision to double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vcvtb.html unchanged">VCVTB</span>
            —
            <span class="brokenlink" title="file vcvtb.html unchanged">double-precision to half-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vcvtt.html unchanged">VCVTT</span>
            —
            <span class="brokenlink" title="file vcvtt.html unchanged">double-precision to half-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vcmp.html unchanged">VCMP</span>
            —
            <span class="brokenlink" title="file vcmp.html unchanged">A1</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vcmpe.html unchanged">VCMPE</span>
            —
            <span class="brokenlink" title="file vcmpe.html unchanged">A1</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vcmp.html unchanged">VCMP</span>
            —
            <span class="brokenlink" title="file vcmp.html unchanged">A2</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vcmpe.html unchanged">VCMPE</span>
            —
            <span class="brokenlink" title="file vcmpe.html unchanged">A2</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vrintr_vfp.html unchanged">VRINTR</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vrintz_vfp.html unchanged">VRINTZ (floating-point)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vrintx_vfp.html unchanged">VRINTX (floating-point)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vcvt_ds.html unchanged">VCVT (between double-precision and single-precision)</span>
            —
            <span class="brokenlink" title="file vcvt_ds.html unchanged">single-precision to double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vcvt_ds.html unchanged">VCVT (between double-precision and single-precision)</span>
            —
            <span class="brokenlink" title="file vcvt_ds.html unchanged">double-precision to single-precision</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcvt_vi.html unchanged">VCVT (integer to floating-point, floating-point)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vjcvt.html unchanged">VJCVT</span></td><td><ins>Armv8.3</ins><del>ARMv8.3</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01x</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcvt_xv.html unchanged">VCVT (between floating-point and fixed-point, floating-point)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vcvtr_iv.html unchanged">VCVTR</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vcvt_iv.html unchanged">VCVT (floating-point to integer, floating-point)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vcvtr_iv.html unchanged">VCVTR</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vcvt_iv.html unchanged">VCVT (floating-point to integer, floating-point)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11x</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcvt_xv.html unchanged">VCVT (between floating-point and fixed-point, floating-point)</span></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="fpimm"><a id="fpimm" name="fpimm"></a><h3 class="iclass">Floating-point move immediate</h3><p>These instructions are under <a href="#fpdp">Floating-point data-processing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">imm4H</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr" colspan="4">imm4L</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td colspan="2"></td><td colspan="4"></td><td colspan="4"></td><td colspan="2"></td><td colspan="2"></td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="fpimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file vmov_i.html unchanged">VMOV (immediate)</span>
            —
            <span class="brokenlink" title="file vmov_i.html unchanged">half-precision scalar</span></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file vmov_i.html unchanged">VMOV (immediate)</span>
            —
            <span class="brokenlink" title="file vmov_i.html unchanged">single-precision scalar</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file vmov_i.html unchanged">VMOV (immediate)</span>
            —
            <span class="brokenlink" title="file vmov_i.html unchanged">double-precision scalar</span></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="fpdp3reg"><a id="fpdp3reg" name="fpdp3reg"></a><h3 class="iclass">Floating-point data-processing (three registers)</h3><p>These instructions are under <a href="#fpdp">Floating-point data-processing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">o0</td><td class="lr">D</td><td class="lr" colspan="2">o1</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">N</td><td class="lr">o2</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="4"></td><td></td><td></td><td colspan="2"></td><td colspan="4"></td><td colspan="4"></td><td colspan="2"></td><td colspan="2"></td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; o0:D:o1 != 1x11 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="fpdp3reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o0:o1</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">!= 111</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmla_f.html unchanged">VMLA (floating-point)</span></td></tr><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmls_f.html unchanged">VMLS (floating-point)</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vnmls.html unchanged">VNMLS</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vnmla.html unchanged">VNMLA</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmul_f.html unchanged">VMUL (floating-point)</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vnmul.html unchanged">VNMUL</span></td></tr><tr><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vadd_f.html unchanged">VADD (floating-point)</span></td></tr><tr><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vsub_f.html unchanged">VSUB (floating-point)</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vdiv.html unchanged">VDIV</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vfnms.html unchanged">VFNMS</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vfnma.html unchanged">VFNMA</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vfma.html unchanged">VFMA</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vfms.html unchanged">VFMS</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="movcpgp32"><a id="movcpgp32" name="movcpgp32"></a><h3 class="iclass">System register 32-bit move</h3><p>These instructions are under <a href="#cops_as">System register access, Advanced SIMD, floating-point, and Supervisor call</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">cond</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc1</td><td class="lr">L</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">cp15</td><td class="lr" colspan="3">opc2</td><td class="lr">1</td><td class="lr" colspan="4">CRm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="movcpgp32"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">cond</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">!= 1111</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="mcr.html" id="MCR" name="MCR">MCR</a></span></td></tr><tr><td class="bitfield">!= 1111</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="mrc.html" id="MRC" name="MRC">MRC</a></span></td></tr><tr><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="svcall" name="svcall"></a>Supervisor call</h2><div class="decode_navigation"><p>These instructions are under <a href="#cops_as">System register access, Advanced SIMD, floating-point, and Supervisor call</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">cond</td><td class="lr" colspan="4">1111</td><td class="lr" colspan="24"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">cond</th></tr><tr class="instructiontable"><td class="bitfield">
              1111
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 1111
            </td><td class="iformname"><span class="brokenlink" title="file svc.html unchanged">SVC</span></td></tr></table></div><hr/><div class="iclass" id="simd3reg_sameext"><a id="simd3reg_sameext" name="simd3reg_sameext"></a><h3 class="iclass">Advanced SIMD three registers of the same length extension</h3><p>These instructions are under <a href="#cops_as">System register access, Advanced SIMD, floating-point, and Supervisor call</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">op1</td><td class="lr">D</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr">1</td><td class="lr">op3</td><td class="lr">0</td><td class="lr">op4</td><td class="lr">N</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">U</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="simd3reg_sameext"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">op3</th><th class="bitfields" colspan="" rowspan="">op4</th><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vcadd.html unchanged">VCADD</span></td><td><ins>Armv8.3</ins><del>ARMv8.3</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vfmal.html" id="VFMAL" name="VFMAL">VFMAL (vector)</a></span></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vsdot.html unchanged">VSDOT (vector)</span>
            —
            <span class="brokenlink" title="file vsdot.html unchanged">64-bit SIMD vector</span></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vudot.html unchanged">VUDOT (vector)</span>
            —
            <span class="brokenlink" title="file vudot.html unchanged">64-bit SIMD vector</span></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vsdot.html unchanged">VSDOT (vector)</span>
            —
            <span class="brokenlink" title="file vsdot.html unchanged">128-bit SIMD vector</span></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vudot.html unchanged">VUDOT (vector)</span>
            —
            <span class="brokenlink" title="file vudot.html unchanged">128-bit SIMD vector</span></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vfmsl.html" id="VFMSL" name="VFMSL">VFMSL (vector)</a></span></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vcmla.html unchanged">VCMLA</span></td><td><ins>Armv8.3</ins><del>ARMv8.3</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="simd2reg_scalarext"><a id="simd2reg_scalarext" name="simd2reg_scalarext"></a><h3 class="iclass">Advanced SIMD two registers and a scalar extension</h3><p>These instructions are under <a href="#cops_as">System register access, Advanced SIMD, floating-point, and Supervisor call</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">op1</td><td class="lr">D</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr">1</td><td class="lr">op3</td><td class="lr">0</td><td class="lr">op4</td><td class="lr">N</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">U</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="simd2reg_scalarext"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">op3</th><th class="bitfields" colspan="" rowspan="">op4</th><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vcmla_s.html unchanged">VCMLA (by element)</span>
            —
            <span class="brokenlink" title="file vcmla_s.html unchanged">half-precision scalar</span></td><td><ins>Armv8.3</ins><del>ARMv8.3</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vfmal_s.html" id="VFMAL_s" name="VFMAL_s">VFMAL (by scalar)</a></span></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vfmsl_s.html" id="VFMSL_s" name="VFMSL_s">VFMSL (by scalar)</a></span></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vsdot_s.html unchanged">VSDOT (by element)</span>
            —
            <span class="brokenlink" title="file vsdot_s.html unchanged">64-bit SIMD vector</span></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vudot_s.html unchanged">VUDOT (by element)</span>
            —
            <span class="brokenlink" title="file vudot_s.html unchanged">64-bit SIMD vector</span></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vsdot_s.html unchanged">VSDOT (by element)</span>
            —
            <span class="brokenlink" title="file vsdot_s.html unchanged">128-bit SIMD vector</span></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vudot_s.html unchanged">VUDOT (by element)</span>
            —
            <span class="brokenlink" title="file vudot_s.html unchanged">128-bit SIMD vector</span></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vcmla_s.html unchanged">VCMLA (by element)</span>
            —
            <span class="brokenlink" title="file vcmla_s.html unchanged">single-precision scalar</span></td><td><ins>Armv8.3</ins><del>ARMv8.3</del></td></tr></tbody></table></div></div><hr/><h2><a id="simdldst_mov64" name="simdldst_mov64"></a>Advanced SIMD load/store and 64-bit move</h2><div class="decode_navigation"><p>These instructions are under <a href="#cops_as">System register access, Advanced SIMD, floating-point, and Supervisor call</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="3">110</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="9"></td><td class="lr" colspan="2">10</td><td class="lr" colspan="10"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00x0
            </td><td class="iformname"><a href="#movsimdfpgp64">Advanced SIMD and floating-point 64-bit move</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00x0
            </td><td class="iformname"><a href="#ldstsimdfp">Advanced SIMD and floating-point load/store</a></td></tr></table></div><hr/><div class="iclass" id="movsimdfpgp64"><a id="movsimdfpgp64" name="movsimdfpgp64"></a><h3 class="iclass">Advanced SIMD and floating-point 64-bit move</h3><p>These instructions are under <a href="#simdldst_mov64">Advanced SIMD load/store and 64-bit move</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr">0</td><td class="lr">op</td><td class="lr" colspan="4">Rt2</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc2</td><td class="lr">M</td><td class="lr">o3</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="2"></td><td colspan="2"></td><td colspan="2"></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="movsimdfpgp64"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmov_ss.html unchanged">VMOV (between two general-purpose registers and two single-precision registers)</span>
            —
            <span class="brokenlink" title="file vmov_ss.html unchanged">from general-purpose registers</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmov_d.html unchanged">VMOV (between two general-purpose registers and a doubleword floating-point register)</span>
            —
            <span class="brokenlink" title="file vmov_d.html unchanged">from general-purpose registers</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmov_ss.html unchanged">VMOV (between two general-purpose registers and two single-precision registers)</span>
            —
            <span class="brokenlink" title="file vmov_ss.html unchanged">to general-purpose registers</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmov_d.html unchanged">VMOV (between two general-purpose registers and a doubleword floating-point register)</span>
            —
            <span class="brokenlink" title="file vmov_d.html unchanged">to general-purpose registers</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstsimdfp"><a id="ldstsimdfp" name="ldstsimdfp"></a><h3 class="iclass">Advanced SIMD and floating-point load/store</h3><p>These instructions are under <a href="#simdldst_mov64">Advanced SIMD load/store and 64-bit move</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr">P</td><td class="lr">U</td><td class="lr">D</td><td class="lr">W</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="3"></td><td></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="2"></td><td colspan="2"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; P:U:D:W != 00x0 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="ldstsimdfp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="7" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">P</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">W</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">imm8</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vstm.html unchanged">VSTM, VSTMDB, VSTMIA</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx0</td><td class="iformname"><span class="brokenlink" title="file vstm.html unchanged">VSTM, VSTMDB, VSTMIA</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx1</td><td class="iformname"><span class="brokenlink" title="file fstmx.html unchanged">FSTMDBX, FSTMIAX</span>
            —
            <span class="brokenlink" title="file fstmx.html unchanged">Increment After</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vldm.html unchanged">VLDM, VLDMDB, VLDMIA</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx0</td><td class="iformname"><span class="brokenlink" title="file vldm.html unchanged">VLDM, VLDMDB, VLDMIA</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx1</td><td class="iformname"><span class="brokenlink" title="file fldmx.html unchanged">FLDM*X (FLDMDBX, FLDMIAX)</span>
            —
            <span class="brokenlink" title="file fldmx.html unchanged">Increment After</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vstr.html unchanged">VSTR</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vldr_i.html unchanged">VLDR (immediate)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vstm.html unchanged">VSTM, VSTMDB, VSTMIA</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx0</td><td class="iformname"><span class="brokenlink" title="file vstm.html unchanged">VSTM, VSTMDB, VSTMIA</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx1</td><td class="iformname"><span class="brokenlink" title="file fstmx.html unchanged">FSTMDBX, FSTMIAX</span>
            —
            <span class="brokenlink" title="file fstmx.html unchanged">Decrement Before</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vldm.html unchanged">VLDM, VLDMDB, VLDMIA</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx0</td><td class="iformname"><span class="brokenlink" title="file vldm.html unchanged">VLDM, VLDMDB, VLDMIA</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx1</td><td class="iformname"><span class="brokenlink" title="file fldmx.html unchanged">FLDM*X (FLDMDBX, FLDMIAX)</span>
            —
            <span class="brokenlink" title="file fldmx.html unchanged">Decrement Before</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vldr_l.html unchanged">VLDR (literal)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="fpsimd_mov32" name="fpsimd_mov32"></a>Advanced SIMD and floating-point 32-bit move</h2><div class="decode_navigation"><p>These instructions are under <a href="#cops_as">System register access, Advanced SIMD, floating-point, and Supervisor call</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">1110</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="9"></td><td class="lr" colspan="3">101</td><td class="lr">op1</td><td class="lr" colspan="3"></td><td class="lr" colspan="5">11111</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file vmov_s.html unchanged">VMOV (between general-purpose register and single-precision)</span></td></tr><tr class="instructiontable"><td class="bitfield">
              111
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#movfpsr">Floating-point move special register</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#movsimdgp">Advanced SIMD 8/16/32-bit element move/duplicate</a></td></tr></table></div><hr/><div class="iclass" id="movfpsr"><a id="movfpsr" name="movfpsr"></a><h3 class="iclass">Floating-point move special register</h3><p>These instructions are under <a href="#fpsimd_mov32">Advanced SIMD and floating-point 32-bit move</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="4">reg</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">1</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="7"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="movfpsr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vmsr.html" id="VMSR" name="VMSR">VMSR</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmrs.html unchanged">VMRS</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="movsimdgp"><a id="movsimdgp" name="movsimdgp"></a><h3 class="iclass">Advanced SIMD 8/16/32-bit element move/duplicate</h3><p>These instructions are under <a href="#fpsimd_mov32">Advanced SIMD and floating-point 32-bit move</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc1</td><td class="lr">L</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">N</td><td class="lr" colspan="2">opc2</td><td class="lr">1</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="4"></td><td colspan="3"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td colspan="2"></td><td></td><td></td><td></td><td></td><td></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        cond != 1111 &amp;&amp; cond != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="movsimdgp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc1</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0xx</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vmov_rs.html unchanged">VMOV (general-purpose register to scalar)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vmov_sr.html unchanged">VMOV (scalar to general-purpose register)</span></td></tr><tr><td class="bitfield">1xx</td><td class="bitfield">0</td><td class="bitfield">0x</td><td class="iformname"><span class="brokenlink" title="file vdup_r.html unchanged">VDUP (general-purpose register)</span></td></tr><tr><td class="bitfield">1xx</td><td class="bitfield">0</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="uncond_as" name="uncond_as"></a>Unconditional instructions</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="5">11110</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="4"></td><td class="lr">op1</td><td class="lr" colspan="20"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield"></td><td class="iformname"><a href="#uncondmisc">Miscellaneous</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01
          </td><td class="bitfield"></td><td class="iformname"><a href="#advsimddp">Advanced SIMD data-processing</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1x
          </td><td class="bitfield">
            1
          </td><td class="iformname"><a href="#uncondhints">Memory hints and barriers</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield">
            0
          </td><td class="iformname"><a href="#advsimdls">Advanced SIMD element or structure load/store</a></td></tr><tr class="instructiontable"><td class="bitfield">
            11
          </td><td class="bitfield">
            0
          </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><h2><a id="uncondmisc" name="uncondmisc"></a>Miscellaneous</h2><div class="decode_navigation"><p>These instructions are under <a href="#uncond_as">Unconditional instructions</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1111000</td><td class="lr" colspan="5">op0</td><td class="lr" colspan="12"></td><td class="lr" colspan="4">op1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th><th rowspan="2">
              Architecture version
            </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0xxxx
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10000
            </td><td class="bitfield">
              xx0x
            </td><td class="iformname"><a href="#cps">Change Process State</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10001
            </td><td class="bitfield">
              1000
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10001
            </td><td class="bitfield">
              x100
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10001
            </td><td class="bitfield">
              xx01
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10001
            </td><td class="bitfield">
              0000
            </td><td class="iformname"><span class="brokenlink" title="file setpan.html unchanged">SETPAN</span></td><td><ins>Armv8.1</ins><del>ARMv8.1</del></td></tr><tr class="instructiontable"><td class="bitfield">
              1000x
            </td><td class="bitfield">
              0111
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10010
            </td><td class="bitfield">
              0111
            </td><td class="iformname">CONSTRAINED UNPREDICTABLE</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              10011
            </td><td class="bitfield">
              0111
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1001x
            </td><td class="bitfield">
              xx0x
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100xx
            </td><td class="bitfield">
              0011
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100xx
            </td><td class="bitfield">
              0x10
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100xx
            </td><td class="bitfield">
              1x1x
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              101xx
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11xxx
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><p>The behavior of the CONSTRAINED UNPREDICTABLE encodings in this table is described in <a class="armarm-xref" title="Reference to Armv8 ARM section">CONSTRAINED UNPREDICTABLE behavior for A32 and T32 instruction encodings</a></p><hr/><div class="iclass" id="cps"><a id="cps" name="cps"></a><h3 class="iclass">Change Process State</h3><p>These instructions are under <a href="#uncondmisc">Miscellaneous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">imod</td><td class="lr">M</td><td class="lr">op</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">E</td><td class="lr">A</td><td class="lr">I</td><td class="lr">F</td><td class="lr">0</td><td class="lr" colspan="5">mode</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="cps"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">imod</th><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">mode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">0xxxx</td><td class="iformname"><span class="brokenlink" title="file setend.html unchanged">SETEND</span></td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file cps.html unchanged">CPS, CPSID, CPSIE</span></td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">1xxxx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="advsimddp" name="advsimddp"></a>Advanced SIMD data-processing</h2><div class="decode_navigation"><p>These instructions are under <a href="#uncond_as">Unconditional instructions</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1111001</td><td class="lr" colspan="1"></td><td class="lr">op0</td><td class="lr" colspan="18"></td><td class="lr">op1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#simd3reg_same">Advanced SIMD three registers of the same length</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#a_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#a_simd_12reg">Advanced SIMD shifts and immediate generation</a></td></tr></table></div><hr/><div class="iclass" id="simd3reg_same"><a id="simd3reg_same" name="simd3reg_same"></a><h3 class="iclass">Advanced SIMD three registers of the same length</h3><p>These instructions are under <a href="#advsimddp">Advanced SIMD data-processing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr">0</td><td class="lr">D</td><td class="lr" colspan="2">size</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">opc</td><td class="lr">N</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">o1</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="simd3reg_same"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">o1</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vfma.html unchanged">VFMA</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vadd_f.html unchanged">VADD (floating-point)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmla_f.html unchanged">VMLA (floating-point)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vceq_r.html unchanged">VCEQ (register)</span>
            —
            <span class="brokenlink" title="file vceq_r.html unchanged">A2</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmax_f.html unchanged">VMAX (floating-point)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vrecps.html unchanged">VRECPS</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0000</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vhadd.html unchanged">VHADD</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vand_r.html unchanged">VAND (register)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vqadd.html unchanged">VQADD</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vrhadd.html unchanged">VRHADD</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sha1c.html unchanged">SHA1C</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0010</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vhsub.html unchanged">VHSUB</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vbic_r.html unchanged">VBIC (register)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0010</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vqsub.html unchanged">VQSUB</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0011</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vcgt_r.html unchanged">VCGT (register)</span>
            —
            <span class="brokenlink" title="file vcgt_r.html unchanged">A1</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0011</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vcge_r.html unchanged">VCGE (register)</span>
            —
            <span class="brokenlink" title="file vcge_r.html unchanged">A1</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sha1p.html unchanged">SHA1P</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vfms.html unchanged">VFMS</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vsub_f.html unchanged">VSUB (floating-point)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmls_f.html unchanged">VMLS (floating-point)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmin_f.html unchanged">VMIN (floating-point)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vrsqrts.html unchanged">VRSQRTS</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vshl_r.html unchanged">VSHL (register)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vadd_i.html unchanged">VADD (integer)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vorr_r.html unchanged">VORR (register)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vtst.html unchanged">VTST</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vqshl_r.html unchanged">VQSHL (register)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmla_i.html unchanged">VMLA (integer)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vrshl.html unchanged">VRSHL</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vqrshl.html unchanged">VQRSHL</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vqdmulh.html unchanged">VQDMULH</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sha1m.html unchanged">SHA1M</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vpadd_i.html unchanged">VPADD (integer)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmax_i.html unchanged">VMAX (integer)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vorn_r.html unchanged">VORN (register)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmin_i.html unchanged">VMIN (integer)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0111</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vabd_i.html unchanged">VABD (integer)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vaba.html unchanged">VABA</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sha1su0.html unchanged">SHA1SU0</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vpadd_f.html unchanged">VPADD (floating-point)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmul_f.html unchanged">VMUL (floating-point)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vcge_r.html unchanged">VCGE (register)</span>
            —
            <span class="brokenlink" title="file vcge_r.html unchanged">A2</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vacge.html unchanged">VACGE</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vpmax_f.html unchanged">VPMAX (floating-point)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmaxnm.html unchanged">VMAXNM</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file veor.html unchanged">VEOR</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmul_i.html unchanged">VMUL (integer and polynomial)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sha256h.html unchanged">SHA256H</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1010</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vpmax_i.html unchanged">VPMAX (integer)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vbsl.html unchanged">VBSL</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1010</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vpmin_i.html unchanged">VPMIN (integer)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1010</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sha256h2.html unchanged">SHA256H2</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vabd_f.html unchanged">VABD (floating-point)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vcgt_r.html unchanged">VCGT (register)</span>
            —
            <span class="brokenlink" title="file vcgt_r.html unchanged">A2</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vacgt.html unchanged">VACGT</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vpmin_f.html unchanged">VPMIN (floating-point)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vminnm.html unchanged">VMINNM</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vsub_i.html unchanged">VSUB (integer)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vbit.html unchanged">VBIT</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vceq_r.html unchanged">VCEQ (register)</span>
            —
            <span class="brokenlink" title="file vceq_r.html unchanged">A1</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmls_i.html unchanged">VMLS (integer)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vqrdmulh.html unchanged">VQRDMULH</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sha256su1.html unchanged">SHA256SU1</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vqrdmlah.html unchanged">VQRDMLAH</span></td><td><ins>Armv8.1</ins><del>ARMv8.1</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vbif.html unchanged">VBIF</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vqrdmlsh.html unchanged">VQRDMLSH</span></td><td><ins>Armv8.1</ins><del>ARMv8.1</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="a_simd_mulreg" name="a_simd_mulreg"></a>Advanced SIMD two registers, or three registers of different lengths</h2><div class="decode_navigation"><p>These instructions are under <a href="#advsimddp">Advanced SIMD data-processing</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1111001</td><td class="lr">op0</td><td class="lr" colspan="1">1</td><td class="lr" colspan="1"></td><td class="lr" colspan="2">op1</td><td class="lr" colspan="8"></td><td class="lr" colspan="2">op2</td><td class="lr" colspan="3"></td><td class="lr">op3</td><td class="lr" colspan="1"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
                0
              </td><td class="bitfield">
                11
              </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vext.html unchanged">VEXT (byte elements)</span></td></tr><tr class="instructiontable"><td class="bitfield">
                1
              </td><td class="bitfield">
                11
              </td><td class="bitfield">
                0x
              </td><td class="bitfield"></td><td class="iformname"><a href="#simd2reg_misc">Advanced SIMD two registers misc</a></td></tr><tr class="instructiontable"><td class="bitfield">
                1
              </td><td class="bitfield">
                11
              </td><td class="bitfield">
                10
              </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vtbl.html unchanged">VTBL, VTBX</span></td></tr><tr class="instructiontable"><td class="bitfield">
                1
              </td><td class="bitfield">
                11
              </td><td class="bitfield">
                11
              </td><td class="bitfield"></td><td class="iformname"><a href="#simd2reg_dup">Advanced SIMD duplicate (scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
                != 11
              </td><td class="bitfield"></td><td class="bitfield">
                0
              </td><td class="iformname"><a href="#simd3reg_diff">Advanced SIMD three registers of different lengths</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
                != 11
              </td><td class="bitfield"></td><td class="bitfield">
                1
              </td><td class="iformname"><a href="#simd2reg_scalar">Advanced SIMD two registers and a scalar</a></td></tr></table></div><hr/><div class="iclass" id="simd2reg_misc"><a id="simd2reg_misc" name="simd2reg_misc"></a><h3 class="iclass">Advanced SIMD two registers misc</h3><p>These instructions are under <a href="#a_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc1</td><td class="lr" colspan="4">Vd</td><td class="lr">0</td><td class="lr" colspan="4">opc2</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="simd2reg_misc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc1</th><th class="bitfields" colspan="" rowspan="">opc2</th><th class="bitfields" colspan="" rowspan="">Q</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0000</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrev64.html unchanged">VREV64</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrev32.html unchanged">VREV32</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0010</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrev16.html unchanged">VREV16</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0011</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">010x</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vpaddl.html unchanged">VPADDL</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0110</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file aese.html unchanged">AESE</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0110</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file aesd.html unchanged">AESD</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file aesmc.html unchanged">AESMC</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file aesimc.html unchanged">AESIMC</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1000</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcls.html unchanged">VCLS</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">0000</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vswp.html unchanged">VSWP</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vclz.html unchanged">VCLZ</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1010</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcnt.html unchanged">VCNT</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1011</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vmvn_r.html unchanged">VMVN (register)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">110x</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vpadal.html unchanged">VPADAL</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vqabs.html unchanged">VQABS</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vqneg.html unchanged">VQNEG</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x000</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcgt_i.html unchanged">VCGT (immediate #0)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x001</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcge_i.html unchanged">VCGE (immediate #0)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x010</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vceq_i.html unchanged">VCEQ (immediate #0)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x011</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcle_i.html unchanged">VCLE (immediate #0)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x100</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vclt_i.html unchanged">VCLT (immediate #0)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x110</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vabs.html unchanged">VABS</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x111</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vneg.html unchanged">VNEG</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">0101</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sha1h.html unchanged">SHA1H</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vtrn.html unchanged">VTRN</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0010</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vuzp.html unchanged">VUZP</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0011</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vzip.html unchanged">VZIP</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmovn.html unchanged">VMOVN</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vqmovn.html unchanged">VQMOVN, VQMOVUN</span>
            —
            <span class="brokenlink" title="file vqmovn.html unchanged">VQMOVUN</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0101</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vqmovn.html unchanged">VQMOVN, VQMOVUN</span>
            —
            <span class="brokenlink" title="file vqmovn.html unchanged">VQMOVN</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0110</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vshll.html unchanged">VSHLL</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0111</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sha1su1.html unchanged">SHA1SU1</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0111</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sha256su0.html unchanged">SHA256SU0</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1000</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrintn_asimd.html unchanged">VRINTN (Advanced SIMD)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1001</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrintx_asimd.html unchanged">VRINTX (Advanced SIMD)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1010</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrinta_asimd.html unchanged">VRINTA (Advanced SIMD)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1011</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrintz_asimd.html unchanged">VRINTZ (Advanced SIMD)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vcvt_hs.html unchanged">VCVT (between half-precision and single-precision, Advanced SIMD)</span>
            —
            <span class="brokenlink" title="file vcvt_hs.html unchanged">single-precision to half-precision</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrintm_asimd.html unchanged">VRINTM (Advanced SIMD)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1110</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vcvt_hs.html unchanged">VCVT (between half-precision and single-precision, Advanced SIMD)</span>
            —
            <span class="brokenlink" title="file vcvt_hs.html unchanged">half-precision to single-precision</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1110</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrintp_asimd.html unchanged">VRINTP (Advanced SIMD)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">000x</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcvta_asimd.html unchanged">VCVTA (Advanced SIMD)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">001x</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcvtn_asimd.html unchanged">VCVTN (Advanced SIMD)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">010x</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcvtp_asimd.html unchanged">VCVTP (Advanced SIMD)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">011x</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcvtm_asimd.html unchanged">VCVTM (Advanced SIMD)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">10x0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrecpe.html unchanged">VRECPE</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">10x1</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrsqrte.html unchanged">VRSQRTE</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">11xx</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcvt_is.html unchanged">VCVT (between floating-point and integer, Advanced SIMD)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="simd2reg_dup"><a id="simd2reg_dup" name="simd2reg_dup"></a><h3 class="iclass">Advanced SIMD duplicate (scalar)</h3><p>These instructions are under <a href="#a_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">imm4</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="simd2reg_dup"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file vdup_s.html unchanged">VDUP (scalar)</span></td></tr><tr><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="simd3reg_diff"><a id="simd3reg_diff" name="simd3reg_diff"></a><h3 class="iclass">Advanced SIMD three registers of different lengths</h3><p>These instructions are under <a href="#a_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr">1</td><td class="lr">D</td><td class="lr" colspan="2">!= 11</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">opc</td><td class="lr">N</td><td class="lr">0</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="7"></td><td></td><td></td><td></td><td class="droppedname" colspan="2">size</td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 11 &amp;&amp; size != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="simd3reg_diff"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file vaddl.html unchanged">VADDL</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file vaddw.html unchanged">VADDW</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file vsubl.html unchanged">VSUBL</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file vaddhn.html unchanged">VADDHN</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file vsubw.html unchanged">VSUBW</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file vsubhn.html unchanged">VSUBHN</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file vqdmlal.html unchanged">VQDMLAL</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file vabal.html unchanged">VABAL</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file vqdmlsl.html unchanged">VQDMLSL</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file vqdmull.html unchanged">VQDMULL</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file vabdl_i.html unchanged">VABDL (integer)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file vmlal_i.html unchanged">VMLAL (integer)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file vmlsl_i.html unchanged">VMLSL (integer)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file vraddhn.html unchanged">VRADDHN</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file vrsubhn.html unchanged">VRSUBHN</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">11x0</td><td class="iformname"><span class="brokenlink" title="file vmull_i.html unchanged">VMULL (integer and polynomial)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="simd2reg_scalar"><a id="simd2reg_scalar" name="simd2reg_scalar"></a><h3 class="iclass">Advanced SIMD two registers and a scalar</h3><p>These instructions are under <a href="#a_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">Q</td><td class="lr">1</td><td class="lr">D</td><td class="lr" colspan="2">!= 11</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">opc</td><td class="lr">N</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="7"></td><td></td><td></td><td></td><td class="droppedname" colspan="2">size</td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 11 &amp;&amp; size != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="simd2reg_scalar"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">000x</td><td class="iformname"><span class="brokenlink" title="file vmla_s.html unchanged">VMLA (by scalar)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file vqdmlal.html unchanged">VQDMLAL</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file vmlal_s.html unchanged">VMLAL (by scalar)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file vqdmlsl.html unchanged">VQDMLSL</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">010x</td><td class="iformname"><span class="brokenlink" title="file vmls_s.html unchanged">VMLS (by scalar)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file vqdmull.html unchanged">VQDMULL</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file vmlsl_s.html unchanged">VMLSL (by scalar)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">100x</td><td class="iformname"><span class="brokenlink" title="file vmul_s.html unchanged">VMUL (by scalar)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file vmull_s.html unchanged">VMULL (by scalar)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file vqdmulh.html unchanged">VQDMULH</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file vqrdmulh.html unchanged">VQRDMULH</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file vqrdmlah.html unchanged">VQRDMLAH</span></td><td><ins>Armv8.1</ins><del>ARMv8.1</del></td></tr><tr><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file vqrdmlsh.html unchanged">VQRDMLSH</span></td><td><ins>Armv8.1</ins><del>ARMv8.1</del></td></tr></tbody></table></div></div><hr/><h2><a id="a_simd_12reg" name="a_simd_12reg"></a>Advanced SIMD shifts and immediate generation</h2><div class="decode_navigation"><p>These instructions are under <a href="#advsimddp">Advanced SIMD data-processing</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1111001</td><td class="lr" colspan="1"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="1"></td><td class="lr" colspan="15">op0</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
                000xxxxxxxxxxx0
              </td><td class="iformname"><a href="#simd1reg_imm">Advanced SIMD one register and modified immediate</a></td></tr><tr class="instructiontable"><td class="bitfield">
                != 000xxxxxxxxxxx0
              </td><td class="iformname"><a href="#simd2reg_shift">Advanced SIMD two registers and shift amount</a></td></tr></table></div><hr/><div class="iclass" id="simd1reg_imm"><a id="simd1reg_imm" name="simd1reg_imm"></a><h3 class="iclass">Advanced SIMD one register and modified immediate</h3><p>These instructions are under <a href="#a_simd_12reg">Advanced SIMD shifts and immediate generation</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">i</td><td class="lr">1</td><td class="lr">D</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">cmode</td><td class="lr">0</td><td class="lr">Q</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="4">imm4</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="simd1reg_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">cmode</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0xx0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmov_i.html unchanged">VMOV (immediate)</span>
            —
            <span class="brokenlink" title="file vmov_i.html unchanged">A1</span></td></tr><tr><td class="bitfield">0xx0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmvn_i.html unchanged">VMVN (immediate)</span>
            —
            <span class="brokenlink" title="file vmvn_i.html unchanged">A1</span></td></tr><tr><td class="bitfield">0xx1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vorr_i.html unchanged">VORR (immediate)</span>
            —
            <span class="brokenlink" title="file vorr_i.html unchanged">A1</span></td></tr><tr><td class="bitfield">0xx1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vbic_i.html unchanged">VBIC (immediate)</span>
            —
            <span class="brokenlink" title="file vbic_i.html unchanged">A1</span></td></tr><tr><td class="bitfield">10x0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmov_i.html unchanged">VMOV (immediate)</span>
            —
            <span class="brokenlink" title="file vmov_i.html unchanged">A3</span></td></tr><tr><td class="bitfield">10x0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmvn_i.html unchanged">VMVN (immediate)</span>
            —
            <span class="brokenlink" title="file vmvn_i.html unchanged">A2</span></td></tr><tr><td class="bitfield">10x1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vorr_i.html unchanged">VORR (immediate)</span>
            —
            <span class="brokenlink" title="file vorr_i.html unchanged">A2</span></td></tr><tr><td class="bitfield">10x1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vbic_i.html unchanged">VBIC (immediate)</span>
            —
            <span class="brokenlink" title="file vbic_i.html unchanged">A2</span></td></tr><tr><td class="bitfield">11xx</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmov_i.html unchanged">VMOV (immediate)</span>
            —
            <span class="brokenlink" title="file vmov_i.html unchanged">A4</span></td></tr><tr><td class="bitfield">110x</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmvn_i.html unchanged">VMVN (immediate)</span>
            —
            <span class="brokenlink" title="file vmvn_i.html unchanged">A3</span></td></tr><tr><td class="bitfield">1110</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmov_i.html unchanged">VMOV (immediate)</span>
            —
            <span class="brokenlink" title="file vmov_i.html unchanged">A5</span></td></tr><tr><td class="bitfield">1111</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="simd2reg_shift"><a id="simd2reg_shift" name="simd2reg_shift"></a><h3 class="iclass">Advanced SIMD two registers and shift amount</h3><p>These instructions are under <a href="#a_simd_12reg">Advanced SIMD shifts and immediate generation</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr">1</td><td class="lr">D</td><td class="lr" colspan="3">imm3H</td><td class="lr" colspan="3">imm3L</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">opc</td><td class="lr">L</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">1</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        imm3H:imm3L:Vd:opc:L != 000xxxxxxxxxxx0 </p></div><div class="instructiontable"><table class="instructiontable" id="simd2reg_shift"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">imm3H:L</th><th class="bitfields" colspan="" rowspan="">imm3L</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">Q</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0000</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vshr.html unchanged">VSHR</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0001</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vsra.html unchanged">VSRA</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">000</td><td class="bitfield">1010</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmovl.html unchanged">VMOVL</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0010</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrshr.html unchanged">VRSHR</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0011</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrsra.html unchanged">VRSRA</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0111</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vqshl_i.html unchanged">VQSHL, VQSHLU (immediate)</span>
            —
            <span class="brokenlink" title="file vqshl_i.html unchanged">VQSHL</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vqshrn.html unchanged">VQSHRN, VQSHRUN</span>
            —
            <span class="brokenlink" title="file vqshrn.html unchanged">VQSHRN</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vqrshrn.html unchanged">VQRSHRN, VQRSHRUN</span>
            —
            <span class="brokenlink" title="file vqrshrn.html unchanged">VQRSHRN</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1010</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vshll.html unchanged">VSHLL</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">11xx</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcvt_xs.html unchanged">VCVT (between floating-point and fixed-point, Advanced SIMD)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vshl_i.html unchanged">VSHL (immediate)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vshrn.html unchanged">VSHRN</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vrshrn.html unchanged">VRSHRN</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0100</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vsri.html unchanged">VSRI</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vsli.html unchanged">VSLI</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0110</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vqshl_i.html unchanged">VQSHL, VQSHLU (immediate)</span>
            —
            <span class="brokenlink" title="file vqshl_i.html unchanged">VQSHLU</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vqshrn.html unchanged">VQSHRN, VQSHRUN</span>
            —
            <span class="brokenlink" title="file vqshrn.html unchanged">VQSHRUN</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vqrshrn.html unchanged">VQRSHRN, VQRSHRUN</span>
            —
            <span class="brokenlink" title="file vqrshrn.html unchanged">VQRSHRUN</span></td></tr></tbody></table></div></div><hr/><h2><a id="uncondhints" name="uncondhints"></a>Memory hints and barriers</h2><div class="decode_navigation"><p>These instructions are under <a href="#uncond_as">Unconditional instructions</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="6">111101</td><td class="lr" colspan="5">op0</td><td class="lr" colspan="1">1</td><td class="lr" colspan="15"></td><td class="lr">op1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              00xx1
            </td><td class="bitfield"></td><td class="iformname">CONSTRAINED UNPREDICTABLE</td></tr><tr class="instructiontable"><td class="bitfield">
              01001
            </td><td class="bitfield"></td><td class="iformname">CONSTRAINED UNPREDICTABLE</td></tr><tr class="instructiontable"><td class="bitfield">
              01011
            </td><td class="bitfield"></td><td class="iformname"><a href="#barriers">Barriers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              011x1
            </td><td class="bitfield"></td><td class="iformname">CONSTRAINED UNPREDICTABLE</td></tr><tr class="instructiontable"><td class="bitfield">
              0xxx0
            </td><td class="bitfield"></td><td class="iformname"><a href="#preload_imm">Preload (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1xxx0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#preload_reg">Preload (register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1xxx1
            </td><td class="bitfield">
              0
            </td><td class="iformname">CONSTRAINED UNPREDICTABLE</td></tr><tr class="instructiontable"><td class="bitfield">
              1xxxx
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><p>The behavior of the CONSTRAINED UNPREDICTABLE encodings in this table is described in <a class="armarm-xref" title="Reference to Armv8 ARM section">CONSTRAINED UNPREDICTABLE behavior for A32 and T32 instruction encodings</a></p><hr/><div class="iclass" id="barriers"><a id="barriers" name="barriers"></a><h3 class="iclass">Barriers</h3><p>These instructions are under <a href="#uncondhints">Memory hints and barriers</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr" colspan="4">opcode</td><td class="lr" colspan="4">option</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="barriers"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opcode</th><th class="bitfields" colspan="" rowspan="">option</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="bitfield"></td><td class="iformname">CONSTRAINED UNPREDICTABLE</td></tr><tr><td class="bitfield">0001</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file clrex.html unchanged">CLREX</span></td></tr><tr><td class="bitfield">001x</td><td class="bitfield"></td><td class="iformname">CONSTRAINED UNPREDICTABLE</td></tr><tr><td class="bitfield">0100</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file dsb.html unchanged">DSB</span></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">0000</td><td class="iformname"><span class="goodlink"><a href="ssbb.html" id="SSBB" name="SSBB">SSBB</a></span></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">0100</td><td class="iformname"><span class="goodlink"><a href="pssbb.html" id="PSSBB" name="PSSBB">PSSBB</a></span></td></tr><tr><td class="bitfield">0101</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file dmb.html unchanged">DMB</span></td></tr><tr><td class="bitfield">0110</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file isb.html unchanged">ISB</span></td></tr><tr><td class="bitfield">0111</td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="sb.html" id="SB" name="SB">SB</a></span></td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield"></td><td class="iformname">CONSTRAINED UNPREDICTABLE</td></tr></tbody></table></div><p>The behavior of the CONSTRAINED UNPREDICTABLE encodings in this table is described in <a class="armarm-xref" title="Reference to Armv8 ARM section">CONSTRAINED UNPREDICTABLE behavior for A32 and T32 instruction encodings</a></p></div><hr/><div class="iclass" id="preload_imm"><a id="preload_imm" name="preload_imm"></a><h3 class="iclass">Preload (immediate)</h3><p>These instructions are under <a href="#uncondhints">Memory hints and barriers</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">D</td><td class="lr">U</td><td class="lr">R</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Rn</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr" colspan="12">imm12</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="preload_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">Rn</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">Reserved hint, behaves as NOP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file pli_i.html unchanged">PLI (immediate, literal)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file pld_l.html unchanged">PLD (literal)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file pld_i.html unchanged">PLD, PLDW (immediate)</span>
            —
            <span class="brokenlink" title="file pld_i.html unchanged">preload write</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file pld_i.html unchanged">PLD, PLDW (immediate)</span>
            —
            <span class="brokenlink" title="file pld_i.html unchanged">preload read</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="preload_reg"><a id="preload_reg" name="preload_reg"></a><h3 class="iclass">Preload (register)</h3><p>These instructions are under <a href="#uncondhints">Memory hints and barriers</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="lr">U</td><td class="lr">o2</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Rn</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="2">type</td><td class="lr">0</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="preload_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname">Reserved hint, behaves as NOP</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file pli_r.html unchanged">PLI (register)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file pld_r.html unchanged">PLD, PLDW (register)</span>
            —
            <span class="brokenlink" title="file pld_r.html unchanged">preload write</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file pld_r.html unchanged">PLD, PLDW (register)</span>
            —
            <span class="brokenlink" title="file pld_r.html unchanged">preload read</span></td></tr></tbody></table></div></div><hr/><h2><a id="advsimdls" name="advsimdls"></a>Advanced SIMD element or structure load/store</h2><div class="decode_navigation"><p>These instructions are under <a href="#uncond_as">Unconditional instructions</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11110100</td><td class="lr">op0</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="8"></td><td class="lr" colspan="2">op1</td><td class="lr" colspan="10"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldstv_ms">Advanced SIMD load/store multiple structures</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              11
            </td><td class="iformname"><a href="#ldv_ssall">Advanced SIMD load single structure to all lanes</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 11
            </td><td class="iformname"><a href="#ldstv_ssone">Advanced SIMD load/store single structure to one lane</a></td></tr></table></div><hr/><div class="iclass" id="ldstv_ms"><a id="ldstv_ms" name="ldstv_ms"></a><h3 class="iclass">Advanced SIMD load/store multiple structures</h3><p>These instructions are under <a href="#advsimdls">Advanced SIMD element or structure load/store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">type</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">align</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldstv_ms"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">type</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">000x</td><td class="iformname"><span class="brokenlink" title="file vst4_m.html unchanged">VST4 (multiple 4-element structures)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file vst1_m.html unchanged">VST1 (multiple single elements)</span>
            —
            <span class="brokenlink" title="file vst1_m.html unchanged">A4</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file vst2_m.html unchanged">VST2 (multiple 2-element structures)</span>
            —
            <span class="brokenlink" title="file vst2_m.html unchanged">A2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">010x</td><td class="iformname"><span class="brokenlink" title="file vst3_m.html unchanged">VST3 (multiple 3-element structures)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file vst1_m.html unchanged">VST1 (multiple single elements)</span>
            —
            <span class="brokenlink" title="file vst1_m.html unchanged">A3</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file vst1_m.html unchanged">VST1 (multiple single elements)</span>
            —
            <span class="brokenlink" title="file vst1_m.html unchanged">A1</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">100x</td><td class="iformname"><span class="brokenlink" title="file vst2_m.html unchanged">VST2 (multiple 2-element structures)</span>
            —
            <span class="brokenlink" title="file vst2_m.html unchanged">A1</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file vst1_m.html unchanged">VST1 (multiple single elements)</span>
            —
            <span class="brokenlink" title="file vst1_m.html unchanged">A2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">000x</td><td class="iformname"><span class="brokenlink" title="file vld4_m.html unchanged">VLD4 (multiple 4-element structures)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file vld1_m.html unchanged">VLD1 (multiple single elements)</span>
            —
            <span class="brokenlink" title="file vld1_m.html unchanged">A4</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file vld2_m.html unchanged">VLD2 (multiple 2-element structures)</span>
            —
            <span class="brokenlink" title="file vld2_m.html unchanged">A2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">010x</td><td class="iformname"><span class="brokenlink" title="file vld3_m.html unchanged">VLD3 (multiple 3-element structures)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file vld1_m.html unchanged">VLD1 (multiple single elements)</span>
            —
            <span class="brokenlink" title="file vld1_m.html unchanged">A3</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file vld1_m.html unchanged">VLD1 (multiple single elements)</span>
            —
            <span class="brokenlink" title="file vld1_m.html unchanged">A1</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">100x</td><td class="iformname"><span class="brokenlink" title="file vld2_m.html unchanged">VLD2 (multiple 2-element structures)</span>
            —
            <span class="brokenlink" title="file vld2_m.html unchanged">A1</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file vld1_m.html unchanged">VLD1 (multiple single elements)</span>
            —
            <span class="brokenlink" title="file vld1_m.html unchanged">A2</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldv_ssall"><a id="ldv_ssall" name="ldv_ssall"></a><h3 class="iclass">Advanced SIMD load single structure to all lanes</h3><p>These instructions are under <a href="#advsimdls">Advanced SIMD element or structure load/store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="2">N</td><td class="lr" colspan="2">size</td><td class="lr">T</td><td class="lr">a</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldv_ssall"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">a</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vld1_a.html unchanged">VLD1 (single element to all lanes)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vld2_a.html unchanged">VLD2 (single 2-element structure to all lanes)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vld3_a.html unchanged">VLD3 (single 3-element structure to all lanes)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vld4_a.html unchanged">VLD4 (single 4-element structure to all lanes)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstv_ssone"><a id="ldstv_ssone" name="ldstv_ssone"></a><h3 class="iclass">Advanced SIMD load/store single structure to one lane</h3><p>These instructions are under <a href="#advsimdls">Advanced SIMD element or structure load/store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="2">!= 11</td><td class="lr" colspan="2">N</td><td class="lr" colspan="4">index_align</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td class="droppedname" colspan="2">size</td><td colspan="2"></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 11 &amp;&amp; size != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="ldstv_ssone"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file vst1_1.html unchanged">VST1 (single element from one lane)</span>
            —
            <span class="brokenlink" title="file vst1_1.html unchanged">A1</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file vst2_1.html unchanged">VST2 (single 2-element structure from one lane)</span>
            —
            <span class="brokenlink" title="file vst2_1.html unchanged">A1</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file vst3_1.html unchanged">VST3 (single 3-element structure from one lane)</span>
            —
            <span class="brokenlink" title="file vst3_1.html unchanged">A1</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file vst4_1.html unchanged">VST4 (single 4-element structure from one lane)</span>
            —
            <span class="brokenlink" title="file vst4_1.html unchanged">A1</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file vst1_1.html unchanged">VST1 (single element from one lane)</span>
            —
            <span class="brokenlink" title="file vst1_1.html unchanged">A2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file vst2_1.html unchanged">VST2 (single 2-element structure from one lane)</span>
            —
            <span class="brokenlink" title="file vst2_1.html unchanged">A2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file vst3_1.html unchanged">VST3 (single 3-element structure from one lane)</span>
            —
            <span class="brokenlink" title="file vst3_1.html unchanged">A2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file vst4_1.html unchanged">VST4 (single 4-element structure from one lane)</span>
            —
            <span class="brokenlink" title="file vst4_1.html unchanged">A2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file vst1_1.html unchanged">VST1 (single element from one lane)</span>
            —
            <span class="brokenlink" title="file vst1_1.html unchanged">A3</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file vst2_1.html unchanged">VST2 (single 2-element structure from one lane)</span>
            —
            <span class="brokenlink" title="file vst2_1.html unchanged">A3</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file vst3_1.html unchanged">VST3 (single 3-element structure from one lane)</span>
            —
            <span class="brokenlink" title="file vst3_1.html unchanged">A3</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file vst4_1.html unchanged">VST4 (single 4-element structure from one lane)</span>
            —
            <span class="brokenlink" title="file vst4_1.html unchanged">A3</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file vld1_1.html unchanged">VLD1 (single element to one lane)</span>
            —
            <span class="brokenlink" title="file vld1_1.html unchanged">A1</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file vld2_1.html unchanged">VLD2 (single 2-element structure to one lane)</span>
            —
            <span class="brokenlink" title="file vld2_1.html unchanged">A1</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file vld3_1.html unchanged">VLD3 (single 3-element structure to one lane)</span>
            —
            <span class="brokenlink" title="file vld3_1.html unchanged">A1</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file vld4_1.html unchanged">VLD4 (single 4-element structure to one lane)</span>
            —
            <span class="brokenlink" title="file vld4_1.html unchanged">A1</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file vld1_1.html unchanged">VLD1 (single element to one lane)</span>
            —
            <span class="brokenlink" title="file vld1_1.html unchanged">A2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file vld2_1.html unchanged">VLD2 (single 2-element structure to one lane)</span>
            —
            <span class="brokenlink" title="file vld2_1.html unchanged">A2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file vld3_1.html unchanged">VLD3 (single 3-element structure to one lane)</span>
            —
            <span class="brokenlink" title="file vld3_1.html unchanged">A2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file vld4_1.html unchanged">VLD4 (single 4-element structure to one lane)</span>
            —
            <span class="brokenlink" title="file vld4_1.html unchanged">A2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file vld1_1.html unchanged">VLD1 (single element to one lane)</span>
            —
            <span class="brokenlink" title="file vld1_1.html unchanged">A3</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file vld2_1.html unchanged">VLD2 (single 2-element structure to one lane)</span>
            —
            <span class="brokenlink" title="file vld2_1.html unchanged">A3</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file vld3_1.html unchanged">VLD3 (single 3-element structure to one lane)</span>
            —
            <span class="brokenlink" title="file vld3_1.html unchanged">A3</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file vld4_1.html unchanged">VLD4 (single 4-element structure to one lane)</span>
            —
            <span class="brokenlink" title="file vld4_1.html unchanged">A3</span></td></tr></tbody></table></div></div><hr/><table align="center"><tr><td><div class="topbar"><span class="goodlink"><a href="index.html">Base Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="a32_encindex.html">A32 Instructions by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="t32_encindex.html">T32 Instructions by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="shared_pseudocode.html">Shared Pseudocode</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><p class="versions">
        Internal version only: isa <ins>v00_88</ins><del>v00_87</del>, pseudocode <ins>v85-xml-00bet9_rc1_1</ins><del>v85-xml-00bet8_rc3</del>      
        ; Build timestamp: <ins>2018-12-12T12</ins><del>2018-09-13T14</del>:<ins>33</ins><del>00</del></p><p class="copyconf">
      Copyright © 2010-2018 <ins>Arm</ins><del>ARM</del> Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>