{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664930328263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664930328267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 05 13:38:48 2022 " "Processing started: Wed Oct 05 13:38:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664930328267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930328267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off assignment2 -c assignment2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off assignment2 -c assignment2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930328268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664930334329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664930334329 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "assign2_system.qsys " "Elaborating Platform Designer system entity \"assign2_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930342773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:04 Progress: Loading Qsys/assign2_system.qsys " "2022.10.05.13:39:04 Progress: Loading Qsys/assign2_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930344960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:05 Progress: Reading input file " "2022.10.05.13:39:05 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930345351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:05 Progress: Adding alt_vip_cl_tpg_0 \[alt_vip_cl_tpg 18.1\] " "2022.10.05.13:39:05 Progress: Adding alt_vip_cl_tpg_0 \[alt_vip_cl_tpg 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930345427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:05 Progress: Parameterizing module alt_vip_cl_tpg_0 " "2022.10.05.13:39:05 Progress: Parameterizing module alt_vip_cl_tpg_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930345557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:05 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.10.05.13:39:05 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930345560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Parameterizing module clk_0 " "2022.10.05.13:39:06 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2022.10.05.13:39:06 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Parameterizing module cpu " "2022.10.05.13:39:06 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2022.10.05.13:39:06 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Parameterizing module jtag_uart " "2022.10.05.13:39:06 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Adding keys \[altera_avalon_pio 18.1\] " "2022.10.05.13:39:06 Progress: Adding keys \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Parameterizing module keys " "2022.10.05.13:39:06 Progress: Parameterizing module keys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Adding lcd \[altera_avalon_lcd_16207 18.1\] " "2022.10.05.13:39:06 Progress: Adding lcd \[altera_avalon_lcd_16207 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Parameterizing module lcd " "2022.10.05.13:39:06 Progress: Parameterizing module lcd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Adding leds_green \[altera_avalon_pio 18.1\] " "2022.10.05.13:39:06 Progress: Adding leds_green \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Parameterizing module leds_green " "2022.10.05.13:39:06 Progress: Parameterizing module leds_green" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Adding leds_red \[altera_avalon_pio 18.1\] " "2022.10.05.13:39:06 Progress: Adding leds_red \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Parameterizing module leds_red " "2022.10.05.13:39:06 Progress: Parameterizing module leds_red" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\] " "2022.10.05.13:39:06 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Parameterizing module onchip_mem " "2022.10.05.13:39:06 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2022.10.05.13:39:06 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Parameterizing module sdram " "2022.10.05.13:39:06 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Adding switches \[altera_avalon_pio 18.1\] " "2022.10.05.13:39:06 Progress: Adding switches \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Parameterizing module switches " "2022.10.05.13:39:06 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\] " "2022.10.05.13:39:06 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Parameterizing module sys_sdram_pll_0 " "2022.10.05.13:39:06 Progress: Parameterizing module sys_sdram_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2022.10.05.13:39:06 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Parameterizing module timer_0 " "2022.10.05.13:39:06 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Adding timer_1 \[altera_avalon_timer 18.1\] " "2022.10.05.13:39:06 Progress: Adding timer_1 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Parameterizing module timer_1 " "2022.10.05.13:39:06 Progress: Parameterizing module timer_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Adding uart \[altera_avalon_uart 18.1\] " "2022.10.05.13:39:06 Progress: Adding uart \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Parameterizing module uart " "2022.10.05.13:39:06 Progress: Parameterizing module uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Adding video_dual_clock_buffer_0 \[altera_up_avalon_video_dual_clock_buffer 18.0\] " "2022.10.05.13:39:06 Progress: Adding video_dual_clock_buffer_0 \[altera_up_avalon_video_dual_clock_buffer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Parameterizing module video_dual_clock_buffer_0 " "2022.10.05.13:39:06 Progress: Parameterizing module video_dual_clock_buffer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Adding video_pll_0 \[altera_up_avalon_video_pll 18.0\] " "2022.10.05.13:39:06 Progress: Adding video_pll_0 \[altera_up_avalon_video_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Parameterizing module video_pll_0 " "2022.10.05.13:39:06 Progress: Parameterizing module video_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:06 Progress: Adding video_rgb_resampler_0 \[altera_up_avalon_video_rgb_resampler 18.0\] " "2022.10.05.13:39:06 Progress: Adding video_rgb_resampler_0 \[altera_up_avalon_video_rgb_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930346922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:07 Progress: Parameterizing module video_rgb_resampler_0 " "2022.10.05.13:39:07 Progress: Parameterizing module video_rgb_resampler_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930347214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:07 Progress: Adding video_vga_controller_0 \[altera_up_avalon_video_vga_controller 18.0\] " "2022.10.05.13:39:07 Progress: Adding video_vga_controller_0 \[altera_up_avalon_video_vga_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930347214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:07 Progress: Parameterizing module video_vga_controller_0 " "2022.10.05.13:39:07 Progress: Parameterizing module video_vga_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930347232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:07 Progress: Building connections " "2022.10.05.13:39:07 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930347232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:07 Progress: Parameterizing connections " "2022.10.05.13:39:07 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930347274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:07 Progress: Validating " "2022.10.05.13:39:07 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930347276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.05.13:39:08 Progress: Done reading input file " "2022.10.05.13:39:08 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930348347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system.alt_vip_cl_tpg_0: The output interface will have 3 colours per pixel " "Assign2_system.alt_vip_cl_tpg_0: The output interface will have 3 colours per pixel" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930349276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Assign2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930349276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Assign2_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930349277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release. " "Assign2_system.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930349277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Assign2_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930349277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Assign2_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930349277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system.sys_sdram_pll_0: Refclk Freq: 50.0 " "Assign2_system.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930349277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system.video_rgb_resampler_0: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes) " "Assign2_system.video_rgb_resampler_0: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930349277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane " "Assign2_system.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930349277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system.alt_vip_cl_tpg_0.dout/video_rgb_resampler_0.avalon_rgb_sink: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted.. " "Assign2_system.alt_vip_cl_tpg_0.dout/video_rgb_resampler_0.avalon_rgb_sink: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930349279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system: Generating assign2_system \"assign2_system\" for QUARTUS_SYNTH " "Assign2_system: Generating assign2_system \"assign2_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930350297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0 " "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930353241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_cl_tpg_0: \"assign2_system\" instantiated alt_vip_cl_tpg \"alt_vip_cl_tpg_0\" " "Alt_vip_cl_tpg_0: \"assign2_system\" instantiated alt_vip_cl_tpg \"alt_vip_cl_tpg_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930355561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"assign2_system\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"assign2_system\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930355825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'assign2_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'assign2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930355840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=assign2_system_jtag_uart --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0002_jtag_uart_gen//assign2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=assign2_system_jtag_uart --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0002_jtag_uart_gen//assign2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930355840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'assign2_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'assign2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930356085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"assign2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"assign2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930356089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: Starting RTL generation for module 'assign2_system_keys' " "Keys: Starting RTL generation for module 'assign2_system_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930356104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=assign2_system_keys --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0003_keys_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0003_keys_gen//assign2_system_keys_component_configuration.pl  --do_build_sim=0  \] " "Keys:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=assign2_system_keys --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0003_keys_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0003_keys_gen//assign2_system_keys_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930356104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: Done RTL generation for module 'assign2_system_keys' " "Keys: Done RTL generation for module 'assign2_system_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930356299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: \"assign2_system\" instantiated altera_avalon_pio \"keys\" " "Keys: \"assign2_system\" instantiated altera_avalon_pio \"keys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930356301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: Starting RTL generation for module 'assign2_system_lcd' " "Lcd: Starting RTL generation for module 'assign2_system_lcd'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930356313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=assign2_system_lcd --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0004_lcd_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0004_lcd_gen//assign2_system_lcd_component_configuration.pl  --do_build_sim=0  \] " "Lcd:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=assign2_system_lcd --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0004_lcd_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0004_lcd_gen//assign2_system_lcd_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930356313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: Done RTL generation for module 'assign2_system_lcd' " "Lcd: Done RTL generation for module 'assign2_system_lcd'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930356484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: \"assign2_system\" instantiated altera_avalon_lcd_16207 \"lcd\" " "Lcd: \"assign2_system\" instantiated altera_avalon_lcd_16207 \"lcd\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930356486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_green: Starting RTL generation for module 'assign2_system_leds_green' " "Leds_green: Starting RTL generation for module 'assign2_system_leds_green'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930356502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_green:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=assign2_system_leds_green --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0005_leds_green_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0005_leds_green_gen//assign2_system_leds_green_component_configuration.pl  --do_build_sim=0  \] " "Leds_green:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=assign2_system_leds_green --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0005_leds_green_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0005_leds_green_gen//assign2_system_leds_green_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930356502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_green: Done RTL generation for module 'assign2_system_leds_green' " "Leds_green: Done RTL generation for module 'assign2_system_leds_green'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930356677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_green: \"assign2_system\" instantiated altera_avalon_pio \"leds_green\" " "Leds_green: \"assign2_system\" instantiated altera_avalon_pio \"leds_green\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930356679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_red: Starting RTL generation for module 'assign2_system_leds_red' " "Leds_red: Starting RTL generation for module 'assign2_system_leds_red'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930356703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_red:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=assign2_system_leds_red --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0006_leds_red_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0006_leds_red_gen//assign2_system_leds_red_component_configuration.pl  --do_build_sim=0  \] " "Leds_red:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=assign2_system_leds_red --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0006_leds_red_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0006_leds_red_gen//assign2_system_leds_red_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930356703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_red: Done RTL generation for module 'assign2_system_leds_red' " "Leds_red: Done RTL generation for module 'assign2_system_leds_red'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930356877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_red: \"assign2_system\" instantiated altera_avalon_pio \"leds_red\" " "Leds_red: \"assign2_system\" instantiated altera_avalon_pio \"leds_red\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930356878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Starting RTL generation for module 'assign2_system_onchip_mem' " "Onchip_mem: Starting RTL generation for module 'assign2_system_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930356890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=assign2_system_onchip_mem --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0007_onchip_mem_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0007_onchip_mem_gen//assign2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  \] " "Onchip_mem:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=assign2_system_onchip_mem --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0007_onchip_mem_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0007_onchip_mem_gen//assign2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930356890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Done RTL generation for module 'assign2_system_onchip_mem' " "Onchip_mem: Done RTL generation for module 'assign2_system_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930357140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: \"assign2_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\" " "Onchip_mem: \"assign2_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930357145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'assign2_system_sdram' " "Sdram: Starting RTL generation for module 'assign2_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930357165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=assign2_system_sdram --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0008_sdram_gen//assign2_system_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=assign2_system_sdram --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0008_sdram_gen//assign2_system_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930357165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'assign2_system_sdram' " "Sdram: Done RTL generation for module 'assign2_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930357479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"assign2_system\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"assign2_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930357481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Starting RTL generation for module 'assign2_system_switches' " "Switches: Starting RTL generation for module 'assign2_system_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930357492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=assign2_system_switches --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0009_switches_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0009_switches_gen//assign2_system_switches_component_configuration.pl  --do_build_sim=0  \] " "Switches:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=assign2_system_switches --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0009_switches_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0009_switches_gen//assign2_system_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930357492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Done RTL generation for module 'assign2_system_switches' " "Switches: Done RTL generation for module 'assign2_system_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930357667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: \"assign2_system\" instantiated altera_avalon_pio \"switches\" " "Switches: \"assign2_system\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930357669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_sdram_pll_0: \"assign2_system\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\" " "Sys_sdram_pll_0: \"assign2_system\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930357880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'assign2_system_timer_0' " "Timer_0: Starting RTL generation for module 'assign2_system_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930357889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=assign2_system_timer_0 --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0010_timer_0_gen//assign2_system_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=assign2_system_timer_0 --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0010_timer_0_gen//assign2_system_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930357889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'assign2_system_timer_0' " "Timer_0: Done RTL generation for module 'assign2_system_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930358105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"assign2_system\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"assign2_system\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930358107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Starting RTL generation for module 'assign2_system_uart' " "Uart: Starting RTL generation for module 'assign2_system_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930358125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=assign2_system_uart --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0011_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0011_uart_gen//assign2_system_uart_component_configuration.pl  --do_build_sim=0  \] " "Uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=assign2_system_uart --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0011_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0011_uart_gen//assign2_system_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930358125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Done RTL generation for module 'assign2_system_uart' " "Uart: Done RTL generation for module 'assign2_system_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930358479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: \"assign2_system\" instantiated altera_avalon_uart \"uart\" " "Uart: \"assign2_system\" instantiated altera_avalon_uart \"uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930358481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer " "Video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930358492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dual_clock_buffer_0: \"assign2_system\" instantiated altera_up_avalon_video_dual_clock_buffer \"video_dual_clock_buffer_0\" " "Video_dual_clock_buffer_0: \"assign2_system\" instantiated altera_up_avalon_video_dual_clock_buffer \"video_dual_clock_buffer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930358517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_pll_0: \"assign2_system\" instantiated altera_up_avalon_video_pll \"video_pll_0\" " "Video_pll_0: \"assign2_system\" instantiated altera_up_avalon_video_pll \"video_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930358723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_rgb_resampler_0: Starting Generation of Video RGB Resampler " "Video_rgb_resampler_0: Starting Generation of Video RGB Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930358733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_rgb_resampler_0: \"assign2_system\" instantiated altera_up_avalon_video_rgb_resampler \"video_rgb_resampler_0\" " "Video_rgb_resampler_0: \"assign2_system\" instantiated altera_up_avalon_video_rgb_resampler \"video_rgb_resampler_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930358748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_vga_controller_0: Starting Generation of VGA Controller " "Video_vga_controller_0: Starting Generation of VGA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930358757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_vga_controller_0: \"assign2_system\" instantiated altera_up_avalon_video_vga_controller \"video_vga_controller_0\" " "Video_vga_controller_0: \"assign2_system\" instantiated altera_up_avalon_video_vga_controller \"video_vga_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930358779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930361322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930361444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930361570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930361692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930361813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930361936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930362057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930362180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930362305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930362427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930362550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930362671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930362791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"assign2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"assign2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930364598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"assign2_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"assign2_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930364613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"assign2_system\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"assign2_system\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930364839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"assign2_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"assign2_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930364891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_out: \"alt_vip_cl_tpg_0\" instantiated alt_vip_video_output_bridge \"video_out\" " "Video_out: \"alt_vip_cl_tpg_0\" instantiated alt_vip_video_output_bridge \"video_out\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930365087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Scheduler: \"alt_vip_cl_tpg_0\" instantiated alt_vip_tpg_multi_scheduler \"scheduler\" " "Scheduler: \"alt_vip_cl_tpg_0\" instantiated alt_vip_tpg_multi_scheduler \"scheduler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930365186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930365191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930365194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930365198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Core_0: \"alt_vip_cl_tpg_0\" instantiated alt_vip_tpg_bars_alg_core \"core_0\" " "Core_0: \"alt_vip_cl_tpg_0\" instantiated alt_vip_tpg_bars_alg_core \"core_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930365230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930365231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930365231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930365232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'assign2_system_cpu_cpu' " "Cpu: Starting RTL generation for module 'assign2_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930365268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=assign2_system_cpu_cpu --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0020_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0020_cpu_gen//assign2_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=assign2_system_cpu_cpu --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0020_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0020_cpu_gen//assign2_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930365268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.05 13:39:25 (*) Starting Nios II generation " "Cpu: # 2022.10.05 13:39:25 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.05 13:39:25 (*)   Checking for plaintext license. " "Cpu: # 2022.10.05 13:39:25 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.05 13:39:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/ " "Cpu: # 2022.10.05 13:39:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.05 13:39:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.10.05 13:39:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.05 13:39:26 (*)   Plaintext license not found. " "Cpu: # 2022.10.05 13:39:26 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.05 13:39:26 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.10.05 13:39:26 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.05 13:39:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/ " "Cpu: # 2022.10.05 13:39:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.05 13:39:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.10.05 13:39:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.05 13:39:26 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2022.10.05 13:39:26 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.05 13:39:26 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.10.05 13:39:26 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.05 13:39:26 (*)   Creating all objects for CPU " "Cpu: # 2022.10.05 13:39:26 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.05 13:39:26 (*)     Testbench " "Cpu: # 2022.10.05 13:39:26 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.05 13:39:26 (*)     Instruction decoding " "Cpu: # 2022.10.05 13:39:26 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.05 13:39:26 (*)       Instruction fields " "Cpu: # 2022.10.05 13:39:26 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.05 13:39:26 (*)       Instruction decodes " "Cpu: # 2022.10.05 13:39:26 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.05 13:39:27 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.10.05 13:39:27 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.05 13:39:27 (*)       Instruction controls " "Cpu: # 2022.10.05 13:39:27 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.05 13:39:27 (*)     Pipeline frontend " "Cpu: # 2022.10.05 13:39:27 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.05 13:39:27 (*)     Pipeline backend " "Cpu: # 2022.10.05 13:39:27 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.05 13:39:29 (*)   Generating RTL from CPU objects " "Cpu: # 2022.10.05 13:39:29 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.05 13:39:30 (*)   Creating encrypted RTL " "Cpu: # 2022.10.05 13:39:30 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.05 13:39:31 (*) Done Nios II generation " "Cpu: # 2022.10.05 13:39:31 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'assign2_system_cpu_cpu' " "Cpu: Done RTL generation for module 'assign2_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\" " "Router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_address_alignment.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930371983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930372190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_011\" " "Avalon_st_adapter_011: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930372405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\" " "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930372455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930372496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_011\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_011\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930372507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system: Done \"assign2_system\" with 54 modules, 100 files " "Assign2_system: Done \"assign2_system\" with 54 modules, 100 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930372526 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "assign2_system.qsys " "Finished elaborating Platform Designer system entity \"assign2_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930374318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assignment2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file assignment2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 assignment2 " "Found entity 1: assignment2" {  } { { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/assign2_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/assign2_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system " "Found entity 1: assign2_system" {  } { { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/assign2_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/assign2_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/assign2_system/submodules/altera_default_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/assign2_system/submodules/altera_incr_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/assign2_system/submodules/altera_merlin_address_alignment.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375493 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/assign2_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375526 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375526 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375526 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375526 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/assign2_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664930375541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/assign2_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/assign2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/assign2_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/assign2_system/submodules/altera_merlin_master_agent.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/assign2_system/submodules/altera_merlin_master_translator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/assign2_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375625 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/assign2_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/assign2_system/submodules/altera_merlin_slave_agent.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/assign2_system/submodules/altera_merlin_slave_translator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/assign2_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/assign2_system/submodules/altera_reset_controller.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/assign2_system/submodules/altera_reset_synchronizer.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "db/ip/assign2_system/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/assign2_system/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "db/ip/assign2_system/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/assign2_system/submodules/altera_wrap_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664930375763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/assign2_system/submodules/altera_wrap_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_alt_vip_cl_tpg_0 " "Found entity 1: assign2_system_alt_vip_cl_tpg_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_alt_vip_cl_tpg_0_scheduler " "Found entity 1: assign2_system_alt_vip_cl_tpg_0_scheduler" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0_scheduler.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0_scheduler.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_avalon_st_adapter " "Found entity 1: assign2_system_avalon_st_adapter" {  } { { "db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_avalon_st_adapter_timing_adapter_0 " "Found entity 1: assign2_system_avalon_st_adapter_timing_adapter_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: assign2_system_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_cpu " "Found entity 1: assign2_system_cpu" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930375847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930375847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_cpu_cpu_ic_data_module " "Found entity 1: assign2_system_cpu_cpu_ic_data_module" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "2 assign2_system_cpu_cpu_ic_tag_module " "Found entity 2: assign2_system_cpu_cpu_ic_tag_module" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "3 assign2_system_cpu_cpu_bht_module " "Found entity 3: assign2_system_cpu_cpu_bht_module" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "4 assign2_system_cpu_cpu_register_bank_a_module " "Found entity 4: assign2_system_cpu_cpu_register_bank_a_module" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "5 assign2_system_cpu_cpu_register_bank_b_module " "Found entity 5: assign2_system_cpu_cpu_register_bank_b_module" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "6 assign2_system_cpu_cpu_dc_tag_module " "Found entity 6: assign2_system_cpu_cpu_dc_tag_module" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "7 assign2_system_cpu_cpu_dc_data_module " "Found entity 7: assign2_system_cpu_cpu_dc_data_module" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "8 assign2_system_cpu_cpu_dc_victim_module " "Found entity 8: assign2_system_cpu_cpu_dc_victim_module" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "9 assign2_system_cpu_cpu_nios2_oci_debug " "Found entity 9: assign2_system_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "10 assign2_system_cpu_cpu_nios2_oci_break " "Found entity 10: assign2_system_cpu_cpu_nios2_oci_break" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "11 assign2_system_cpu_cpu_nios2_oci_xbrk " "Found entity 11: assign2_system_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "12 assign2_system_cpu_cpu_nios2_oci_dbrk " "Found entity 12: assign2_system_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "13 assign2_system_cpu_cpu_nios2_oci_itrace " "Found entity 13: assign2_system_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "14 assign2_system_cpu_cpu_nios2_oci_td_mode " "Found entity 14: assign2_system_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "15 assign2_system_cpu_cpu_nios2_oci_dtrace " "Found entity 15: assign2_system_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "16 assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "17 assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "18 assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "19 assign2_system_cpu_cpu_nios2_oci_fifo " "Found entity 19: assign2_system_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "20 assign2_system_cpu_cpu_nios2_oci_pib " "Found entity 20: assign2_system_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "21 assign2_system_cpu_cpu_nios2_oci_im " "Found entity 21: assign2_system_cpu_cpu_nios2_oci_im" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "22 assign2_system_cpu_cpu_nios2_performance_monitors " "Found entity 22: assign2_system_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "23 assign2_system_cpu_cpu_nios2_avalon_reg " "Found entity 23: assign2_system_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "24 assign2_system_cpu_cpu_ociram_sp_ram_module " "Found entity 24: assign2_system_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "25 assign2_system_cpu_cpu_nios2_ocimem " "Found entity 25: assign2_system_cpu_cpu_nios2_ocimem" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "26 assign2_system_cpu_cpu_nios2_oci " "Found entity 26: assign2_system_cpu_cpu_nios2_oci" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""} { "Info" "ISGN_ENTITY_NAME" "27 assign2_system_cpu_cpu " "Found entity 27: assign2_system_cpu_cpu" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_cpu_cpu_debug_slave_sysclk " "Found entity 1: assign2_system_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_sysclk.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_cpu_cpu_debug_slave_tck " "Found entity 1: assign2_system_cpu_cpu_debug_slave_tck" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_tck.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_cpu_cpu_debug_slave_wrapper " "Found entity 1: assign2_system_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_cpu_cpu_mult_cell " "Found entity 1: assign2_system_cpu_cpu_mult_cell" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_cpu_cpu_test_bench " "Found entity 1: assign2_system_cpu_cpu_test_bench" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_test_bench.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_irq_mapper " "Found entity 1: assign2_system_irq_mapper" {  } { { "db/ip/assign2_system/submodules/assign2_system_irq_mapper.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_jtag_uart_sim_scfifo_w " "Found entity 1: assign2_system_jtag_uart_sim_scfifo_w" {  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376707 ""} { "Info" "ISGN_ENTITY_NAME" "2 assign2_system_jtag_uart_scfifo_w " "Found entity 2: assign2_system_jtag_uart_scfifo_w" {  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376707 ""} { "Info" "ISGN_ENTITY_NAME" "3 assign2_system_jtag_uart_sim_scfifo_r " "Found entity 3: assign2_system_jtag_uart_sim_scfifo_r" {  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376707 ""} { "Info" "ISGN_ENTITY_NAME" "4 assign2_system_jtag_uart_scfifo_r " "Found entity 4: assign2_system_jtag_uart_scfifo_r" {  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376707 ""} { "Info" "ISGN_ENTITY_NAME" "5 assign2_system_jtag_uart " "Found entity 5: assign2_system_jtag_uart" {  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_keys " "Found entity 1: assign2_system_keys" {  } { { "db/ip/assign2_system/submodules/assign2_system_keys.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_lcd " "Found entity 1: assign2_system_lcd" {  } { { "db/ip/assign2_system/submodules/assign2_system_lcd.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_leds_green.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_leds_green.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_leds_green " "Found entity 1: assign2_system_leds_green" {  } { { "db/ip/assign2_system/submodules/assign2_system_leds_green.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_leds_green.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_leds_red.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_leds_red.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_leds_red " "Found entity 1: assign2_system_leds_red" {  } { { "db/ip/assign2_system/submodules/assign2_system_leds_red.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_leds_red.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0 " "Found entity 1: assign2_system_mm_interconnect_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: assign2_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_011.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_011.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_avalon_st_adapter_011 " "Found entity 1: assign2_system_mm_interconnect_0_avalon_st_adapter_011" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_011.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_011.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0 " "Found entity 1: assign2_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_cmd_demux " "Found entity 1: assign2_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: assign2_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_cmd_mux " "Found entity 1: assign2_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_cmd_mux_003 " "Found entity 1: assign2_system_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux_003.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel assign2_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at assign2_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664930376920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel assign2_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at assign2_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664930376921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_router_default_decode " "Found entity 1: assign2_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376932 ""} { "Info" "ISGN_ENTITY_NAME" "2 assign2_system_mm_interconnect_0_router " "Found entity 2: assign2_system_mm_interconnect_0_router" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel assign2_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at assign2_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664930376941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel assign2_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at assign2_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664930376942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: assign2_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376953 ""} { "Info" "ISGN_ENTITY_NAME" "2 assign2_system_mm_interconnect_0_router_001 " "Found entity 2: assign2_system_mm_interconnect_0_router_001" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel assign2_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at assign2_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664930376961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel assign2_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at assign2_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664930376962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: assign2_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376972 ""} { "Info" "ISGN_ENTITY_NAME" "2 assign2_system_mm_interconnect_0_router_002 " "Found entity 2: assign2_system_mm_interconnect_0_router_002" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel assign2_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at assign2_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_005.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664930376981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel assign2_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at assign2_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_005.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664930376981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: assign2_system_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_005.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376992 ""} { "Info" "ISGN_ENTITY_NAME" "2 assign2_system_mm_interconnect_0_router_005 " "Found entity 2: assign2_system_mm_interconnect_0_router_005" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_005.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930376992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930376992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel assign2_system_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at assign2_system_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_013.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664930377000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel assign2_system_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at assign2_system_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_013.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664930377002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_router_013_default_decode " "Found entity 1: assign2_system_mm_interconnect_0_router_013_default_decode" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_013.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377012 ""} { "Info" "ISGN_ENTITY_NAME" "2 assign2_system_mm_interconnect_0_router_013 " "Found entity 2: assign2_system_mm_interconnect_0_router_013" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_013.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930377012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_rsp_demux " "Found entity 1: assign2_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930377024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_rsp_demux_003 " "Found entity 1: assign2_system_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux_003.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930377038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_rsp_mux " "Found entity 1: assign2_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930377056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: assign2_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930377071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_onchip_mem " "Found entity 1: assign2_system_onchip_mem" {  } { { "db/ip/assign2_system/submodules/assign2_system_onchip_mem.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930377085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/assign2_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_sdram_input_efifo_module " "Found entity 1: assign2_system_sdram_input_efifo_module" {  } { { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377109 ""} { "Info" "ISGN_ENTITY_NAME" "2 assign2_system_sdram " "Found entity 2: assign2_system_sdram" {  } { { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930377109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_switches " "Found entity 1: assign2_system_switches" {  } { { "db/ip/assign2_system/submodules/assign2_system_switches.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930377124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_sys_sdram_pll_0 " "Found entity 1: assign2_system_sys_sdram_pll_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930377139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_timer_0 " "Found entity 1: assign2_system_timer_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_timer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930377154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/assign2_system/submodules/assign2_system_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_uart_tx " "Found entity 1: assign2_system_uart_tx" {  } { { "db/ip/assign2_system/submodules/assign2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377194 ""} { "Info" "ISGN_ENTITY_NAME" "2 assign2_system_uart_rx_stimulus_source " "Found entity 2: assign2_system_uart_rx_stimulus_source" {  } { { "db/ip/assign2_system/submodules/assign2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377194 ""} { "Info" "ISGN_ENTITY_NAME" "3 assign2_system_uart_rx " "Found entity 3: assign2_system_uart_rx" {  } { { "db/ip/assign2_system/submodules/assign2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377194 ""} { "Info" "ISGN_ENTITY_NAME" "4 assign2_system_uart_regs " "Found entity 4: assign2_system_uart_regs" {  } { { "db/ip/assign2_system/submodules/assign2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377194 ""} { "Info" "ISGN_ENTITY_NAME" "5 assign2_system_uart " "Found entity 5: assign2_system_uart" {  } { { "db/ip/assign2_system/submodules/assign2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930377194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_video_dual_clock_buffer_0 " "Found entity 1: assign2_system_video_dual_clock_buffer_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930377214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_video_pll_0 " "Found entity 1: assign2_system_video_pll_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_video_pll_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930377229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_video_rgb_resampler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_video_rgb_resampler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_video_rgb_resampler_0 " "Found entity 1: assign2_system_video_rgb_resampler_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_video_rgb_resampler_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_rgb_resampler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930377244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_video_vga_controller_0 " "Found entity 1: assign2_system_video_vga_controller_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_video_vga_controller_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930377262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vip_common_pkg (SystemVerilog) (assign2_system) " "Found design unit 1: alt_vip_common_pkg (SystemVerilog) (assign2_system)" {  } { { "db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930377480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_decode " "Found entity 1: alt_vip_common_event_packet_decode" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930377566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_encode " "Found entity 1: alt_vip_common_event_packet_encode" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930377673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_message_pipeline_stage " "Found entity 1: alt_vip_common_message_pipeline_stage" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930377749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_slave_interface " "Found entity 1: alt_vip_common_slave_interface" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930377863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_slave_interface_mux " "Found entity 1: alt_vip_common_slave_interface_mux" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930377935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930377935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sop_align " "Found entity 1: alt_vip_common_sop_align" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930378019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930378019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_0_to_latency_1 " "Found entity 1: alt_vip_common_latency_0_to_latency_1" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930378089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930378089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_empty " "Found entity 1: alt_vip_common_video_packet_empty" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930378171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930378171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_encode " "Found entity 1: alt_vip_common_video_packet_encode" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930378264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930378264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_bars_alg_core " "Found entity 1: alt_vip_tpg_bars_alg_core" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930378382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930378382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_bars_alg_core_par_lut " "Found entity 1: alt_vip_tpg_bars_alg_core_par_lut" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930378481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930378481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_bars_alg_core_seq_lut " "Found entity 1: alt_vip_tpg_bars_alg_core_seq_lut" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930378559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930378559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_multi_scheduler " "Found entity 1: alt_vip_tpg_multi_scheduler" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930378665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930378665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_output_bridge " "Found entity 1: alt_vip_video_output_bridge" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930378754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930378754 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "assign2_system_sdram.v(318) " "Verilog HDL or VHDL warning at assign2_system_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1664930378821 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "assign2_system_sdram.v(328) " "Verilog HDL or VHDL warning at assign2_system_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1664930378821 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "assign2_system_sdram.v(338) " "Verilog HDL or VHDL warning at assign2_system_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1664930378821 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "assign2_system_sdram.v(682) " "Verilog HDL or VHDL warning at assign2_system_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1664930378824 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "assignment2 " "Elaborating entity \"assignment2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664930383634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system assign2_system:inst " "Elaborating entity \"assign2_system\" for hierarchy \"assign2_system:inst\"" {  } { { "assignment2.bdf" "inst" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930383692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_alt_vip_cl_tpg_0 assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0 " "Elaborating entity \"assign2_system_alt_vip_cl_tpg_0\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\"" {  } { { "db/ip/assign2_system/assign2_system.v" "alt_vip_cl_tpg_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930383782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_output_bridge assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out " "Elaborating entity \"alt_vip_video_output_bridge\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v" "video_out" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930383890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" "cmd_input" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930384030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:data_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:data_input\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" "data_input" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930384171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_message_pipeline_stage assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_message_pipeline_stage:din_pipe_stage " "Elaborating entity \"alt_vip_common_message_pipeline_stage\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_message_pipeline_stage:din_pipe_stage\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" "din_pipe_stage" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930384274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_encode assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output " "Elaborating entity \"alt_vip_common_video_packet_encode\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" "video_output" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930384410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_empty assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_video_packet_empty:empty_converter " "Elaborating entity \"alt_vip_common_video_packet_empty\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_video_packet_empty:empty_converter\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "empty_converter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930384571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_latency_0_to_latency_1 assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter " "Elaborating entity \"alt_vip_common_latency_0_to_latency_1\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "latency_converter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930384701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_alt_vip_cl_tpg_0_scheduler assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler " "Elaborating entity \"assign2_system_alt_vip_cl_tpg_0_scheduler\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v" "scheduler" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930384809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_multi_scheduler assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler\|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst " "Elaborating entity \"alt_vip_tpg_multi_scheduler\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler\|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0_scheduler.sv" "tpg_multi_scheduler_inst" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0_scheduler.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930384928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler\|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst\|alt_vip_common_event_packet_encode:ac_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler\|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst\|alt_vip_common_event_packet_encode:ac_cmd_encoder\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv" "ac_cmd_encoder" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930385160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_bars_alg_core assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0 " "Elaborating entity \"alt_vip_tpg_bars_alg_core\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v" "core_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930385358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_common_event_packet_decode:cmd_decode " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_common_event_packet_decode:cmd_decode\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" "cmd_decode" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930385795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_common_event_packet_encode:dout_encode " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_common_event_packet_encode:dout_encode\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" "dout_encode" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930385995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_bars_alg_core_par_lut assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[0\].in_par_lut " "Elaborating entity \"alt_vip_tpg_bars_alg_core_par_lut\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[0\].in_par_lut\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" "pip_gen\[0\].col_gen\[0\].in_par_lut" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930386114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_bars_alg_core_par_lut assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[1\].in_par_lut " "Elaborating entity \"alt_vip_tpg_bars_alg_core_par_lut\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[1\].in_par_lut\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" "pip_gen\[0\].col_gen\[1\].in_par_lut" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930386234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_bars_alg_core_par_lut assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[2\].in_par_lut " "Elaborating entity \"alt_vip_tpg_bars_alg_core_par_lut\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[2\].in_par_lut\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" "pip_gen\[0\].col_gen\[2\].in_par_lut" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930386338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu assign2_system:inst\|assign2_system_cpu:cpu " "Elaborating entity \"assign2_system_cpu\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\"" {  } { { "db/ip/assign2_system/assign2_system.v" "cpu" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930386419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu " "Elaborating entity \"assign2_system_cpu_cpu\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu.v" "cpu" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930386531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_test_bench assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_test_bench:the_assign2_system_cpu_cpu_test_bench " "Elaborating entity \"assign2_system_cpu_cpu_test_bench\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_test_bench:the_assign2_system_cpu_cpu_test_bench\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_test_bench" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 6000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930386892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_ic_data_module assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data " "Elaborating entity \"assign2_system_cpu_cpu_ic_data_module\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "assign2_system_cpu_cpu_ic_data" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 7002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930386983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930387218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930387274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387276 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664930387276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930387399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930387399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930387412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_ic_tag_module assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag " "Elaborating entity \"assign2_system_cpu_cpu_ic_tag_module\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "assign2_system_cpu_cpu_ic_tag" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 7068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930387557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930387635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930387695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 21 " "Parameter \"width_b\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930387695 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664930387695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ad1 " "Found entity 1: altsyncram_5ad1" {  } { { "db/altsyncram_5ad1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_5ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930387822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930387822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ad1 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ad1:auto_generated " "Elaborating entity \"altsyncram_5ad1\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930387834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_bht_module assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht " "Elaborating entity \"assign2_system_cpu_cpu_bht_module\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "assign2_system_cpu_cpu_bht" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 7266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930387960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930388042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930388102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388102 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664930388102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930388581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930388581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930388593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_register_bank_a_module assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a " "Elaborating entity \"assign2_system_cpu_cpu_register_bank_a_module\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "assign2_system_cpu_cpu_register_bank_a" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 8223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930388727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930388807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930388867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930388867 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664930388867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930389010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930389010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930389022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_register_bank_b_module assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_b_module:assign2_system_cpu_cpu_register_bank_b " "Elaborating entity \"assign2_system_cpu_cpu_register_bank_b_module\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_b_module:assign2_system_cpu_cpu_register_bank_b\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "assign2_system_cpu_cpu_register_bank_b" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 8241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930389158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_mult_cell assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell " "Elaborating entity \"assign2_system_cpu_cpu_mult_cell\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_mult_cell" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 8826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930389287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930389434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930389486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389486 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664930389486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930389617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930389617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930389657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930389902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930389999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930389999 ""}  } { { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664930389999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930390054 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930390106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930390183 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930390243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930390276 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930390328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930390474 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930390521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930390973 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930391029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930391061 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930391111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930391257 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930391321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930391481 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930391539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930391573 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930391631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930391667 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930391722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930391880 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930391935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930393066 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930393130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930393426 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930393487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930393536 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930393600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930393729 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930393790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930393823 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930393880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930394028 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930394077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930394238 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930394293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_dc_tag_module assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag " "Elaborating entity \"assign2_system_cpu_cpu_dc_tag_module\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "assign2_system_cpu_cpu_dc_tag" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 9248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930400666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930400752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930400812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930400812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930400812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930400812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930400812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930400812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930400812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930400812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930400812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930400812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930400812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930400812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930400812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930400812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930400812 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664930400812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vic1 " "Found entity 1: altsyncram_vic1" {  } { { "db/altsyncram_vic1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930400935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930400935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vic1 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_vic1:auto_generated " "Elaborating entity \"altsyncram_vic1\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_vic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930400947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_dc_data_module assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data " "Elaborating entity \"assign2_system_cpu_cpu_dc_data_module\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "assign2_system_cpu_cpu_dc_data" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 9314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930401063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930401150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930401225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401227 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664930401227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930401357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930401357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930401370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_dc_victim_module assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim " "Elaborating entity \"assign2_system_cpu_cpu_dc_victim_module\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "assign2_system_cpu_cpu_dc_victim" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 9426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930401508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930401608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930401668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930401668 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664930401668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930401792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930401792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930401804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 10283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930401932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_debug assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_debug\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_debug" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930402042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_altera_std_synchronizer" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930402198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930402266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930402266 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664930402266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_break assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_break:the_assign2_system_cpu_cpu_nios2_oci_break " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_break\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_break:the_assign2_system_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_break" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930402327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_xbrk assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_xbrk:the_assign2_system_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_xbrk:the_assign2_system_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_xbrk" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930402531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_dbrk assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_dbrk:the_assign2_system_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_dbrk:the_assign2_system_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_dbrk" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930402623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_itrace assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_itrace:the_assign2_system_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_itrace\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_itrace:the_assign2_system_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_itrace" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930402710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_dtrace assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_dtrace:the_assign2_system_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_dtrace:the_assign2_system_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_dtrace" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930402798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_td_mode assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_dtrace:the_assign2_system_cpu_cpu_nios2_oci_dtrace\|assign2_system_cpu_cpu_nios2_oci_td_mode:assign2_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_dtrace:the_assign2_system_cpu_cpu_nios2_oci_dtrace\|assign2_system_cpu_cpu_nios2_oci_td_mode:assign2_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "assign2_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930402926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_fifo assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_fifo\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_fifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930403013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo\|assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo\|assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930403119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo\|assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo\|assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930403195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo\|assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo\|assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930403280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_pib assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_pib:the_assign2_system_cpu_cpu_nios2_oci_pib " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_pib\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_pib:the_assign2_system_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_pib" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930403366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_im assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_im:the_assign2_system_cpu_cpu_nios2_oci_im " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_im\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_im:the_assign2_system_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_im" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930403462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_avalon_reg assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"assign2_system_cpu_cpu_nios2_avalon_reg\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_avalon_reg" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930403561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_ocimem assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem " "Elaborating entity \"assign2_system_cpu_cpu_nios2_ocimem\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_ocimem" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930403646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_ociram_sp_ram_module assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem\|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram " "Elaborating entity \"assign2_system_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem\|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "assign2_system_cpu_cpu_ociram_sp_ram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930403756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem\|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem\|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930403837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem\|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem\|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930403899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem\|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem\|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930403899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930403899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930403899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930403899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930403899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930403899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930403899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930403899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930403899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930403899 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664930403899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930404042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930404042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem\|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem\|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930404053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_debug_slave_wrapper assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"assign2_system_cpu_cpu_debug_slave_wrapper\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_debug_slave_wrapper" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930404152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_debug_slave_tck assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck " "Elaborating entity \"assign2_system_cpu_cpu_debug_slave_tck\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" "the_assign2_system_cpu_cpu_debug_slave_tck" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930404241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_debug_slave_sysclk assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|assign2_system_cpu_cpu_debug_slave_sysclk:the_assign2_system_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"assign2_system_cpu_cpu_debug_slave_sysclk\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|assign2_system_cpu_cpu_debug_slave_sysclk:the_assign2_system_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" "the_assign2_system_cpu_cpu_debug_slave_sysclk" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930404394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" "assign2_system_cpu_cpu_debug_slave_phy" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930404651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930404704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930404704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930404704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930404704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930404704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930404704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930404704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930404704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930404704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930404704 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664930404704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930404727 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930404784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930405541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930405797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_jtag_uart assign2_system:inst\|assign2_system_jtag_uart:jtag_uart " "Elaborating entity \"assign2_system_jtag_uart\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\"" {  } { { "db/ip/assign2_system/assign2_system.v" "jtag_uart" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930405949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_jtag_uart_scfifo_w assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w " "Elaborating entity \"assign2_system_jtag_uart_scfifo_w\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "the_assign2_system_jtag_uart_scfifo_w" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930406019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "wfifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930406346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930406406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930406407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930406407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930406407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930406407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930406407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930406407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930406407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930406407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930406407 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664930406407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930406524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930406524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930406537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930406700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930406700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930406717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930406860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930406860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930406882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930407060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930407060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930407090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930407271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930407271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930407293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930407489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930407489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930407513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_jtag_uart_scfifo_r assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_r:the_assign2_system_jtag_uart_scfifo_r " "Elaborating entity \"assign2_system_jtag_uart_scfifo_r\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_r:the_assign2_system_jtag_uart_scfifo_r\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "the_assign2_system_jtag_uart_scfifo_r" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930407682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "assign2_system_jtag_uart_alt_jtag_atlantic" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930408353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930408421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930408421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930408421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930408421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930408421 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664930408421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930408469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930408542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_keys assign2_system:inst\|assign2_system_keys:keys " "Elaborating entity \"assign2_system_keys\" for hierarchy \"assign2_system:inst\|assign2_system_keys:keys\"" {  } { { "db/ip/assign2_system/assign2_system.v" "keys" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930408652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_lcd assign2_system:inst\|assign2_system_lcd:lcd " "Elaborating entity \"assign2_system_lcd\" for hierarchy \"assign2_system:inst\|assign2_system_lcd:lcd\"" {  } { { "db/ip/assign2_system/assign2_system.v" "lcd" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930408729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_leds_green assign2_system:inst\|assign2_system_leds_green:leds_green " "Elaborating entity \"assign2_system_leds_green\" for hierarchy \"assign2_system:inst\|assign2_system_leds_green:leds_green\"" {  } { { "db/ip/assign2_system/assign2_system.v" "leds_green" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930408800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_leds_red assign2_system:inst\|assign2_system_leds_red:leds_red " "Elaborating entity \"assign2_system_leds_red\" for hierarchy \"assign2_system:inst\|assign2_system_leds_red:leds_red\"" {  } { { "db/ip/assign2_system/assign2_system.v" "leds_red" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930408864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_onchip_mem assign2_system:inst\|assign2_system_onchip_mem:onchip_mem " "Elaborating entity \"assign2_system_onchip_mem\" for hierarchy \"assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\"" {  } { { "db/ip/assign2_system/assign2_system.v" "onchip_mem" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930408962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_onchip_mem.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930409359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_onchip_mem.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930409420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930409421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file assign2_system_onchip_mem.hex " "Parameter \"init_file\" = \"assign2_system_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930409421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930409421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 15360 " "Parameter \"maximum_depth\" = \"15360\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930409421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 15360 " "Parameter \"numwords_a\" = \"15360\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930409421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930409421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930409421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930409421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930409421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930409421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930409421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930409421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930409421 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_onchip_mem.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664930409421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qdh1 " "Found entity 1: altsyncram_qdh1" {  } { { "db/altsyncram_qdh1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_qdh1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930409549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930409549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qdh1 assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_qdh1:auto_generated " "Elaborating entity \"altsyncram_qdh1\" for hierarchy \"assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_qdh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930409564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930410111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930410111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_qdh1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_qdh1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_qdh1.tdf" "decode3" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_qdh1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930410127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/mux_iob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930410301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930410301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_qdh1:auto_generated\|mux_iob:mux2 " "Elaborating entity \"mux_iob\" for hierarchy \"assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_qdh1:auto_generated\|mux_iob:mux2\"" {  } { { "db/altsyncram_qdh1.tdf" "mux2" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_qdh1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930410318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_sdram assign2_system:inst\|assign2_system_sdram:sdram " "Elaborating entity \"assign2_system_sdram\" for hierarchy \"assign2_system:inst\|assign2_system_sdram:sdram\"" {  } { { "db/ip/assign2_system/assign2_system.v" "sdram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930410578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_sdram_input_efifo_module assign2_system:inst\|assign2_system_sdram:sdram\|assign2_system_sdram_input_efifo_module:the_assign2_system_sdram_input_efifo_module " "Elaborating entity \"assign2_system_sdram_input_efifo_module\" for hierarchy \"assign2_system:inst\|assign2_system_sdram:sdram\|assign2_system_sdram_input_efifo_module:the_assign2_system_sdram_input_efifo_module\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "the_assign2_system_sdram_input_efifo_module" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930410718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_switches assign2_system:inst\|assign2_system_switches:switches " "Elaborating entity \"assign2_system_switches\" for hierarchy \"assign2_system:inst\|assign2_system_switches:switches\"" {  } { { "db/ip/assign2_system/assign2_system.v" "switches" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930410809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_sys_sdram_pll_0 assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"assign2_system_sys_sdram_pll_0\" for hierarchy \"assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "db/ip/assign2_system/assign2_system.v" "sys_sdram_pll_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930410908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v" "sys_pll" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930410972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/assign2_system/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930411180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/assign2_system/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930411237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930411237 ""}  } { { "db/ip/assign2_system/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664930411237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_3lb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930411368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930411368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930411381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v" "reset_from_locked" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930411512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_timer_0 assign2_system:inst\|assign2_system_timer_0:timer_0 " "Elaborating entity \"assign2_system_timer_0\" for hierarchy \"assign2_system:inst\|assign2_system_timer_0:timer_0\"" {  } { { "db/ip/assign2_system/assign2_system.v" "timer_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930411583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_uart assign2_system:inst\|assign2_system_uart:uart " "Elaborating entity \"assign2_system_uart\" for hierarchy \"assign2_system:inst\|assign2_system_uart:uart\"" {  } { { "db/ip/assign2_system/assign2_system.v" "uart" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930411681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_uart_tx assign2_system:inst\|assign2_system_uart:uart\|assign2_system_uart_tx:the_assign2_system_uart_tx " "Elaborating entity \"assign2_system_uart_tx\" for hierarchy \"assign2_system:inst\|assign2_system_uart:uart\|assign2_system_uart_tx:the_assign2_system_uart_tx\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_uart.v" "the_assign2_system_uart_tx" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930411775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_uart_rx assign2_system:inst\|assign2_system_uart:uart\|assign2_system_uart_rx:the_assign2_system_uart_rx " "Elaborating entity \"assign2_system_uart_rx\" for hierarchy \"assign2_system:inst\|assign2_system_uart:uart\|assign2_system_uart_rx:the_assign2_system_uart_rx\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_uart.v" "the_assign2_system_uart_rx" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930411853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_uart_rx_stimulus_source assign2_system:inst\|assign2_system_uart:uart\|assign2_system_uart_rx:the_assign2_system_uart_rx\|assign2_system_uart_rx_stimulus_source:the_assign2_system_uart_rx_stimulus_source " "Elaborating entity \"assign2_system_uart_rx_stimulus_source\" for hierarchy \"assign2_system:inst\|assign2_system_uart:uart\|assign2_system_uart_rx:the_assign2_system_uart_rx\|assign2_system_uart_rx_stimulus_source:the_assign2_system_uart_rx_stimulus_source\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_uart.v" "the_assign2_system_uart_rx_stimulus_source" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930411919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_uart_regs assign2_system:inst\|assign2_system_uart:uart\|assign2_system_uart_regs:the_assign2_system_uart_regs " "Elaborating entity \"assign2_system_uart_regs\" for hierarchy \"assign2_system:inst\|assign2_system_uart:uart\|assign2_system_uart_regs:the_assign2_system_uart_regs\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_uart.v" "the_assign2_system_uart_regs" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930412034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_video_dual_clock_buffer_0 assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0 " "Elaborating entity \"assign2_system_video_dual_clock_buffer_0\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\"" {  } { { "db/ip/assign2_system/assign2_system.v" "video_dual_clock_buffer_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930412116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" "Data_FIFO" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930412616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930412671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Instantiated megafunction \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930412671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930412671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930412671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930412671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930412671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930412671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930412671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930412671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930412671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930412671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930412671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930412671 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664930412671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nsj1 " "Found entity 1: dcfifo_nsj1" {  } { { "db/dcfifo_nsj1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930412822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930412822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nsj1 assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated " "Elaborating entity \"dcfifo_nsj1\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930412840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_gray2bin_tgb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930413028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930413028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g_gray2bin" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930413047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_graycounter_qn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930413289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930413289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "rdptr_g1p" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930413309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_graycounter_m5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930413509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930413509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g1p" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930413529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j421 " "Found entity 1: altsyncram_j421" {  } { { "db/altsyncram_j421.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930413736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930413736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j421 assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram " "Elaborating entity \"altsyncram_j421\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\"" {  } { { "db/dcfifo_nsj1.tdf" "fifo_ram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930413756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930413936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930413936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_nsj1.tdf" "rs_dgwp" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930413955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930414118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930414118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930414146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930414320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930414320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_brp" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930414339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930414528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930414528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_dgrp" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930414547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930414710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930414710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930414738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/cmpr_a66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930414932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930414932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nsj1.tdf" "rdempty_eq_comp1_lsb" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930414951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930415339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930415339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nsj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930415359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_video_pll_0 assign2_system:inst\|assign2_system_video_pll_0:video_pll_0 " "Elaborating entity \"assign2_system_video_pll_0\" for hierarchy \"assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\"" {  } { { "db/ip/assign2_system/assign2_system.v" "video_pll_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930415579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_video_pll_0.v" "video_pll" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_pll_0.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930415643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/assign2_system/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930415730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/assign2_system/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930415789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930415789 ""}  } { { "db/ip/assign2_system/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664930415789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8fb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8fb2 " "Found entity 1: altpll_8fb2" {  } { { "db/altpll_8fb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_8fb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930415946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930415946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8fb2 assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated " "Elaborating entity \"altpll_8fb2\" for hierarchy \"assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930415959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_video_rgb_resampler_0 assign2_system:inst\|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0 " "Elaborating entity \"assign2_system_video_rgb_resampler_0\" for hierarchy \"assign2_system:inst\|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0\"" {  } { { "db/ip/assign2_system/assign2_system.v" "video_rgb_resampler_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930416071 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a assign2_system_video_rgb_resampler_0.v(118) " "Verilog HDL or VHDL warning at assign2_system_video_rgb_resampler_0.v(118): object \"a\" assigned a value but never read" {  } { { "db/ip/assign2_system/submodules/assign2_system_video_rgb_resampler_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_rgb_resampler_0.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1664930416071 "|assignment2|assign2_system:inst|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_video_vga_controller_0 assign2_system:inst\|assign2_system_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"assign2_system_video_vga_controller_0\" for hierarchy \"assign2_system:inst\|assign2_system_video_vga_controller_0:video_vga_controller_0\"" {  } { { "db/ip/assign2_system/assign2_system.v" "video_vga_controller_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930416146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing assign2_system:inst\|assign2_system_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"assign2_system:inst\|assign2_system_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_video_vga_controller_0.v" "VGA_Timing" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930416220 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/assign2_system/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664930416221 "|assignment2|assign2_system:inst|assign2_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/assign2_system/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664930416222 "|assignment2|assign2_system:inst|assign2_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"assign2_system_mm_interconnect_0\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/assign2_system/assign2_system.v" "mm_interconnect_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930416295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 1056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930416701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930416771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930416845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "video_rgb_resampler_0_avalon_rgb_slave_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 1244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930416924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_control_slave_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "lcd_control_slave_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 1308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930416990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 1372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930417057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_green_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_green_s1_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "leds_green_s1_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 1436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930417126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "timer_1_s1_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 1692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930417202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "uart_s1_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 1820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930417274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "sdram_s1_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 1884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930417346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930417408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 2029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930417479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930417546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 2194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930417627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/assign2_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930417750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930417840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "sdram_s1_agent" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 3569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930418052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/assign2_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930418150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 3610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930418215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 3651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930418336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "onchip_mem_s1_agent_rsp_fifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 3776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930418413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_router assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router:router " "Elaborating entity \"assign2_system_mm_interconnect_0_router\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "router" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 3792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930418495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_router_default_decode assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router:router\|assign2_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"assign2_system_mm_interconnect_0_router_default_decode\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router:router\|assign2_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930418589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_router_001 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"assign2_system_mm_interconnect_0_router_001\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "router_001" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 3808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930418671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_router_001_default_decode assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_001:router_001\|assign2_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"assign2_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_001:router_001\|assign2_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930418754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_router_002 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"assign2_system_mm_interconnect_0_router_002\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "router_002" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 3824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930418821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_router_002_default_decode assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_002:router_002\|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"assign2_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_002:router_002\|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930418906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_router_005 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"assign2_system_mm_interconnect_0_router_005\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "router_005" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 3872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930419013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_router_005_default_decode assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_005:router_005\|assign2_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"assign2_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_005:router_005\|assign2_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930419092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_router_013 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_013:router_013 " "Elaborating entity \"assign2_system_mm_interconnect_0_router_013\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_013:router_013\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "router_013" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930419305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_router_013_default_decode assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_013:router_013\|assign2_system_mm_interconnect_0_router_013_default_decode:the_default_decode " "Elaborating entity \"assign2_system_mm_interconnect_0_router_013_default_decode\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_013:router_013\|assign2_system_mm_interconnect_0_router_013_default_decode:the_default_decode\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_013.sv" "the_default_decode" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_013.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930419380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930419471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930419561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/assign2_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930419629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_cmd_demux assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"assign2_system_mm_interconnect_0_cmd_demux\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "cmd_demux" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930419707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_cmd_demux_001 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"assign2_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "cmd_demux_001" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930419822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_cmd_mux assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"assign2_system_mm_interconnect_0_cmd_mux\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "cmd_mux" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930419912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_cmd_mux_003 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"assign2_system_mm_interconnect_0_cmd_mux_003\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "cmd_mux_003" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930420005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930420082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930420142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_rsp_demux assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"assign2_system_mm_interconnect_0_rsp_demux\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "rsp_demux" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930420329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_rsp_demux_003 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"assign2_system_mm_interconnect_0_rsp_demux_003\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "rsp_demux_003" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930420433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_rsp_mux assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"assign2_system_mm_interconnect_0_rsp_mux\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "rsp_mux" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930420609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930420744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930420804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_rsp_mux_001 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"assign2_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "rsp_mux_001" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930420878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930420987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930421041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930421103 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1664930421110 "|assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1664930421110 "|assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1664930421110 "|assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 5128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930421222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_avalon_st_adapter assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"assign2_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 5223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930421316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930421391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_avalon_st_adapter_011 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011 " "Elaborating entity \"assign2_system_mm_interconnect_0_avalon_st_adapter_011\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "avalon_st_adapter_011" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 5542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930421645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011\|assign2_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0:error_adapter_0 " "Elaborating entity \"assign2_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011\|assign2_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_011.v" "error_adapter_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_011.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930421720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_irq_mapper assign2_system:inst\|assign2_system_irq_mapper:irq_mapper " "Elaborating entity \"assign2_system_irq_mapper\" for hierarchy \"assign2_system:inst\|assign2_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/assign2_system/assign2_system.v" "irq_mapper" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930421847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_avalon_st_adapter assign2_system:inst\|assign2_system_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"assign2_system_avalon_st_adapter\" for hierarchy \"assign2_system:inst\|assign2_system_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/assign2_system/assign2_system.v" "avalon_st_adapter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930421907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_avalon_st_adapter_timing_adapter_0 assign2_system:inst\|assign2_system_avalon_st_adapter:avalon_st_adapter\|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"assign2_system_avalon_st_adapter_timing_adapter_0\" for hierarchy \"assign2_system:inst\|assign2_system_avalon_st_adapter:avalon_st_adapter\|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter.v" "timing_adapter_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930421974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_avalon_st_adapter_timing_adapter_0_fifo assign2_system:inst\|assign2_system_avalon_st_adapter:avalon_st_adapter\|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"assign2_system_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"assign2_system:inst\|assign2_system_avalon_st_adapter:avalon_st_adapter\|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0.sv" "assign2_system_avalon_st_adapter_timing_adapter_0_fifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930422046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller assign2_system:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"assign2_system:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/assign2_system/assign2_system.v" "rst_controller" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930422117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer assign2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"assign2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/assign2_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930422196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer assign2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"assign2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/assign2_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930422269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller assign2_system:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"assign2_system:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/assign2_system/assign2_system.v" "rst_controller_001" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930422327 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/assign2_system/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1664930425075 "|assignment2|assign2_system:inst|assign2_system_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/assign2_system/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1664930425080 "|assignment2|assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_assign2_system_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_assign2_system_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_itrace" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1664930425093 "|assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_itrace:the_assign2_system_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1664930426637 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.10.05.13:40:31 Progress: Loading sld20a8fde8/alt_sld_fab_wrapper_hw.tcl " "2022.10.05.13:40:31 Progress: Loading sld20a8fde8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930431130 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930433024 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930433194 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930434436 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930434520 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930434605 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930434708 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930434719 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930434756 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1664930435467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20a8fde8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld20a8fde8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld20a8fde8/alt_sld_fab.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930436272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930436272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930436404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930436404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930436466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930436466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930436554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930436554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930436656 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930436656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930436656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930436757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930436757 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\] " "Synthesized away node \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf" 69 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 370 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664930439965 "|assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\] " "Synthesized away node \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf" 99 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 370 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664930439965 "|assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\] " "Synthesized away node \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf" 129 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 370 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664930439965 "|assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\] " "Synthesized away node \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf" 399 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 370 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664930439965 "|assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\] " "Synthesized away node \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf" 429 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 370 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664930439965 "|assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\] " "Synthesized away node \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf" 699 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 370 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664930439965 "|assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\] " "Synthesized away node \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf" 729 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 370 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664930439965 "|assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1664930439965 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1664930439965 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "assign2_system:inst\|assign2_system_avalon_st_adapter:avalon_st_adapter\|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo\|mem " "RAM logic \"assign2_system:inst\|assign2_system_avalon_st_adapter:avalon_st_adapter\|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0_fifo.sv" "mem" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0_fifo.sv" 87 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664930442218 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v" "mem" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664930442218 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1664930442218 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1664930444692 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1664930444692 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1664930444692 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1664930444692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930444945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930444945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930444945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930444945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930444945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930444945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930444945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930444945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930444945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930444945 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664930444945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930445070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930445070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930445298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930445298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930445298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930445298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930445298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930445298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930445298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930445298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930445298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664930445298 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664930445298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664930445438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930445438 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Video and Image Processing Suite " "\"Video and Image Processing Suite\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1664930448250 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1664930448250 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "IP-TEST_PATTERN_GENERATOR_II " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature IP-TEST_PATTERN_GENERATOR_II" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached " "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1664930448371 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached " "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1664930448371 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1664930448371 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1664930448371 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1664930448373 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1664930448373 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1664930448400 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 5843 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 44 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 442 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 352 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 61 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 356 -1 0 } } { "db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 7672 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 306 -1 0 } } { "db/ip/assign2_system/submodules/altera_reset_synchronizer.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2618 -1 0 } } { "db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 398 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 4045 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 43 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 5924 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 7681 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_timer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_timer_0.v" 167 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0_fifo.sv" 88 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1664930448648 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1664930448650 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 1016 24 200 1032 "DRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664930450780 "|assignment2|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 1296 24 200 1312 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664930450780 "|assignment2|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1664930450780 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930451208 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "469 " "469 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1664930454657 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930455025 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1664930455421 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1664930455421 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930455632 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Documents/GitHub/video-processing-group-10/Quartus/output_files/assignment2.map.smsg " "Generated suppressed messages file /Documents/GitHub/video-processing-group-10/Quartus/output_files/assignment2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930458418 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664930465081 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664930465081 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_3lb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "db/ip/assign2_system/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v" 35 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 316 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1664930466058 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_8fb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "db/ip/assign2_system/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_video_pll_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_pll_0.v" 34 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 377 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1664930466059 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_8fb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "db/ip/assign2_system/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_video_pll_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_pll_0.v" 34 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 377 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1664930466062 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7388 " "Implemented 7388 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664930466580 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664930466580 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1664930466580 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6941 " "Implemented 6941 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664930466580 ""} { "Info" "ICUT_CUT_TM_RAMS" "304 " "Implemented 304 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1664930466580 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1664930466580 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1664930466580 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664930466580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5039 " "Peak virtual memory: 5039 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664930467488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 05 13:41:07 2022 " "Processing ended: Wed Oct 05 13:41:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664930467488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:19 " "Elapsed time: 00:02:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664930467488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:15 " "Total CPU time (on all processors): 00:02:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664930467488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664930467488 ""}
