{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727857982590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727857982607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 02 13:33:02 2024 " "Processing started: Wed Oct 02 13:33:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727857982607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857982607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SCP -c SCP " "Command: quartus_map --read_settings_files=on --write_settings_files=off SCP -c SCP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857982607 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727857983634 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727857983634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/register/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/register/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Register/Register.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Register/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857998375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857998375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/mux3by1/mux3by1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/mux3by1/mux3by1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3by1 " "Found entity 1: Mux3by1" {  } { { "../Mux3by1/Mux3by1.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Mux3by1/Mux3by1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857998380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857998380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/mux2by1/mux2by1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/mux2by1/mux2by1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2by1 " "Found entity 1: Mux2by1" {  } { { "../Mux2by1/Mux2by1.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Mux2by1/Mux2by1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857998380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857998380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/maindecoder/maindecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/maindecoder/maindecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "../MainDecoder/MainDecoder.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/MainDecoder/MainDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857998395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857998395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/instruction memory/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/instruction memory/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "../Instruction Memory/InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857998397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857998397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/ff32/ff32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/ff32/ff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF32 " "Found entity 1: FF32" {  } { { "../FF32/FF32.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/FF32/FF32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857998397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857998397 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extend.v(12) " "Verilog HDL warning at Extend.v(12): extended using \"x\" or \"z\"" {  } { { "../Extend/Extend.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Extend/Extend.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1727857998411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/extend/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/extend/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "../Extend/Extend.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Extend/Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857998411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857998411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/datamemory/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/datamemory/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "../DataMemory/DataMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataMemory/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857998416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857998416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/aludecoder/aludecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/aludecoder/aludecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 AluDecoder " "Found entity 1: AluDecoder" {  } { { "../AluDecoder/AluDecoder.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/AluDecoder/AluDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857998424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857998424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857998426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857998426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/adder/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/adder/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../Adder/Adder.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Adder/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857998426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857998426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/controller/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/controller/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../Controller/Controller.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Controller/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857998438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857998438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/datapath/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/datapath/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "../DataPath/DataPath.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857998444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857998444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scp.v 1 1 " "Found 1 design units, including 1 entities, in source file scp.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCP " "Found entity 1: SCP" {  } { { "SCP.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCP/SCP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857998452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857998452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrc SCP.v(12) " "Verilog HDL Implicit Net warning at SCP.v(12): created implicit net for \"PCSrc\"" {  } { { "SCP.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCP/SCP.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857998452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCP " "Elaborating entity \"SCP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727857998648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:c " "Elaborating entity \"Controller\" for hierarchy \"Controller:c\"" {  } { { "SCP.v" "c" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCP/SCP.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857998710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder Controller:c\|MainDecoder:md " "Elaborating entity \"MainDecoder\" for hierarchy \"Controller:c\|MainDecoder:md\"" {  } { { "../Controller/Controller.v" "md" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Controller/Controller.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857998732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluDecoder Controller:c\|AluDecoder:ad " "Elaborating entity \"AluDecoder\" for hierarchy \"Controller:c\|AluDecoder:ad\"" {  } { { "../Controller/Controller.v" "ad" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Controller/Controller.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857998740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:dp " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:dp\"" {  } { { "SCP.v" "dp" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCP/SCP.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857998747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF32 DataPath:dp\|FF32:pcreg " "Elaborating entity \"FF32\" for hierarchy \"DataPath:dp\|FF32:pcreg\"" {  } { { "../DataPath/DataPath.v" "pcreg" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857998796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder DataPath:dp\|Adder:pcadd4 " "Elaborating entity \"Adder\" for hierarchy \"DataPath:dp\|Adder:pcadd4\"" {  } { { "../DataPath/DataPath.v" "pcadd4" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857998808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2by1 DataPath:dp\|Mux2by1:pcmux " "Elaborating entity \"Mux2by1\" for hierarchy \"DataPath:dp\|Mux2by1:pcmux\"" {  } { { "../DataPath/DataPath.v" "pcmux" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857998812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register DataPath:dp\|Register:rf " "Elaborating entity \"Register\" for hierarchy \"DataPath:dp\|Register:rf\"" {  } { { "../DataPath/DataPath.v" "rf" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857998820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend DataPath:dp\|Extend:ext " "Elaborating entity \"Extend\" for hierarchy \"DataPath:dp\|Extend:ext\"" {  } { { "../DataPath/DataPath.v" "ext" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857998828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU DataPath:dp\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"DataPath:dp\|ALU:alu\"" {  } { { "../DataPath/DataPath.v" "alu" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857998841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3by1 DataPath:dp\|Mux3by1:resultmux " "Elaborating entity \"Mux3by1\" for hierarchy \"DataPath:dp\|Mux3by1:resultmux\"" {  } { { "../DataPath/DataPath.v" "resultmux" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857998853 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DataPath:dp\|Register:rf\|registers " "RAM logic \"DataPath:dp\|Register:rf\|registers\" is uninferred due to asynchronous read logic" {  } { { "../Register/Register.v" "registers" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Register/Register.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1727857999593 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1727857999593 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727858002241 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCP/output_files/SCP.map.smsg " "Generated suppressed messages file C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCP/output_files/SCP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727858005475 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727858005839 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727858005839 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2131 " "Implemented 2131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727858006275 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727858006275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1968 " "Implemented 1968 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727858006275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727858006275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727858006343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 02 13:33:26 2024 " "Processing ended: Wed Oct 02 13:33:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727858006343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727858006343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727858006343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727858006343 ""}
