// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module calc_llr (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        mod_type_V,
        sym_V,
        inv_sigma_sq_V,
        ap_return_0,
        ap_return_1,
        ap_return_2
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [1:0] mod_type_V;
input  [18:0] sym_V;
input  [16:0] inv_sigma_sq_V;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_idle_pp0;
wire   [4:0] demod_REGION_THRES_V_address0;
reg    demod_REGION_THRES_V_ce0;
wire   [14:0] demod_REGION_THRES_V_q0;
wire   [4:0] demod_REGION_THRES_V_address1;
reg    demod_REGION_THRES_V_ce1;
wire   [14:0] demod_REGION_THRES_V_q1;
wire   [4:0] demod_REGION_THRES_V_address2;
reg    demod_REGION_THRES_V_ce2;
wire   [14:0] demod_REGION_THRES_V_q2;
wire   [4:0] demod_GRADIENT_V_0_address0;
reg    demod_GRADIENT_V_0_ce0;
wire   [16:0] demod_GRADIENT_V_0_q0;
wire   [4:0] demod_INTERCEPT_V_0_address0;
reg    demod_INTERCEPT_V_0_ce0;
wire   [16:0] demod_INTERCEPT_V_0_q0;
wire   [4:0] demod_GRADIENT_V_1_address0;
reg    demod_GRADIENT_V_1_ce0;
wire   [16:0] demod_GRADIENT_V_1_q0;
wire   [4:0] demod_INTERCEPT_V_1_address0;
reg    demod_INTERCEPT_V_1_ce0;
wire   [15:0] demod_INTERCEPT_V_1_q0;
wire   [4:0] demod_GRADIENT_V_2_address0;
reg    demod_GRADIENT_V_2_ce0;
wire   [15:0] demod_GRADIENT_V_2_q0;
wire   [4:0] demod_INTERCEPT_V_2_address0;
reg    demod_INTERCEPT_V_2_ce0;
wire   [15:0] demod_INTERCEPT_V_2_q0;
reg   [16:0] inv_sigma_sq_V_read_reg_1186;
reg   [16:0] ap_reg_pp0_iter1_inv_sigma_sq_V_read_reg_1186;
reg   [16:0] ap_reg_pp0_iter2_inv_sigma_sq_V_read_reg_1186;
reg   [16:0] ap_reg_pp0_iter3_inv_sigma_sq_V_read_reg_1186;
reg   [16:0] ap_reg_pp0_iter4_inv_sigma_sq_V_read_reg_1186;
reg   [16:0] ap_reg_pp0_iter5_inv_sigma_sq_V_read_reg_1186;
reg   [16:0] ap_reg_pp0_iter6_inv_sigma_sq_V_read_reg_1186;
reg   [16:0] ap_reg_pp0_iter7_inv_sigma_sq_V_read_reg_1186;
reg   [16:0] ap_reg_pp0_iter8_inv_sigma_sq_V_read_reg_1186;
reg   [16:0] ap_reg_pp0_iter9_inv_sigma_sq_V_read_reg_1186;
reg   [16:0] ap_reg_pp0_iter10_inv_sigma_sq_V_read_reg_1186;
reg   [16:0] ap_reg_pp0_iter11_inv_sigma_sq_V_read_reg_1186;
reg   [18:0] sym_V_read_reg_1191;
reg   [18:0] ap_reg_pp0_iter1_sym_V_read_reg_1191;
reg   [18:0] ap_reg_pp0_iter2_sym_V_read_reg_1191;
reg   [18:0] ap_reg_pp0_iter3_sym_V_read_reg_1191;
reg   [18:0] ap_reg_pp0_iter4_sym_V_read_reg_1191;
reg   [18:0] ap_reg_pp0_iter5_sym_V_read_reg_1191;
reg   [18:0] ap_reg_pp0_iter6_sym_V_read_reg_1191;
reg   [1:0] mod_type_V_read_reg_1199;
reg   [1:0] ap_reg_pp0_iter1_mod_type_V_read_reg_1199;
reg   [1:0] ap_reg_pp0_iter2_mod_type_V_read_reg_1199;
reg   [1:0] ap_reg_pp0_iter3_mod_type_V_read_reg_1199;
reg   [1:0] ap_reg_pp0_iter4_mod_type_V_read_reg_1199;
wire   [0:0] tmp_fu_220_p3;
reg   [0:0] tmp_reg_1207;
reg   [0:0] ap_reg_pp0_iter1_tmp_reg_1207;
reg   [0:0] ap_reg_pp0_iter2_tmp_reg_1207;
wire   [2:0] p_i_fu_228_p3;
reg   [2:0] p_i_reg_1213;
reg   [2:0] ap_reg_pp0_iter1_p_i_reg_1213;
reg   [2:0] ap_reg_pp0_iter2_p_i_reg_1213;
wire   [2:0] p_1_i_fu_236_p3;
reg   [2:0] p_1_i_reg_1219;
reg   [2:0] ap_reg_pp0_iter1_p_1_i_reg_1219;
reg   [2:0] ap_reg_pp0_iter2_p_1_i_reg_1219;
wire   [2:0] p_2_i_fu_262_p3;
reg   [2:0] p_2_i_reg_1235;
reg   [2:0] ap_reg_pp0_iter2_p_2_i_reg_1235;
reg   [2:0] ap_reg_pp0_iter3_p_2_i_reg_1235;
reg   [14:0] demod_REGION_THRES_V_1_reg_1241;
reg   [14:0] demod_REGION_THRES_V_4_reg_1246;
wire   [0:0] tmp_206_i_fu_281_p2;
reg   [0:0] tmp_206_i_reg_1256;
wire   [0:0] tmp_206_1_i_fu_289_p2;
reg   [0:0] tmp_206_1_i_reg_1261;
reg   [14:0] demod_REGION_THRES_V_7_reg_1266;
wire   [2:0] sel_tmp3_fu_320_p3;
reg   [2:0] sel_tmp3_reg_1271;
wire   [2:0] region_V_fu_351_p3;
reg   [2:0] region_V_reg_1276;
reg   [16:0] demod_GRADIENT_V_0_l_reg_1311;
reg   [16:0] demod_INTERCEPT_V_0_1_reg_1316;
reg   [16:0] ap_reg_pp0_iter7_demod_INTERCEPT_V_0_1_reg_1316;
reg   [16:0] ap_reg_pp0_iter8_demod_INTERCEPT_V_0_1_reg_1316;
reg   [16:0] ap_reg_pp0_iter9_demod_INTERCEPT_V_0_1_reg_1316;
reg   [16:0] ap_reg_pp0_iter10_demod_INTERCEPT_V_0_1_reg_1316;
reg  signed [16:0] demod_GRADIENT_V_1_l_reg_1321;
reg   [15:0] demod_INTERCEPT_V_1_1_reg_1326;
reg   [15:0] ap_reg_pp0_iter7_demod_INTERCEPT_V_1_1_reg_1326;
reg   [15:0] ap_reg_pp0_iter8_demod_INTERCEPT_V_1_1_reg_1326;
reg   [15:0] ap_reg_pp0_iter9_demod_INTERCEPT_V_1_1_reg_1326;
reg   [15:0] ap_reg_pp0_iter10_demod_INTERCEPT_V_1_1_reg_1326;
reg  signed [15:0] demod_GRADIENT_V_2_l_reg_1331;
reg   [15:0] demod_INTERCEPT_V_2_1_reg_1336;
reg   [15:0] ap_reg_pp0_iter7_demod_INTERCEPT_V_2_1_reg_1336;
reg   [15:0] ap_reg_pp0_iter8_demod_INTERCEPT_V_2_1_reg_1336;
reg   [15:0] ap_reg_pp0_iter9_demod_INTERCEPT_V_2_1_reg_1336;
reg   [15:0] ap_reg_pp0_iter10_demod_INTERCEPT_V_2_1_reg_1336;
wire  signed [35:0] OP1_V_cast_fu_373_p1;
wire  signed [35:0] grp_fu_1141_p2;
reg  signed [35:0] r_V_reg_1363;
wire  signed [35:0] grp_fu_1147_p2;
reg  signed [35:0] r_V_1_reg_1368;
wire  signed [35:0] grp_fu_1153_p2;
reg  signed [35:0] r_V_2_reg_1373;
reg  signed [17:0] intrp_V_reg_1378;
reg  signed [17:0] intrp_V_1_reg_1383;
reg  signed [17:0] intrp_V_2_reg_1388;
wire   [34:0] OP2_V_fu_487_p1;
wire  signed [34:0] grp_fu_1159_p2;
reg  signed [34:0] r_V_s_reg_1415;
reg  signed [34:0] ap_reg_pp0_iter16_r_V_s_reg_1415;
reg  signed [34:0] ap_reg_pp0_iter17_r_V_s_reg_1415;
reg   [0:0] tmp_34_reg_1423;
reg   [0:0] ap_reg_pp0_iter16_tmp_34_reg_1423;
reg   [0:0] ap_reg_pp0_iter17_tmp_34_reg_1423;
wire   [15:0] tmp_36_fu_506_p1;
reg   [15:0] tmp_36_reg_1430;
reg   [1:0] p_Result_9_reg_1435;
reg   [1:0] ap_reg_pp0_iter16_p_Result_9_reg_1435;
wire  signed [34:0] grp_fu_1168_p2;
reg  signed [34:0] r_V_80_1_reg_1441;
reg  signed [34:0] ap_reg_pp0_iter16_r_V_80_1_reg_1441;
reg  signed [34:0] ap_reg_pp0_iter17_r_V_80_1_reg_1441;
reg   [0:0] tmp_40_reg_1449;
reg   [0:0] ap_reg_pp0_iter16_tmp_40_reg_1449;
reg   [0:0] ap_reg_pp0_iter17_tmp_40_reg_1449;
wire   [15:0] tmp_42_fu_525_p1;
reg   [15:0] tmp_42_reg_1456;
reg   [1:0] p_Result_99_1_reg_1461;
reg   [1:0] ap_reg_pp0_iter16_p_Result_99_1_reg_1461;
wire  signed [34:0] grp_fu_1177_p2;
reg  signed [34:0] r_V_80_2_reg_1467;
reg  signed [34:0] ap_reg_pp0_iter16_r_V_80_2_reg_1467;
reg  signed [34:0] ap_reg_pp0_iter17_r_V_80_2_reg_1467;
reg   [0:0] tmp_46_reg_1475;
reg   [0:0] ap_reg_pp0_iter16_tmp_46_reg_1475;
reg   [0:0] ap_reg_pp0_iter17_tmp_46_reg_1475;
wire   [15:0] tmp_48_fu_544_p1;
reg   [15:0] tmp_48_reg_1482;
reg   [1:0] p_Result_99_2_reg_1487;
reg   [1:0] ap_reg_pp0_iter16_p_Result_99_2_reg_1487;
wire   [0:0] r_fu_556_p2;
reg   [0:0] r_reg_1493;
wire   [0:0] not_s_i_i_fu_561_p2;
reg   [0:0] not_s_i_i_reg_1498;
reg   [0:0] ap_reg_pp0_iter17_not_s_i_i_reg_1498;
reg   [0:0] ap_reg_pp0_iter18_not_s_i_i_reg_1498;
wire   [0:0] r_1_fu_566_p2;
reg   [0:0] r_1_reg_1505;
wire   [0:0] not_s_i_i_1_fu_571_p2;
reg   [0:0] not_s_i_i_1_reg_1510;
reg   [0:0] ap_reg_pp0_iter17_not_s_i_i_1_reg_1510;
reg   [0:0] ap_reg_pp0_iter18_not_s_i_i_1_reg_1510;
wire   [0:0] r_2_fu_576_p2;
reg   [0:0] r_2_reg_1517;
wire   [0:0] not_s_i_i_2_fu_581_p2;
reg   [0:0] not_s_i_i_2_reg_1522;
reg   [0:0] ap_reg_pp0_iter17_not_s_i_i_2_reg_1522;
reg   [0:0] ap_reg_pp0_iter18_not_s_i_i_2_reg_1522;
wire   [15:0] p_Val2_2_fu_623_p2;
reg   [15:0] p_Val2_2_reg_1529;
reg   [15:0] ap_reg_pp0_iter18_p_Val2_2_reg_1529;
wire   [0:0] tmp_38_fu_629_p3;
reg   [0:0] tmp_38_reg_1535;
wire   [0:0] carry_5_fu_643_p2;
reg   [0:0] carry_5_reg_1541;
wire   [0:0] Range1_all_ones_fu_649_p2;
reg   [0:0] Range1_all_ones_reg_1548;
wire   [0:0] Range1_all_zeros_fu_654_p2;
reg   [0:0] Range1_all_zeros_reg_1555;
wire   [15:0] p_Val2_45_1_fu_696_p2;
reg   [15:0] p_Val2_45_1_reg_1560;
reg   [15:0] ap_reg_pp0_iter18_p_Val2_45_1_reg_1560;
wire   [0:0] tmp_44_fu_702_p3;
reg   [0:0] tmp_44_reg_1566;
wire   [0:0] carry_5_1_fu_716_p2;
reg   [0:0] carry_5_1_reg_1572;
wire   [0:0] Range1_all_ones_1_fu_722_p2;
reg   [0:0] Range1_all_ones_1_reg_1579;
wire   [0:0] Range1_all_zeros_1_fu_727_p2;
reg   [0:0] Range1_all_zeros_1_reg_1586;
wire   [15:0] p_Val2_45_2_fu_769_p2;
reg   [15:0] p_Val2_45_2_reg_1591;
reg   [15:0] ap_reg_pp0_iter18_p_Val2_45_2_reg_1591;
wire   [0:0] tmp_50_fu_775_p3;
reg   [0:0] tmp_50_reg_1597;
wire   [0:0] carry_5_2_fu_789_p2;
reg   [0:0] carry_5_2_reg_1603;
wire   [0:0] Range1_all_ones_2_fu_795_p2;
reg   [0:0] Range1_all_ones_2_reg_1610;
wire   [0:0] Range1_all_zeros_2_fu_800_p2;
reg   [0:0] Range1_all_zeros_2_reg_1617;
wire   [0:0] p_38_i_fu_834_p2;
reg   [0:0] p_38_i_reg_1622;
wire   [0:0] brmerge40_demorgan_i_fu_854_p2;
reg   [0:0] brmerge40_demorgan_i_reg_1627;
wire   [0:0] underflow_fu_871_p2;
reg   [0:0] underflow_reg_1632;
wire   [0:0] brmerge_i_i_fu_876_p2;
reg   [0:0] brmerge_i_i_reg_1637;
wire   [0:0] p_38_i_1_fu_911_p2;
reg   [0:0] p_38_i_1_reg_1642;
wire   [0:0] brmerge40_demorgan_i_1_fu_931_p2;
reg   [0:0] brmerge40_demorgan_i_1_reg_1647;
wire   [0:0] underflow_1_fu_948_p2;
reg   [0:0] underflow_1_reg_1652;
wire   [0:0] brmerge_i_i_1_fu_953_p2;
reg   [0:0] brmerge_i_i_1_reg_1657;
wire   [0:0] p_38_i_2_fu_988_p2;
reg   [0:0] p_38_i_2_reg_1662;
wire   [0:0] brmerge40_demorgan_i_2_fu_1008_p2;
reg   [0:0] brmerge40_demorgan_i_2_reg_1667;
wire   [0:0] underflow_2_fu_1025_p2;
reg   [0:0] underflow_2_reg_1672;
wire   [0:0] brmerge_i_i_2_fu_1030_p2;
reg   [0:0] brmerge_i_i_2_reg_1677;
wire   [63:0] tmp_1_fu_244_p4;
wire   [63:0] tmp_2_fu_253_p4;
wire   [63:0] tmp_3_fu_269_p4;
wire   [63:0] tmp_5_fu_363_p1;
wire  signed [18:0] demod_REGION_THRES_V_2_fu_278_p1;
wire  signed [18:0] demod_REGION_THRES_V_5_fu_286_p1;
wire   [2:0] p_2_i_77_fu_294_p3;
wire   [0:0] sel_tmp1_fu_308_p2;
wire   [0:0] sel_tmp2_fu_314_p2;
wire   [2:0] sel_tmp_fu_301_p3;
wire  signed [18:0] demod_REGION_THRES_V_8_fu_327_p1;
wire   [0:0] sel_tmp6_demorgan_fu_335_p2;
wire   [0:0] tmp_206_2_i_fu_330_p2;
wire   [0:0] sel_tmp6_fu_339_p2;
wire   [0:0] sel_tmp7_fu_345_p2;
wire   [4:0] tmp_4_fu_357_p3;
wire  signed [36:0] r_V_cast_fu_385_p1;
wire   [30:0] tmp_6_fu_392_p3;
wire   [37:0] tmp_s_fu_388_p1;
wire  signed [37:0] tmp_210_cast_fu_399_p1;
wire   [37:0] p_Val2_s_fu_403_p2;
wire  signed [36:0] r_V_1_cast_fu_419_p1;
wire   [29:0] tmp_210_1_fu_426_p3;
wire   [37:0] tmp_2081_1_fu_422_p1;
wire  signed [37:0] tmp_210_1_cast_fu_433_p1;
wire   [37:0] p_Val2_41_1_fu_437_p2;
wire  signed [36:0] r_V_2_cast_fu_453_p1;
wire   [29:0] tmp_210_2_fu_460_p3;
wire   [37:0] tmp_2081_2_fu_456_p1;
wire  signed [37:0] tmp_210_2_cast_fu_467_p1;
wire   [37:0] p_Val2_41_2_fu_471_p2;
wire   [0:0] r_i_i_fu_609_p2;
wire   [0:0] tmp_35_fu_595_p3;
wire   [0:0] qb_assign_4_fu_613_p2;
wire   [15:0] tmp_7_fu_619_p1;
wire   [15:0] p_Val2_1_fu_586_p4;
wire   [0:0] tmp_37_fu_602_p3;
wire   [0:0] tmp_8_fu_637_p2;
wire   [0:0] r_i_i_1_fu_682_p2;
wire   [0:0] tmp_41_fu_668_p3;
wire   [0:0] qb_assign_4_1_fu_686_p2;
wire   [15:0] tmp_216_1_fu_692_p1;
wire   [15:0] p_Val2_44_1_fu_659_p4;
wire   [0:0] tmp_43_fu_675_p3;
wire   [0:0] tmp_218_1_fu_710_p2;
wire   [0:0] r_i_i_2_fu_755_p2;
wire   [0:0] tmp_47_fu_741_p3;
wire   [0:0] qb_assign_4_2_fu_759_p2;
wire   [15:0] tmp_216_2_fu_765_p1;
wire   [15:0] p_Val2_44_2_fu_732_p4;
wire   [0:0] tmp_49_fu_748_p3;
wire   [0:0] tmp_218_2_fu_783_p2;
wire   [0:0] tmp_39_fu_805_p3;
wire   [0:0] tmp_9_fu_817_p2;
wire   [0:0] p_41_i_fu_823_p2;
wire   [0:0] deleted_zeros_fu_812_p3;
wire   [0:0] p_not_i_fu_838_p2;
wire   [0:0] brmerge_i_fu_844_p2;
wire   [0:0] deleted_ones_fu_828_p3;
wire   [0:0] tmp21_demorgan_fu_859_p2;
wire   [0:0] tmp21_fu_865_p2;
wire   [0:0] overflow_fu_849_p2;
wire   [0:0] tmp_45_fu_882_p3;
wire   [0:0] tmp_221_1_fu_894_p2;
wire   [0:0] p_41_i_1_fu_900_p2;
wire   [0:0] deleted_zeros_1_fu_889_p3;
wire   [0:0] p_not_i_1_fu_915_p2;
wire   [0:0] brmerge_i_1_fu_921_p2;
wire   [0:0] deleted_ones_1_fu_905_p3;
wire   [0:0] tmp23_demorgan_fu_936_p2;
wire   [0:0] tmp23_fu_942_p2;
wire   [0:0] overflow_1_fu_926_p2;
wire   [0:0] tmp_51_fu_959_p3;
wire   [0:0] tmp_221_2_fu_971_p2;
wire   [0:0] p_41_i_2_fu_977_p2;
wire   [0:0] deleted_zeros_2_fu_966_p3;
wire   [0:0] p_not_i_2_fu_992_p2;
wire   [0:0] brmerge_i_2_fu_998_p2;
wire   [0:0] deleted_ones_2_fu_982_p3;
wire   [0:0] tmp25_demorgan_fu_1013_p2;
wire   [0:0] tmp25_fu_1019_p2;
wire   [0:0] overflow_2_fu_1003_p2;
wire   [0:0] tmp22_fu_1036_p2;
wire   [0:0] underflow_not_fu_1040_p2;
wire   [15:0] p_Val2_45_mux_fu_1045_p3;
wire   [15:0] p_Val2_s_78_fu_1051_p3;
wire   [0:0] tmp24_fu_1065_p2;
wire   [0:0] underflow_not_1_fu_1069_p2;
wire   [15:0] p_Val2_45_mux_1_fu_1074_p3;
wire   [15:0] p_Val2_45_1_80_fu_1080_p3;
wire   [0:0] tmp26_fu_1094_p2;
wire   [0:0] underflow_not_2_fu_1098_p2;
wire   [15:0] p_Val2_45_mux_2_fu_1103_p3;
wire   [15:0] p_Val2_45_2_81_fu_1109_p3;
wire   [15:0] llr_0_V_write_assig_fu_1057_p3;
wire   [15:0] llr_1_V_write_assig_fu_1086_p3;
wire   [15:0] llr_2_V_write_assig_fu_1115_p3;
wire   [16:0] grp_fu_1141_p0;
wire  signed [18:0] grp_fu_1141_p1;
wire  signed [18:0] grp_fu_1147_p1;
wire  signed [18:0] grp_fu_1153_p1;
wire   [16:0] grp_fu_1159_p0;
wire   [16:0] grp_fu_1168_p0;
wire   [16:0] grp_fu_1177_p0;
reg    grp_fu_1141_ce;
reg    grp_fu_1147_ce;
reg    grp_fu_1153_ce;
reg    grp_fu_1159_ce;
reg    grp_fu_1168_ce;
reg    grp_fu_1177_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to18;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [35:0] grp_fu_1141_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
end

calc_llr_demod_RErcU #(
    .DataWidth( 15 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
demod_REGION_THRES_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(demod_REGION_THRES_V_address0),
    .ce0(demod_REGION_THRES_V_ce0),
    .q0(demod_REGION_THRES_V_q0),
    .address1(demod_REGION_THRES_V_address1),
    .ce1(demod_REGION_THRES_V_ce1),
    .q1(demod_REGION_THRES_V_q1),
    .address2(demod_REGION_THRES_V_address2),
    .ce2(demod_REGION_THRES_V_ce2),
    .q2(demod_REGION_THRES_V_q2)
);

calc_llr_demod_GRsc4 #(
    .DataWidth( 17 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
demod_GRADIENT_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(demod_GRADIENT_V_0_address0),
    .ce0(demod_GRADIENT_V_0_ce0),
    .q0(demod_GRADIENT_V_0_q0)
);

calc_llr_demod_INtde #(
    .DataWidth( 17 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
demod_INTERCEPT_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(demod_INTERCEPT_V_0_address0),
    .ce0(demod_INTERCEPT_V_0_ce0),
    .q0(demod_INTERCEPT_V_0_q0)
);

calc_llr_demod_GRudo #(
    .DataWidth( 17 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
demod_GRADIENT_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(demod_GRADIENT_V_1_address0),
    .ce0(demod_GRADIENT_V_1_ce0),
    .q0(demod_GRADIENT_V_1_q0)
);

calc_llr_demod_INvdy #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
demod_INTERCEPT_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(demod_INTERCEPT_V_1_address0),
    .ce0(demod_INTERCEPT_V_1_ce0),
    .q0(demod_INTERCEPT_V_1_q0)
);

calc_llr_demod_GRwdI #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
demod_GRADIENT_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(demod_GRADIENT_V_2_address0),
    .ce0(demod_GRADIENT_V_2_ce0),
    .q0(demod_GRADIENT_V_2_q0)
);

calc_llr_demod_INxdS #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
demod_INTERCEPT_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(demod_INTERCEPT_V_2_address0),
    .ce0(demod_INTERCEPT_V_2_ce0),
    .q0(demod_INTERCEPT_V_2_q0)
);

ber_kernel_mul_muyd2 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 36 ))
ber_kernel_mul_muyd2_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1141_p0),
    .din1(grp_fu_1141_p1),
    .ce(grp_fu_1141_ce),
    .dout(grp_fu_1141_p2)
);

ber_kernel_mul_muzec #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 36 ))
ber_kernel_mul_muzec_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(demod_GRADIENT_V_1_l_reg_1321),
    .din1(grp_fu_1147_p1),
    .ce(grp_fu_1147_ce),
    .dout(grp_fu_1147_p2)
);

ber_kernel_mul_muAem #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 36 ))
ber_kernel_mul_muAem_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(demod_GRADIENT_V_2_l_reg_1331),
    .din1(grp_fu_1153_p1),
    .ce(grp_fu_1153_ce),
    .dout(grp_fu_1153_p2)
);

ber_kernel_mul_muBew #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
ber_kernel_mul_muBew_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1159_p0),
    .din1(intrp_V_reg_1378),
    .ce(grp_fu_1159_ce),
    .dout(grp_fu_1159_p2)
);

ber_kernel_mul_muBew #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
ber_kernel_mul_muBew_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1168_p0),
    .din1(intrp_V_1_reg_1383),
    .ce(grp_fu_1168_ce),
    .dout(grp_fu_1168_p2)
);

ber_kernel_mul_muBew #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
ber_kernel_mul_muBew_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1177_p0),
    .din1(intrp_V_2_reg_1388),
    .ce(grp_fu_1177_ce),
    .dout(grp_fu_1177_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) | (ap_ce == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (~(((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) | (ap_ce == 1'b0))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (~(((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) | (ap_ce == 1'b0))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (~(((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) | (ap_ce == 1'b0))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (~(((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) | (ap_ce == 1'b0))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (~(((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) | (ap_ce == 1'b0))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (~(((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) | (ap_ce == 1'b0))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (~(((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) | (ap_ce == 1'b0))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (~(((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) | (ap_ce == 1'b0))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (~(((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) | (ap_ce == 1'b0))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (~(((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) | (ap_ce == 1'b0))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (~(((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) | (ap_ce == 1'b0))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (~(((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) | (ap_ce == 1'b0))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (~(((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) | (ap_ce == 1'b0))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (~(((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) | (ap_ce == 1'b0))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (~(((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) | (ap_ce == 1'b0))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (~(((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) | (ap_ce == 1'b0))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (~(((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) | (ap_ce == 1'b0))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (~(((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) | (ap_ce == 1'b0))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) & (ap_ce == 1'b1))) begin
        Range1_all_ones_1_reg_1579 <= Range1_all_ones_1_fu_722_p2;
        Range1_all_ones_2_reg_1610 <= Range1_all_ones_2_fu_795_p2;
        Range1_all_ones_reg_1548 <= Range1_all_ones_fu_649_p2;
        Range1_all_zeros_1_reg_1586 <= Range1_all_zeros_1_fu_727_p2;
        Range1_all_zeros_2_reg_1617 <= Range1_all_zeros_2_fu_800_p2;
        Range1_all_zeros_reg_1555 <= Range1_all_zeros_fu_654_p2;
        ap_reg_pp0_iter10_demod_INTERCEPT_V_0_1_reg_1316 <= ap_reg_pp0_iter9_demod_INTERCEPT_V_0_1_reg_1316;
        ap_reg_pp0_iter10_demod_INTERCEPT_V_1_1_reg_1326 <= ap_reg_pp0_iter9_demod_INTERCEPT_V_1_1_reg_1326;
        ap_reg_pp0_iter10_demod_INTERCEPT_V_2_1_reg_1336 <= ap_reg_pp0_iter9_demod_INTERCEPT_V_2_1_reg_1336;
        ap_reg_pp0_iter10_inv_sigma_sq_V_read_reg_1186 <= ap_reg_pp0_iter9_inv_sigma_sq_V_read_reg_1186;
        ap_reg_pp0_iter11_inv_sigma_sq_V_read_reg_1186 <= ap_reg_pp0_iter10_inv_sigma_sq_V_read_reg_1186;
        ap_reg_pp0_iter16_p_Result_99_1_reg_1461 <= p_Result_99_1_reg_1461;
        ap_reg_pp0_iter16_p_Result_99_2_reg_1487 <= p_Result_99_2_reg_1487;
        ap_reg_pp0_iter16_p_Result_9_reg_1435 <= p_Result_9_reg_1435;
        ap_reg_pp0_iter16_r_V_80_1_reg_1441 <= r_V_80_1_reg_1441;
        ap_reg_pp0_iter16_r_V_80_2_reg_1467 <= r_V_80_2_reg_1467;
        ap_reg_pp0_iter16_r_V_s_reg_1415 <= r_V_s_reg_1415;
        ap_reg_pp0_iter16_tmp_34_reg_1423 <= tmp_34_reg_1423;
        ap_reg_pp0_iter16_tmp_40_reg_1449 <= tmp_40_reg_1449;
        ap_reg_pp0_iter16_tmp_46_reg_1475 <= tmp_46_reg_1475;
        ap_reg_pp0_iter17_not_s_i_i_1_reg_1510 <= not_s_i_i_1_reg_1510;
        ap_reg_pp0_iter17_not_s_i_i_2_reg_1522 <= not_s_i_i_2_reg_1522;
        ap_reg_pp0_iter17_not_s_i_i_reg_1498 <= not_s_i_i_reg_1498;
        ap_reg_pp0_iter17_r_V_80_1_reg_1441 <= ap_reg_pp0_iter16_r_V_80_1_reg_1441;
        ap_reg_pp0_iter17_r_V_80_2_reg_1467 <= ap_reg_pp0_iter16_r_V_80_2_reg_1467;
        ap_reg_pp0_iter17_r_V_s_reg_1415 <= ap_reg_pp0_iter16_r_V_s_reg_1415;
        ap_reg_pp0_iter17_tmp_34_reg_1423 <= ap_reg_pp0_iter16_tmp_34_reg_1423;
        ap_reg_pp0_iter17_tmp_40_reg_1449 <= ap_reg_pp0_iter16_tmp_40_reg_1449;
        ap_reg_pp0_iter17_tmp_46_reg_1475 <= ap_reg_pp0_iter16_tmp_46_reg_1475;
        ap_reg_pp0_iter18_not_s_i_i_1_reg_1510 <= ap_reg_pp0_iter17_not_s_i_i_1_reg_1510;
        ap_reg_pp0_iter18_not_s_i_i_2_reg_1522 <= ap_reg_pp0_iter17_not_s_i_i_2_reg_1522;
        ap_reg_pp0_iter18_not_s_i_i_reg_1498 <= ap_reg_pp0_iter17_not_s_i_i_reg_1498;
        ap_reg_pp0_iter18_p_Val2_2_reg_1529 <= p_Val2_2_reg_1529;
        ap_reg_pp0_iter18_p_Val2_45_1_reg_1560 <= p_Val2_45_1_reg_1560;
        ap_reg_pp0_iter18_p_Val2_45_2_reg_1591 <= p_Val2_45_2_reg_1591;
        ap_reg_pp0_iter2_inv_sigma_sq_V_read_reg_1186 <= ap_reg_pp0_iter1_inv_sigma_sq_V_read_reg_1186;
        ap_reg_pp0_iter2_mod_type_V_read_reg_1199 <= ap_reg_pp0_iter1_mod_type_V_read_reg_1199;
        ap_reg_pp0_iter2_p_1_i_reg_1219[2] <= ap_reg_pp0_iter1_p_1_i_reg_1219[2];
        ap_reg_pp0_iter2_p_2_i_reg_1235[2] <= p_2_i_reg_1235[2];
        ap_reg_pp0_iter2_p_i_reg_1213[2] <= ap_reg_pp0_iter1_p_i_reg_1213[2];
        ap_reg_pp0_iter2_sym_V_read_reg_1191 <= ap_reg_pp0_iter1_sym_V_read_reg_1191;
        ap_reg_pp0_iter2_tmp_reg_1207 <= ap_reg_pp0_iter1_tmp_reg_1207;
        ap_reg_pp0_iter3_inv_sigma_sq_V_read_reg_1186 <= ap_reg_pp0_iter2_inv_sigma_sq_V_read_reg_1186;
        ap_reg_pp0_iter3_mod_type_V_read_reg_1199 <= ap_reg_pp0_iter2_mod_type_V_read_reg_1199;
        ap_reg_pp0_iter3_p_2_i_reg_1235[2] <= ap_reg_pp0_iter2_p_2_i_reg_1235[2];
        ap_reg_pp0_iter3_sym_V_read_reg_1191 <= ap_reg_pp0_iter2_sym_V_read_reg_1191;
        ap_reg_pp0_iter4_inv_sigma_sq_V_read_reg_1186 <= ap_reg_pp0_iter3_inv_sigma_sq_V_read_reg_1186;
        ap_reg_pp0_iter4_mod_type_V_read_reg_1199 <= ap_reg_pp0_iter3_mod_type_V_read_reg_1199;
        ap_reg_pp0_iter4_sym_V_read_reg_1191 <= ap_reg_pp0_iter3_sym_V_read_reg_1191;
        ap_reg_pp0_iter5_inv_sigma_sq_V_read_reg_1186 <= ap_reg_pp0_iter4_inv_sigma_sq_V_read_reg_1186;
        ap_reg_pp0_iter5_sym_V_read_reg_1191 <= ap_reg_pp0_iter4_sym_V_read_reg_1191;
        ap_reg_pp0_iter6_inv_sigma_sq_V_read_reg_1186 <= ap_reg_pp0_iter5_inv_sigma_sq_V_read_reg_1186;
        ap_reg_pp0_iter6_sym_V_read_reg_1191 <= ap_reg_pp0_iter5_sym_V_read_reg_1191;
        ap_reg_pp0_iter7_demod_INTERCEPT_V_0_1_reg_1316 <= demod_INTERCEPT_V_0_1_reg_1316;
        ap_reg_pp0_iter7_demod_INTERCEPT_V_1_1_reg_1326 <= demod_INTERCEPT_V_1_1_reg_1326;
        ap_reg_pp0_iter7_demod_INTERCEPT_V_2_1_reg_1336 <= demod_INTERCEPT_V_2_1_reg_1336;
        ap_reg_pp0_iter7_inv_sigma_sq_V_read_reg_1186 <= ap_reg_pp0_iter6_inv_sigma_sq_V_read_reg_1186;
        ap_reg_pp0_iter8_demod_INTERCEPT_V_0_1_reg_1316 <= ap_reg_pp0_iter7_demod_INTERCEPT_V_0_1_reg_1316;
        ap_reg_pp0_iter8_demod_INTERCEPT_V_1_1_reg_1326 <= ap_reg_pp0_iter7_demod_INTERCEPT_V_1_1_reg_1326;
        ap_reg_pp0_iter8_demod_INTERCEPT_V_2_1_reg_1336 <= ap_reg_pp0_iter7_demod_INTERCEPT_V_2_1_reg_1336;
        ap_reg_pp0_iter8_inv_sigma_sq_V_read_reg_1186 <= ap_reg_pp0_iter7_inv_sigma_sq_V_read_reg_1186;
        ap_reg_pp0_iter9_demod_INTERCEPT_V_0_1_reg_1316 <= ap_reg_pp0_iter8_demod_INTERCEPT_V_0_1_reg_1316;
        ap_reg_pp0_iter9_demod_INTERCEPT_V_1_1_reg_1326 <= ap_reg_pp0_iter8_demod_INTERCEPT_V_1_1_reg_1326;
        ap_reg_pp0_iter9_demod_INTERCEPT_V_2_1_reg_1336 <= ap_reg_pp0_iter8_demod_INTERCEPT_V_2_1_reg_1336;
        ap_reg_pp0_iter9_inv_sigma_sq_V_read_reg_1186 <= ap_reg_pp0_iter8_inv_sigma_sq_V_read_reg_1186;
        brmerge40_demorgan_i_1_reg_1647 <= brmerge40_demorgan_i_1_fu_931_p2;
        brmerge40_demorgan_i_2_reg_1667 <= brmerge40_demorgan_i_2_fu_1008_p2;
        brmerge40_demorgan_i_reg_1627 <= brmerge40_demorgan_i_fu_854_p2;
        brmerge_i_i_1_reg_1657 <= brmerge_i_i_1_fu_953_p2;
        brmerge_i_i_2_reg_1677 <= brmerge_i_i_2_fu_1030_p2;
        brmerge_i_i_reg_1637 <= brmerge_i_i_fu_876_p2;
        carry_5_1_reg_1572 <= carry_5_1_fu_716_p2;
        carry_5_2_reg_1603 <= carry_5_2_fu_789_p2;
        carry_5_reg_1541 <= carry_5_fu_643_p2;
        demod_GRADIENT_V_0_l_reg_1311 <= demod_GRADIENT_V_0_q0;
        demod_GRADIENT_V_1_l_reg_1321 <= demod_GRADIENT_V_1_q0;
        demod_GRADIENT_V_2_l_reg_1331 <= demod_GRADIENT_V_2_q0;
        demod_INTERCEPT_V_0_1_reg_1316 <= demod_INTERCEPT_V_0_q0;
        demod_INTERCEPT_V_1_1_reg_1326 <= demod_INTERCEPT_V_1_q0;
        demod_INTERCEPT_V_2_1_reg_1336 <= demod_INTERCEPT_V_2_q0;
        intrp_V_1_reg_1383 <= {{p_Val2_41_1_fu_437_p2[34:17]}};
        intrp_V_2_reg_1388 <= {{p_Val2_41_2_fu_471_p2[34:17]}};
        intrp_V_reg_1378 <= {{p_Val2_s_fu_403_p2[34:17]}};
        not_s_i_i_1_reg_1510 <= not_s_i_i_1_fu_571_p2;
        not_s_i_i_2_reg_1522 <= not_s_i_i_2_fu_581_p2;
        not_s_i_i_reg_1498 <= not_s_i_i_fu_561_p2;
        p_38_i_1_reg_1642 <= p_38_i_1_fu_911_p2;
        p_38_i_2_reg_1662 <= p_38_i_2_fu_988_p2;
        p_38_i_reg_1622 <= p_38_i_fu_834_p2;
        p_Result_99_1_reg_1461 <= {{grp_fu_1168_p2[34:33]}};
        p_Result_99_2_reg_1487 <= {{grp_fu_1177_p2[34:33]}};
        p_Result_9_reg_1435 <= {{grp_fu_1159_p2[34:33]}};
        p_Val2_2_reg_1529 <= p_Val2_2_fu_623_p2;
        p_Val2_45_1_reg_1560 <= p_Val2_45_1_fu_696_p2;
        p_Val2_45_2_reg_1591 <= p_Val2_45_2_fu_769_p2;
        r_1_reg_1505 <= r_1_fu_566_p2;
        r_2_reg_1517 <= r_2_fu_576_p2;
        r_V_1_reg_1368 <= grp_fu_1147_p2;
        r_V_2_reg_1373 <= grp_fu_1153_p2;
        r_V_80_1_reg_1441 <= grp_fu_1168_p2;
        r_V_80_2_reg_1467 <= grp_fu_1177_p2;
        r_V_reg_1363 <= grp_fu_1141_p2;
        r_V_s_reg_1415 <= grp_fu_1159_p2;
        r_reg_1493 <= r_fu_556_p2;
        region_V_reg_1276 <= region_V_fu_351_p3;
        sel_tmp3_reg_1271 <= sel_tmp3_fu_320_p3;
        tmp_206_1_i_reg_1261 <= tmp_206_1_i_fu_289_p2;
        tmp_206_i_reg_1256 <= tmp_206_i_fu_281_p2;
        tmp_34_reg_1423 <= grp_fu_1159_p2[32'd34];
        tmp_36_reg_1430 <= tmp_36_fu_506_p1;
        tmp_38_reg_1535 <= p_Val2_2_fu_623_p2[32'd15];
        tmp_40_reg_1449 <= grp_fu_1168_p2[32'd34];
        tmp_42_reg_1456 <= tmp_42_fu_525_p1;
        tmp_44_reg_1566 <= p_Val2_45_1_fu_696_p2[32'd15];
        tmp_46_reg_1475 <= grp_fu_1177_p2[32'd34];
        tmp_48_reg_1482 <= tmp_48_fu_544_p1;
        tmp_50_reg_1597 <= p_Val2_45_2_fu_769_p2[32'd15];
        underflow_1_reg_1652 <= underflow_1_fu_948_p2;
        underflow_2_reg_1672 <= underflow_2_fu_1025_p2;
        underflow_reg_1632 <= underflow_fu_871_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) & (ap_ce == 1'b1))) begin
        ap_reg_pp0_iter1_inv_sigma_sq_V_read_reg_1186 <= inv_sigma_sq_V_read_reg_1186;
        ap_reg_pp0_iter1_mod_type_V_read_reg_1199 <= mod_type_V_read_reg_1199;
        ap_reg_pp0_iter1_p_1_i_reg_1219[2] <= p_1_i_reg_1219[2];
        ap_reg_pp0_iter1_p_i_reg_1213[2] <= p_i_reg_1213[2];
        ap_reg_pp0_iter1_sym_V_read_reg_1191 <= sym_V_read_reg_1191;
        ap_reg_pp0_iter1_tmp_reg_1207 <= tmp_reg_1207;
        inv_sigma_sq_V_read_reg_1186 <= inv_sigma_sq_V;
        mod_type_V_read_reg_1199 <= mod_type_V;
        p_1_i_reg_1219[2] <= p_1_i_fu_236_p3[2];
        p_2_i_reg_1235[2] <= p_2_i_fu_262_p3[2];
        p_i_reg_1213[2] <= p_i_fu_228_p3[2];
        sym_V_read_reg_1191 <= sym_V;
        tmp_reg_1207 <= sym_V[32'd18];
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) & (ap_ce == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        demod_REGION_THRES_V_1_reg_1241 <= demod_REGION_THRES_V_q0;
        demod_REGION_THRES_V_4_reg_1246 <= demod_REGION_THRES_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) & (ap_ce == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        demod_REGION_THRES_V_7_reg_1266 <= demod_REGION_THRES_V_q2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0)) | (~((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) & (ap_ce == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter19)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_idle_pp0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_enable_reg_pp0_iter8) & (1'b0 == ap_enable_reg_pp0_iter9) & (1'b0 == ap_enable_reg_pp0_iter10) & (1'b0 == ap_enable_reg_pp0_iter11) & (1'b0 == ap_enable_reg_pp0_iter12) & (1'b0 == ap_enable_reg_pp0_iter13) & (1'b0 == ap_enable_reg_pp0_iter14) & (1'b0 == ap_enable_reg_pp0_iter15) & (1'b0 == ap_enable_reg_pp0_iter16) & (1'b0 == ap_enable_reg_pp0_iter17) & (1'b0 == ap_enable_reg_pp0_iter18) & (1'b0 == ap_enable_reg_pp0_iter19))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_enable_reg_pp0_iter8) & (1'b0 == ap_enable_reg_pp0_iter9) & (1'b0 == ap_enable_reg_pp0_iter10) & (1'b0 == ap_enable_reg_pp0_iter11) & (1'b0 == ap_enable_reg_pp0_iter12) & (1'b0 == ap_enable_reg_pp0_iter13) & (1'b0 == ap_enable_reg_pp0_iter14) & (1'b0 == ap_enable_reg_pp0_iter15) & (1'b0 == ap_enable_reg_pp0_iter16) & (1'b0 == ap_enable_reg_pp0_iter17) & (1'b0 == ap_enable_reg_pp0_iter18))) begin
        ap_idle_pp0_0to18 = 1'b1;
    end else begin
        ap_idle_pp0_0to18 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) & (ap_ce == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_idle_pp0_0to18))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) & (ap_ce == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        demod_GRADIENT_V_0_ce0 = 1'b1;
    end else begin
        demod_GRADIENT_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) & (ap_ce == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        demod_GRADIENT_V_1_ce0 = 1'b1;
    end else begin
        demod_GRADIENT_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) & (ap_ce == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        demod_GRADIENT_V_2_ce0 = 1'b1;
    end else begin
        demod_GRADIENT_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) & (ap_ce == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        demod_INTERCEPT_V_0_ce0 = 1'b1;
    end else begin
        demod_INTERCEPT_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) & (ap_ce == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        demod_INTERCEPT_V_1_ce0 = 1'b1;
    end else begin
        demod_INTERCEPT_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) & (ap_ce == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        demod_INTERCEPT_V_2_ce0 = 1'b1;
    end else begin
        demod_INTERCEPT_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) & (ap_ce == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        demod_REGION_THRES_V_ce0 = 1'b1;
    end else begin
        demod_REGION_THRES_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) & (ap_ce == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        demod_REGION_THRES_V_ce1 = 1'b1;
    end else begin
        demod_REGION_THRES_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) & (ap_ce == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        demod_REGION_THRES_V_ce2 = 1'b1;
    end else begin
        demod_REGION_THRES_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) & (1'b1 == ap_ce))) begin
        grp_fu_1141_ce = 1'b1;
    end else begin
        grp_fu_1141_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) & (1'b1 == ap_ce))) begin
        grp_fu_1147_ce = 1'b1;
    end else begin
        grp_fu_1147_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) & (1'b1 == ap_ce))) begin
        grp_fu_1153_ce = 1'b1;
    end else begin
        grp_fu_1153_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) & (1'b1 == ap_ce))) begin
        grp_fu_1159_ce = 1'b1;
    end else begin
        grp_fu_1159_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) & (1'b1 == ap_ce))) begin
        grp_fu_1168_ce = 1'b1;
    end else begin
        grp_fu_1168_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b0 == ap_start) & (1'b1 == ap_enable_reg_pp0_iter0)) & (1'b1 == ap_ce))) begin
        grp_fu_1177_ce = 1'b1;
    end else begin
        grp_fu_1177_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP1_V_cast_fu_373_p1 = $signed(ap_reg_pp0_iter6_sym_V_read_reg_1191);

assign OP2_V_fu_487_p1 = ap_reg_pp0_iter11_inv_sigma_sq_V_read_reg_1186;

assign Range1_all_ones_1_fu_722_p2 = ((ap_reg_pp0_iter16_p_Result_99_1_reg_1461 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_2_fu_795_p2 = ((ap_reg_pp0_iter16_p_Result_99_2_reg_1487 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_649_p2 = ((ap_reg_pp0_iter16_p_Result_9_reg_1435 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_727_p2 = ((ap_reg_pp0_iter16_p_Result_99_1_reg_1461 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_fu_800_p2 = ((ap_reg_pp0_iter16_p_Result_99_2_reg_1487 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_654_p2 = ((ap_reg_pp0_iter16_p_Result_9_reg_1435 == 2'd0) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = llr_0_V_write_assig_fu_1057_p3;

assign ap_return_1 = llr_1_V_write_assig_fu_1086_p3;

assign ap_return_2 = llr_2_V_write_assig_fu_1115_p3;

assign brmerge40_demorgan_i_1_fu_931_p2 = (tmp_44_reg_1566 & deleted_ones_1_fu_905_p3);

assign brmerge40_demorgan_i_2_fu_1008_p2 = (tmp_50_reg_1597 & deleted_ones_2_fu_982_p3);

assign brmerge40_demorgan_i_fu_854_p2 = (tmp_38_reg_1535 & deleted_ones_fu_828_p3);

assign brmerge_i_1_fu_921_p2 = (tmp_44_reg_1566 | p_not_i_1_fu_915_p2);

assign brmerge_i_2_fu_998_p2 = (tmp_50_reg_1597 | p_not_i_2_fu_992_p2);

assign brmerge_i_fu_844_p2 = (tmp_38_reg_1535 | p_not_i_fu_838_p2);

assign brmerge_i_i_1_fu_953_p2 = (underflow_1_fu_948_p2 | overflow_1_fu_926_p2);

assign brmerge_i_i_2_fu_1030_p2 = (underflow_2_fu_1025_p2 | overflow_2_fu_1003_p2);

assign brmerge_i_i_fu_876_p2 = (underflow_fu_871_p2 | overflow_fu_849_p2);

assign carry_5_1_fu_716_p2 = (tmp_43_fu_675_p3 & tmp_218_1_fu_710_p2);

assign carry_5_2_fu_789_p2 = (tmp_49_fu_748_p3 & tmp_218_2_fu_783_p2);

assign carry_5_fu_643_p2 = (tmp_37_fu_602_p3 & tmp_8_fu_637_p2);

assign deleted_ones_1_fu_905_p3 = ((carry_5_1_reg_1572[0:0] === 1'b1) ? p_41_i_1_fu_900_p2 : Range1_all_ones_1_reg_1579);

assign deleted_ones_2_fu_982_p3 = ((carry_5_2_reg_1603[0:0] === 1'b1) ? p_41_i_2_fu_977_p2 : Range1_all_ones_2_reg_1610);

assign deleted_ones_fu_828_p3 = ((carry_5_reg_1541[0:0] === 1'b1) ? p_41_i_fu_823_p2 : Range1_all_ones_reg_1548);

assign deleted_zeros_1_fu_889_p3 = ((carry_5_1_reg_1572[0:0] === 1'b1) ? Range1_all_ones_1_reg_1579 : Range1_all_zeros_1_reg_1586);

assign deleted_zeros_2_fu_966_p3 = ((carry_5_2_reg_1603[0:0] === 1'b1) ? Range1_all_ones_2_reg_1610 : Range1_all_zeros_2_reg_1617);

assign deleted_zeros_fu_812_p3 = ((carry_5_reg_1541[0:0] === 1'b1) ? Range1_all_ones_reg_1548 : Range1_all_zeros_reg_1555);

assign demod_GRADIENT_V_0_address0 = tmp_5_fu_363_p1;

assign demod_GRADIENT_V_1_address0 = tmp_5_fu_363_p1;

assign demod_GRADIENT_V_2_address0 = tmp_5_fu_363_p1;

assign demod_INTERCEPT_V_0_address0 = tmp_5_fu_363_p1;

assign demod_INTERCEPT_V_1_address0 = tmp_5_fu_363_p1;

assign demod_INTERCEPT_V_2_address0 = tmp_5_fu_363_p1;

assign demod_REGION_THRES_V_2_fu_278_p1 = $signed(demod_REGION_THRES_V_1_reg_1241);

assign demod_REGION_THRES_V_5_fu_286_p1 = $signed(demod_REGION_THRES_V_4_reg_1246);

assign demod_REGION_THRES_V_8_fu_327_p1 = $signed(demod_REGION_THRES_V_7_reg_1266);

assign demod_REGION_THRES_V_address0 = tmp_1_fu_244_p4;

assign demod_REGION_THRES_V_address1 = tmp_2_fu_253_p4;

assign demod_REGION_THRES_V_address2 = tmp_3_fu_269_p4;

assign grp_fu_1141_p0 = grp_fu_1141_p00;

assign grp_fu_1141_p00 = demod_GRADIENT_V_0_l_reg_1311;

assign grp_fu_1141_p1 = OP1_V_cast_fu_373_p1;

assign grp_fu_1147_p1 = OP1_V_cast_fu_373_p1;

assign grp_fu_1153_p1 = OP1_V_cast_fu_373_p1;

assign grp_fu_1159_p0 = OP2_V_fu_487_p1;

assign grp_fu_1168_p0 = OP2_V_fu_487_p1;

assign grp_fu_1177_p0 = OP2_V_fu_487_p1;

assign llr_0_V_write_assig_fu_1057_p3 = ((underflow_not_fu_1040_p2[0:0] === 1'b1) ? p_Val2_45_mux_fu_1045_p3 : p_Val2_s_78_fu_1051_p3);

assign llr_1_V_write_assig_fu_1086_p3 = ((underflow_not_1_fu_1069_p2[0:0] === 1'b1) ? p_Val2_45_mux_1_fu_1074_p3 : p_Val2_45_1_80_fu_1080_p3);

assign llr_2_V_write_assig_fu_1115_p3 = ((underflow_not_2_fu_1098_p2[0:0] === 1'b1) ? p_Val2_45_mux_2_fu_1103_p3 : p_Val2_45_2_81_fu_1109_p3);

assign not_s_i_i_1_fu_571_p2 = (tmp_40_reg_1449 ^ 1'd1);

assign not_s_i_i_2_fu_581_p2 = (tmp_46_reg_1475 ^ 1'd1);

assign not_s_i_i_fu_561_p2 = (tmp_34_reg_1423 ^ 1'd1);

assign overflow_1_fu_926_p2 = (brmerge_i_1_fu_921_p2 & ap_reg_pp0_iter17_not_s_i_i_1_reg_1510);

assign overflow_2_fu_1003_p2 = (brmerge_i_2_fu_998_p2 & ap_reg_pp0_iter17_not_s_i_i_2_reg_1522);

assign overflow_fu_849_p2 = (brmerge_i_fu_844_p2 & ap_reg_pp0_iter17_not_s_i_i_reg_1498);

assign p_1_i_fu_236_p3 = ((tmp_fu_220_p3[0:0] === 1'b1) ? 3'd2 : 3'd6);

assign p_2_i_77_fu_294_p3 = ((ap_reg_pp0_iter2_tmp_reg_1207[0:0] === 1'b1) ? 3'd0 : 3'd4);

assign p_2_i_fu_262_p3 = ((tmp_reg_1207[0:0] === 1'b1) ? 3'd1 : 3'd5);

assign p_38_i_1_fu_911_p2 = (carry_5_1_reg_1572 & Range1_all_ones_1_reg_1579);

assign p_38_i_2_fu_988_p2 = (carry_5_2_reg_1603 & Range1_all_ones_2_reg_1610);

assign p_38_i_fu_834_p2 = (carry_5_reg_1541 & Range1_all_ones_reg_1548);

assign p_41_i_1_fu_900_p2 = (ap_reg_pp0_iter17_tmp_40_reg_1449 & tmp_221_1_fu_894_p2);

assign p_41_i_2_fu_977_p2 = (ap_reg_pp0_iter17_tmp_46_reg_1475 & tmp_221_2_fu_971_p2);

assign p_41_i_fu_823_p2 = (ap_reg_pp0_iter17_tmp_34_reg_1423 & tmp_9_fu_817_p2);

assign p_Val2_1_fu_586_p4 = {{ap_reg_pp0_iter16_r_V_s_reg_1415[32:17]}};

assign p_Val2_2_fu_623_p2 = (tmp_7_fu_619_p1 + p_Val2_1_fu_586_p4);

assign p_Val2_41_1_fu_437_p2 = ($signed(tmp_2081_1_fu_422_p1) - $signed(tmp_210_1_cast_fu_433_p1));

assign p_Val2_41_2_fu_471_p2 = ($signed(tmp_2081_2_fu_456_p1) - $signed(tmp_210_2_cast_fu_467_p1));

assign p_Val2_44_1_fu_659_p4 = {{ap_reg_pp0_iter16_r_V_80_1_reg_1441[32:17]}};

assign p_Val2_44_2_fu_732_p4 = {{ap_reg_pp0_iter16_r_V_80_2_reg_1467[32:17]}};

assign p_Val2_45_1_80_fu_1080_p3 = ((underflow_1_reg_1652[0:0] === 1'b1) ? 16'd32768 : ap_reg_pp0_iter18_p_Val2_45_1_reg_1560);

assign p_Val2_45_1_fu_696_p2 = (tmp_216_1_fu_692_p1 + p_Val2_44_1_fu_659_p4);

assign p_Val2_45_2_81_fu_1109_p3 = ((underflow_2_reg_1672[0:0] === 1'b1) ? 16'd32768 : ap_reg_pp0_iter18_p_Val2_45_2_reg_1591);

assign p_Val2_45_2_fu_769_p2 = (tmp_216_2_fu_765_p1 + p_Val2_44_2_fu_732_p4);

assign p_Val2_45_mux_1_fu_1074_p3 = ((brmerge_i_i_1_reg_1657[0:0] === 1'b1) ? 16'd32767 : ap_reg_pp0_iter18_p_Val2_45_1_reg_1560);

assign p_Val2_45_mux_2_fu_1103_p3 = ((brmerge_i_i_2_reg_1677[0:0] === 1'b1) ? 16'd32767 : ap_reg_pp0_iter18_p_Val2_45_2_reg_1591);

assign p_Val2_45_mux_fu_1045_p3 = ((brmerge_i_i_reg_1637[0:0] === 1'b1) ? 16'd32767 : ap_reg_pp0_iter18_p_Val2_2_reg_1529);

assign p_Val2_s_78_fu_1051_p3 = ((underflow_reg_1632[0:0] === 1'b1) ? 16'd32768 : ap_reg_pp0_iter18_p_Val2_2_reg_1529);

assign p_Val2_s_fu_403_p2 = ($signed(tmp_s_fu_388_p1) - $signed(tmp_210_cast_fu_399_p1));

assign p_i_fu_228_p3 = ((tmp_fu_220_p3[0:0] === 1'b1) ? 3'd3 : 3'd7);

assign p_not_i_1_fu_915_p2 = (deleted_zeros_1_fu_889_p3 ^ 1'd1);

assign p_not_i_2_fu_992_p2 = (deleted_zeros_2_fu_966_p3 ^ 1'd1);

assign p_not_i_fu_838_p2 = (deleted_zeros_fu_812_p3 ^ 1'd1);

assign qb_assign_4_1_fu_686_p2 = (r_i_i_1_fu_682_p2 & tmp_41_fu_668_p3);

assign qb_assign_4_2_fu_759_p2 = (r_i_i_2_fu_755_p2 & tmp_47_fu_741_p3);

assign qb_assign_4_fu_613_p2 = (r_i_i_fu_609_p2 & tmp_35_fu_595_p3);

assign r_1_fu_566_p2 = ((tmp_42_reg_1456 != 16'd0) ? 1'b1 : 1'b0);

assign r_2_fu_576_p2 = ((tmp_48_reg_1482 != 16'd0) ? 1'b1 : 1'b0);

assign r_V_1_cast_fu_419_p1 = r_V_1_reg_1368;

assign r_V_2_cast_fu_453_p1 = r_V_2_reg_1373;

assign r_V_cast_fu_385_p1 = r_V_reg_1363;

assign r_fu_556_p2 = ((tmp_36_reg_1430 != 16'd0) ? 1'b1 : 1'b0);

assign r_i_i_1_fu_682_p2 = (r_1_reg_1505 | not_s_i_i_1_reg_1510);

assign r_i_i_2_fu_755_p2 = (r_2_reg_1517 | not_s_i_i_2_reg_1522);

assign r_i_i_fu_609_p2 = (r_reg_1493 | not_s_i_i_reg_1498);

assign region_V_fu_351_p3 = ((sel_tmp7_fu_345_p2[0:0] === 1'b1) ? ap_reg_pp0_iter3_p_2_i_reg_1235 : sel_tmp3_reg_1271);

assign sel_tmp1_fu_308_p2 = (tmp_206_i_fu_281_p2 ^ 1'd1);

assign sel_tmp2_fu_314_p2 = (tmp_206_1_i_fu_289_p2 & sel_tmp1_fu_308_p2);

assign sel_tmp3_fu_320_p3 = ((sel_tmp2_fu_314_p2[0:0] === 1'b1) ? ap_reg_pp0_iter2_p_1_i_reg_1219 : sel_tmp_fu_301_p3);

assign sel_tmp6_demorgan_fu_335_p2 = (tmp_206_i_reg_1256 | tmp_206_1_i_reg_1261);

assign sel_tmp6_fu_339_p2 = (sel_tmp6_demorgan_fu_335_p2 ^ 1'd1);

assign sel_tmp7_fu_345_p2 = (tmp_206_2_i_fu_330_p2 & sel_tmp6_fu_339_p2);

assign sel_tmp_fu_301_p3 = ((tmp_206_i_fu_281_p2[0:0] === 1'b1) ? ap_reg_pp0_iter2_p_i_reg_1213 : p_2_i_77_fu_294_p3);

assign tmp21_demorgan_fu_859_p2 = (p_38_i_fu_834_p2 | brmerge40_demorgan_i_fu_854_p2);

assign tmp21_fu_865_p2 = (tmp21_demorgan_fu_859_p2 ^ 1'd1);

assign tmp22_fu_1036_p2 = (brmerge40_demorgan_i_reg_1627 | ap_reg_pp0_iter18_not_s_i_i_reg_1498);

assign tmp23_demorgan_fu_936_p2 = (p_38_i_1_fu_911_p2 | brmerge40_demorgan_i_1_fu_931_p2);

assign tmp23_fu_942_p2 = (tmp23_demorgan_fu_936_p2 ^ 1'd1);

assign tmp24_fu_1065_p2 = (brmerge40_demorgan_i_1_reg_1647 | ap_reg_pp0_iter18_not_s_i_i_1_reg_1510);

assign tmp25_demorgan_fu_1013_p2 = (p_38_i_2_fu_988_p2 | brmerge40_demorgan_i_2_fu_1008_p2);

assign tmp25_fu_1019_p2 = (tmp25_demorgan_fu_1013_p2 ^ 1'd1);

assign tmp26_fu_1094_p2 = (brmerge40_demorgan_i_2_reg_1667 | ap_reg_pp0_iter18_not_s_i_i_2_reg_1522);

assign tmp_1_fu_244_p4 = {{{{59'd0}, {mod_type_V_read_reg_1199}}}, {p_i_reg_1213}};

assign tmp_206_1_i_fu_289_p2 = (($signed(demod_REGION_THRES_V_5_fu_286_p1) < $signed(ap_reg_pp0_iter2_sym_V_read_reg_1191)) ? 1'b1 : 1'b0);

assign tmp_206_2_i_fu_330_p2 = (($signed(demod_REGION_THRES_V_8_fu_327_p1) < $signed(ap_reg_pp0_iter3_sym_V_read_reg_1191)) ? 1'b1 : 1'b0);

assign tmp_206_i_fu_281_p2 = (($signed(demod_REGION_THRES_V_2_fu_278_p1) < $signed(ap_reg_pp0_iter2_sym_V_read_reg_1191)) ? 1'b1 : 1'b0);

assign tmp_2081_1_fu_422_p1 = $unsigned(r_V_1_cast_fu_419_p1);

assign tmp_2081_2_fu_456_p1 = $unsigned(r_V_2_cast_fu_453_p1);

assign tmp_210_1_cast_fu_433_p1 = $signed(tmp_210_1_fu_426_p3);

assign tmp_210_1_fu_426_p3 = {{ap_reg_pp0_iter10_demod_INTERCEPT_V_1_1_reg_1326}, {14'd0}};

assign tmp_210_2_cast_fu_467_p1 = $signed(tmp_210_2_fu_460_p3);

assign tmp_210_2_fu_460_p3 = {{ap_reg_pp0_iter10_demod_INTERCEPT_V_2_1_reg_1336}, {14'd0}};

assign tmp_210_cast_fu_399_p1 = $signed(tmp_6_fu_392_p3);

assign tmp_216_1_fu_692_p1 = qb_assign_4_1_fu_686_p2;

assign tmp_216_2_fu_765_p1 = qb_assign_4_2_fu_759_p2;

assign tmp_218_1_fu_710_p2 = (tmp_44_fu_702_p3 ^ 1'd1);

assign tmp_218_2_fu_783_p2 = (tmp_50_fu_775_p3 ^ 1'd1);

assign tmp_221_1_fu_894_p2 = (tmp_45_fu_882_p3 ^ 1'd1);

assign tmp_221_2_fu_971_p2 = (tmp_51_fu_959_p3 ^ 1'd1);

assign tmp_2_fu_253_p4 = {{{{59'd0}, {mod_type_V_read_reg_1199}}}, {p_1_i_reg_1219}};

assign tmp_35_fu_595_p3 = ap_reg_pp0_iter16_r_V_s_reg_1415[32'd16];

assign tmp_36_fu_506_p1 = grp_fu_1159_p2[15:0];

assign tmp_37_fu_602_p3 = ap_reg_pp0_iter16_r_V_s_reg_1415[32'd32];

assign tmp_38_fu_629_p3 = p_Val2_2_fu_623_p2[32'd15];

assign tmp_39_fu_805_p3 = ap_reg_pp0_iter17_r_V_s_reg_1415[32'd33];

assign tmp_3_fu_269_p4 = {{{{59'd0}, {ap_reg_pp0_iter1_mod_type_V_read_reg_1199}}}, {p_2_i_reg_1235}};

assign tmp_41_fu_668_p3 = ap_reg_pp0_iter16_r_V_80_1_reg_1441[32'd16];

assign tmp_42_fu_525_p1 = grp_fu_1168_p2[15:0];

assign tmp_43_fu_675_p3 = ap_reg_pp0_iter16_r_V_80_1_reg_1441[32'd32];

assign tmp_44_fu_702_p3 = p_Val2_45_1_fu_696_p2[32'd15];

assign tmp_45_fu_882_p3 = ap_reg_pp0_iter17_r_V_80_1_reg_1441[32'd33];

assign tmp_47_fu_741_p3 = ap_reg_pp0_iter16_r_V_80_2_reg_1467[32'd16];

assign tmp_48_fu_544_p1 = grp_fu_1177_p2[15:0];

assign tmp_49_fu_748_p3 = ap_reg_pp0_iter16_r_V_80_2_reg_1467[32'd32];

assign tmp_4_fu_357_p3 = {{ap_reg_pp0_iter4_mod_type_V_read_reg_1199}, {region_V_reg_1276}};

assign tmp_50_fu_775_p3 = p_Val2_45_2_fu_769_p2[32'd15];

assign tmp_51_fu_959_p3 = ap_reg_pp0_iter17_r_V_80_2_reg_1467[32'd33];

assign tmp_5_fu_363_p1 = tmp_4_fu_357_p3;

assign tmp_6_fu_392_p3 = {{ap_reg_pp0_iter10_demod_INTERCEPT_V_0_1_reg_1316}, {14'd0}};

assign tmp_7_fu_619_p1 = qb_assign_4_fu_613_p2;

assign tmp_8_fu_637_p2 = (tmp_38_fu_629_p3 ^ 1'd1);

assign tmp_9_fu_817_p2 = (tmp_39_fu_805_p3 ^ 1'd1);

assign tmp_fu_220_p3 = sym_V[32'd18];

assign tmp_s_fu_388_p1 = $unsigned(r_V_cast_fu_385_p1);

assign underflow_1_fu_948_p2 = (ap_reg_pp0_iter17_tmp_40_reg_1449 & tmp23_fu_942_p2);

assign underflow_2_fu_1025_p2 = (ap_reg_pp0_iter17_tmp_46_reg_1475 & tmp25_fu_1019_p2);

assign underflow_fu_871_p2 = (ap_reg_pp0_iter17_tmp_34_reg_1423 & tmp21_fu_865_p2);

assign underflow_not_1_fu_1069_p2 = (tmp24_fu_1065_p2 | p_38_i_1_reg_1642);

assign underflow_not_2_fu_1098_p2 = (tmp26_fu_1094_p2 | p_38_i_2_reg_1662);

assign underflow_not_fu_1040_p2 = (tmp22_fu_1036_p2 | p_38_i_reg_1622);

always @ (posedge ap_clk) begin
    p_i_reg_1213[1:0] <= 2'b11;
    ap_reg_pp0_iter1_p_i_reg_1213[1:0] <= 2'b11;
    ap_reg_pp0_iter2_p_i_reg_1213[1:0] <= 2'b11;
    p_1_i_reg_1219[1:0] <= 2'b10;
    ap_reg_pp0_iter1_p_1_i_reg_1219[1:0] <= 2'b10;
    ap_reg_pp0_iter2_p_1_i_reg_1219[1:0] <= 2'b10;
    p_2_i_reg_1235[1:0] <= 2'b01;
    ap_reg_pp0_iter2_p_2_i_reg_1235[1:0] <= 2'b01;
    ap_reg_pp0_iter3_p_2_i_reg_1235[1:0] <= 2'b01;
end

endmodule //calc_llr
