<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › microblaze › include › asm › pvr.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>pvr.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Support for the MicroBlaze PVR (Processor Version Register)</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 - 2011 Michal Simek &lt;monstr@monstr.eu&gt;</span>
<span class="cm"> * Copyright (C) 2007 John Williams &lt;john.williams@petalogix.com&gt;</span>
<span class="cm"> * Copyright (C) 2007 - 2011 PetaLogix</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General</span>
<span class="cm"> * Public License. See the file COPYING in the main directory of this</span>
<span class="cm"> * archive for more details.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ASM_MICROBLAZE_PVR_H</span>
<span class="cp">#define _ASM_MICROBLAZE_PVR_H</span>

<span class="cp">#define PVR_MSR_BIT 0x400</span>

<span class="k">struct</span> <span class="n">pvr_s</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">pvr</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* The following taken from Xilinx&#39;s standalone BSP pvr.h */</span>

<span class="cm">/* Basic PVR mask */</span>
<span class="cp">#define PVR0_PVR_FULL_MASK		0x80000000</span>
<span class="cp">#define PVR0_USE_BARREL_MASK		0x40000000</span>
<span class="cp">#define PVR0_USE_DIV_MASK		0x20000000</span>
<span class="cp">#define PVR0_USE_HW_MUL_MASK		0x10000000</span>
<span class="cp">#define PVR0_USE_FPU_MASK		0x08000000</span>
<span class="cp">#define PVR0_USE_EXC_MASK		0x04000000</span>
<span class="cp">#define PVR0_USE_ICACHE_MASK		0x02000000</span>
<span class="cp">#define PVR0_USE_DCACHE_MASK		0x01000000</span>
<span class="cp">#define PVR0_USE_MMU			0x00800000</span>
<span class="cp">#define PVR0_USE_BTC			0x00400000</span>
<span class="cp">#define PVR0_ENDI			0x00200000</span>
<span class="cp">#define PVR0_VERSION_MASK		0x0000FF00</span>
<span class="cp">#define PVR0_USER1_MASK			0x000000FF</span>

<span class="cm">/* User 2 PVR mask */</span>
<span class="cp">#define PVR1_USER2_MASK			0xFFFFFFFF</span>

<span class="cm">/* Configuration PVR masks */</span>
<span class="cp">#define PVR2_D_OPB_MASK			0x80000000 </span><span class="cm">/* or AXI */</span><span class="cp"></span>
<span class="cp">#define PVR2_D_LMB_MASK			0x40000000</span>
<span class="cp">#define PVR2_I_OPB_MASK			0x20000000 </span><span class="cm">/* or AXI */</span><span class="cp"></span>
<span class="cp">#define PVR2_I_LMB_MASK			0x10000000</span>
<span class="cp">#define PVR2_INTERRUPT_IS_EDGE_MASK	0x08000000</span>
<span class="cp">#define PVR2_EDGE_IS_POSITIVE_MASK	0x04000000</span>
<span class="cp">#define PVR2_D_PLB_MASK			0x02000000 </span><span class="cm">/* new */</span><span class="cp"></span>
<span class="cp">#define PVR2_I_PLB_MASK			0x01000000 </span><span class="cm">/* new */</span><span class="cp"></span>
<span class="cp">#define PVR2_INTERCONNECT		0x00800000 </span><span class="cm">/* new */</span><span class="cp"></span>
<span class="cp">#define PVR2_USE_EXTEND_FSL		0x00080000 </span><span class="cm">/* new */</span><span class="cp"></span>
<span class="cp">#define PVR2_USE_FSL_EXC		0x00040000 </span><span class="cm">/* new */</span><span class="cp"></span>
<span class="cp">#define PVR2_USE_MSR_INSTR		0x00020000</span>
<span class="cp">#define PVR2_USE_PCMP_INSTR		0x00010000</span>
<span class="cp">#define PVR2_AREA_OPTIMISED		0x00008000</span>
<span class="cp">#define PVR2_USE_BARREL_MASK		0x00004000</span>
<span class="cp">#define PVR2_USE_DIV_MASK		0x00002000</span>
<span class="cp">#define PVR2_USE_HW_MUL_MASK		0x00001000</span>
<span class="cp">#define PVR2_USE_FPU_MASK		0x00000800</span>
<span class="cp">#define PVR2_USE_MUL64_MASK		0x00000400</span>
<span class="cp">#define PVR2_USE_FPU2_MASK		0x00000200 </span><span class="cm">/* new */</span><span class="cp"></span>
<span class="cp">#define PVR2_USE_IPLBEXC 		0x00000100</span>
<span class="cp">#define PVR2_USE_DPLBEXC		0x00000080</span>
<span class="cp">#define PVR2_OPCODE_0x0_ILL_MASK	0x00000040</span>
<span class="cp">#define PVR2_UNALIGNED_EXC_MASK		0x00000020</span>
<span class="cp">#define PVR2_ILL_OPCODE_EXC_MASK	0x00000010</span>
<span class="cp">#define PVR2_IOPB_BUS_EXC_MASK		0x00000008 </span><span class="cm">/* or AXI */</span><span class="cp"></span>
<span class="cp">#define PVR2_DOPB_BUS_EXC_MASK		0x00000004 </span><span class="cm">/* or AXI */</span><span class="cp"></span>
<span class="cp">#define PVR2_DIV_ZERO_EXC_MASK		0x00000002</span>
<span class="cp">#define PVR2_FPU_EXC_MASK		0x00000001</span>

<span class="cm">/* Debug and exception PVR masks */</span>
<span class="cp">#define PVR3_DEBUG_ENABLED_MASK		0x80000000</span>
<span class="cp">#define PVR3_NUMBER_OF_PC_BRK_MASK	0x1E000000</span>
<span class="cp">#define PVR3_NUMBER_OF_RD_ADDR_BRK_MASK	0x00380000</span>
<span class="cp">#define PVR3_NUMBER_OF_WR_ADDR_BRK_MASK	0x0000E000</span>
<span class="cp">#define PVR3_FSL_LINKS_MASK		0x00000380</span>

<span class="cm">/* ICache config PVR masks */</span>
<span class="cp">#define PVR4_USE_ICACHE_MASK		0x80000000 </span><span class="cm">/* ICU */</span><span class="cp"></span>
<span class="cp">#define PVR4_ICACHE_ADDR_TAG_BITS_MASK	0x7C000000 </span><span class="cm">/* ICTS */</span><span class="cp"></span>
<span class="cp">#define PVR4_ICACHE_ALLOW_WR_MASK	0x01000000 </span><span class="cm">/* ICW */</span><span class="cp"></span>
<span class="cp">#define PVR4_ICACHE_LINE_LEN_MASK	0x00E00000 </span><span class="cm">/* ICLL */</span><span class="cp"></span>
<span class="cp">#define PVR4_ICACHE_BYTE_SIZE_MASK	0x001F0000 </span><span class="cm">/* ICBS */</span><span class="cp"></span>
<span class="cp">#define PVR4_ICACHE_ALWAYS_USED		0x00008000 </span><span class="cm">/* IAU */</span><span class="cp"></span>
<span class="cp">#define PVR4_ICACHE_INTERFACE		0x00002000 </span><span class="cm">/* ICI */</span><span class="cp"></span>

<span class="cm">/* DCache config PVR masks */</span>
<span class="cp">#define PVR5_USE_DCACHE_MASK		0x80000000 </span><span class="cm">/* DCU */</span><span class="cp"></span>
<span class="cp">#define PVR5_DCACHE_ADDR_TAG_BITS_MASK	0x7C000000 </span><span class="cm">/* DCTS */</span><span class="cp"></span>
<span class="cp">#define PVR5_DCACHE_ALLOW_WR_MASK	0x01000000 </span><span class="cm">/* DCW */</span><span class="cp"></span>
<span class="cp">#define PVR5_DCACHE_LINE_LEN_MASK	0x00E00000 </span><span class="cm">/* DCLL */</span><span class="cp"></span>
<span class="cp">#define PVR5_DCACHE_BYTE_SIZE_MASK	0x001F0000 </span><span class="cm">/* DCBS */</span><span class="cp"></span>
<span class="cp">#define PVR5_DCACHE_ALWAYS_USED		0x00008000 </span><span class="cm">/* DAU */</span><span class="cp"></span>
<span class="cp">#define PVR5_DCACHE_USE_WRITEBACK	0x00004000 </span><span class="cm">/* DWB */</span><span class="cp"></span>
<span class="cp">#define PVR5_DCACHE_INTERFACE		0x00002000 </span><span class="cm">/* DCI */</span><span class="cp"></span>

<span class="cm">/* ICache base address PVR mask */</span>
<span class="cp">#define PVR6_ICACHE_BASEADDR_MASK	0xFFFFFFFF</span>

<span class="cm">/* ICache high address PVR mask */</span>
<span class="cp">#define PVR7_ICACHE_HIGHADDR_MASK	0xFFFFFFFF</span>

<span class="cm">/* DCache base address PVR mask */</span>
<span class="cp">#define PVR8_DCACHE_BASEADDR_MASK	0xFFFFFFFF</span>

<span class="cm">/* DCache high address PVR mask */</span>
<span class="cp">#define PVR9_DCACHE_HIGHADDR_MASK	0xFFFFFFFF</span>

<span class="cm">/* Target family PVR mask */</span>
<span class="cp">#define PVR10_TARGET_FAMILY_MASK	0xFF000000</span>

<span class="cm">/* MMU description */</span>
<span class="cp">#define PVR11_USE_MMU			0xC0000000</span>
<span class="cp">#define PVR11_MMU_ITLB_SIZE		0x38000000</span>
<span class="cp">#define PVR11_MMU_DTLB_SIZE		0x07000000</span>
<span class="cp">#define PVR11_MMU_TLB_ACCESS		0x00C00000</span>
<span class="cp">#define PVR11_MMU_ZONES			0x003C0000</span>
<span class="cp">#define PVR11_MMU_PRIVINS		0x00010000</span>
<span class="cm">/* MSR Reset value PVR mask */</span>
<span class="cp">#define PVR11_MSR_RESET_VALUE_MASK	0x000007FF</span>

<span class="cm">/* PVR access macros */</span>
<span class="cp">#define PVR_IS_FULL(_pvr)	(_pvr.pvr[0] &amp; PVR0_PVR_FULL_MASK)</span>
<span class="cp">#define PVR_USE_BARREL(_pvr)	(_pvr.pvr[0] &amp; PVR0_USE_BARREL_MASK)</span>
<span class="cp">#define PVR_USE_DIV(_pvr)	(_pvr.pvr[0] &amp; PVR0_USE_DIV_MASK)</span>
<span class="cp">#define PVR_USE_HW_MUL(_pvr)	(_pvr.pvr[0] &amp; PVR0_USE_HW_MUL_MASK)</span>
<span class="cp">#define PVR_USE_FPU(_pvr)	(_pvr.pvr[0] &amp; PVR0_USE_FPU_MASK)</span>
<span class="cp">#define PVR_USE_FPU2(_pvr)	(_pvr.pvr[2] &amp; PVR2_USE_FPU2_MASK)</span>
<span class="cp">#define PVR_USE_ICACHE(_pvr)	(_pvr.pvr[0] &amp; PVR0_USE_ICACHE_MASK)</span>
<span class="cp">#define PVR_USE_DCACHE(_pvr)	(_pvr.pvr[0] &amp; PVR0_USE_DCACHE_MASK)</span>
<span class="cp">#define PVR_VERSION(_pvr)	((_pvr.pvr[0] &amp; PVR0_VERSION_MASK) &gt;&gt; 8)</span>
<span class="cp">#define PVR_USER1(_pvr)		(_pvr.pvr[0] &amp; PVR0_USER1_MASK)</span>
<span class="cp">#define PVR_USER2(_pvr)		(_pvr.pvr[1] &amp; PVR1_USER2_MASK)</span>

<span class="cp">#define PVR_D_OPB(_pvr)		(_pvr.pvr[2] &amp; PVR2_D_OPB_MASK)</span>
<span class="cp">#define PVR_D_LMB(_pvr)		(_pvr.pvr[2] &amp; PVR2_D_LMB_MASK)</span>
<span class="cp">#define PVR_I_OPB(_pvr)		(_pvr.pvr[2] &amp; PVR2_I_OPB_MASK)</span>
<span class="cp">#define PVR_I_LMB(_pvr)		(_pvr.pvr[2] &amp; PVR2_I_LMB_MASK)</span>
<span class="cp">#define PVR_INTERRUPT_IS_EDGE(_pvr) \</span>
<span class="cp">			(_pvr.pvr[2] &amp; PVR2_INTERRUPT_IS_EDGE_MASK)</span>
<span class="cp">#define PVR_EDGE_IS_POSITIVE(_pvr) \</span>
<span class="cp">			(_pvr.pvr[2] &amp; PVR2_EDGE_IS_POSITIVE_MASK)</span>
<span class="cp">#define PVR_USE_MSR_INSTR(_pvr)		(_pvr.pvr[2] &amp; PVR2_USE_MSR_INSTR)</span>
<span class="cp">#define PVR_USE_PCMP_INSTR(_pvr)	(_pvr.pvr[2] &amp; PVR2_USE_PCMP_INSTR)</span>
<span class="cp">#define PVR_AREA_OPTIMISED(_pvr)	(_pvr.pvr[2] &amp; PVR2_AREA_OPTIMISED)</span>
<span class="cp">#define PVR_USE_MUL64(_pvr)		(_pvr.pvr[2] &amp; PVR2_USE_MUL64_MASK)</span>
<span class="cp">#define PVR_OPCODE_0x0_ILLEGAL(_pvr) \</span>
<span class="cp">			(_pvr.pvr[2] &amp; PVR2_OPCODE_0x0_ILL_MASK)</span>
<span class="cp">#define PVR_UNALIGNED_EXCEPTION(_pvr) \</span>
<span class="cp">			(_pvr.pvr[2] &amp; PVR2_UNALIGNED_EXC_MASK)</span>
<span class="cp">#define PVR_ILL_OPCODE_EXCEPTION(_pvr) \</span>
<span class="cp">			(_pvr.pvr[2] &amp; PVR2_ILL_OPCODE_EXC_MASK)</span>
<span class="cp">#define PVR_IOPB_BUS_EXCEPTION(_pvr) \</span>
<span class="cp">			(_pvr.pvr[2] &amp; PVR2_IOPB_BUS_EXC_MASK)</span>
<span class="cp">#define PVR_DOPB_BUS_EXCEPTION(_pvr) \</span>
<span class="cp">			(_pvr.pvr[2] &amp; PVR2_DOPB_BUS_EXC_MASK)</span>
<span class="cp">#define PVR_DIV_ZERO_EXCEPTION(_pvr) \</span>
<span class="cp">			(_pvr.pvr[2] &amp; PVR2_DIV_ZERO_EXC_MASK)</span>
<span class="cp">#define PVR_FPU_EXCEPTION(_pvr)		(_pvr.pvr[2] &amp; PVR2_FPU_EXC_MASK)</span>
<span class="cp">#define PVR_FSL_EXCEPTION(_pvr)		(_pvr.pvr[2] &amp; PVR2_USE_EXTEND_FSL)</span>

<span class="cp">#define PVR_DEBUG_ENABLED(_pvr)		(_pvr.pvr[3] &amp; PVR3_DEBUG_ENABLED_MASK)</span>
<span class="cp">#define PVR_NUMBER_OF_PC_BRK(_pvr) \</span>
<span class="cp">			((_pvr.pvr[3] &amp; PVR3_NUMBER_OF_PC_BRK_MASK) &gt;&gt; 25)</span>
<span class="cp">#define PVR_NUMBER_OF_RD_ADDR_BRK(_pvr) \</span>
<span class="cp">			((_pvr.pvr[3] &amp; PVR3_NUMBER_OF_RD_ADDR_BRK_MASK) &gt;&gt; 19)</span>
<span class="cp">#define PVR_NUMBER_OF_WR_ADDR_BRK(_pvr) \</span>
<span class="cp">			((_pvr.pvr[3] &amp; PVR3_NUMBER_OF_WR_ADDR_BRK_MASK) &gt;&gt; 13)</span>
<span class="cp">#define PVR_FSL_LINKS(_pvr)	((_pvr.pvr[3] &amp; PVR3_FSL_LINKS_MASK) &gt;&gt; 7)</span>

<span class="cp">#define PVR_ICACHE_ADDR_TAG_BITS(_pvr) \</span>
<span class="cp">		((_pvr.pvr[4] &amp; PVR4_ICACHE_ADDR_TAG_BITS_MASK) &gt;&gt; 26)</span>
<span class="cp">#define PVR_ICACHE_USE_FSL(_pvr) \</span>
<span class="cp">		(_pvr.pvr[4] &amp; PVR4_ICACHE_USE_FSL_MASK)</span>
<span class="cp">#define PVR_ICACHE_ALLOW_WR(_pvr) \</span>
<span class="cp">		(_pvr.pvr[4] &amp; PVR4_ICACHE_ALLOW_WR_MASK)</span>
<span class="cp">#define PVR_ICACHE_LINE_LEN(_pvr) \</span>
<span class="cp">		(1 &lt;&lt; ((_pvr.pvr[4] &amp; PVR4_ICACHE_LINE_LEN_MASK) &gt;&gt; 21))</span>
<span class="cp">#define PVR_ICACHE_BYTE_SIZE(_pvr) \</span>
<span class="cp">		(1 &lt;&lt; ((_pvr.pvr[4] &amp; PVR4_ICACHE_BYTE_SIZE_MASK) &gt;&gt; 16))</span>

<span class="cp">#define PVR_DCACHE_ADDR_TAG_BITS(_pvr) \</span>
<span class="cp">			((_pvr.pvr[5] &amp; PVR5_DCACHE_ADDR_TAG_BITS_MASK) &gt;&gt; 26)</span>
<span class="cp">#define PVR_DCACHE_USE_FSL(_pvr)	(_pvr.pvr[5] &amp; PVR5_DCACHE_USE_FSL_MASK)</span>
<span class="cp">#define PVR_DCACHE_ALLOW_WR(_pvr) \</span>
<span class="cp">			(_pvr.pvr[5] &amp; PVR5_DCACHE_ALLOW_WR_MASK)</span>
<span class="cm">/* FIXME two shifts on one line needs any comment */</span>
<span class="cp">#define PVR_DCACHE_LINE_LEN(_pvr) \</span>
<span class="cp">		(1 &lt;&lt; ((_pvr.pvr[5] &amp; PVR5_DCACHE_LINE_LEN_MASK) &gt;&gt; 21))</span>
<span class="cp">#define PVR_DCACHE_BYTE_SIZE(_pvr) \</span>
<span class="cp">		(1 &lt;&lt; ((_pvr.pvr[5] &amp; PVR5_DCACHE_BYTE_SIZE_MASK) &gt;&gt; 16))</span>

<span class="cp">#define PVR_DCACHE_USE_WRITEBACK(_pvr) \</span>
<span class="cp">			((_pvr.pvr[5] &amp; PVR5_DCACHE_USE_WRITEBACK) &gt;&gt; 14)</span>

<span class="cp">#define PVR_ICACHE_BASEADDR(_pvr) \</span>
<span class="cp">			(_pvr.pvr[6] &amp; PVR6_ICACHE_BASEADDR_MASK)</span>
<span class="cp">#define PVR_ICACHE_HIGHADDR(_pvr) \</span>
<span class="cp">			(_pvr.pvr[7] &amp; PVR7_ICACHE_HIGHADDR_MASK)</span>
<span class="cp">#define PVR_DCACHE_BASEADDR(_pvr) \</span>
<span class="cp">			(_pvr.pvr[8] &amp; PVR8_DCACHE_BASEADDR_MASK)</span>
<span class="cp">#define PVR_DCACHE_HIGHADDR(_pvr) \</span>
<span class="cp">			(_pvr.pvr[9] &amp; PVR9_DCACHE_HIGHADDR_MASK)</span>

<span class="cp">#define PVR_TARGET_FAMILY(_pvr) \</span>
<span class="cp">			((_pvr.pvr[10] &amp; PVR10_TARGET_FAMILY_MASK) &gt;&gt; 24)</span>

<span class="cp">#define PVR_MSR_RESET_VALUE(_pvr) \</span>
<span class="cp">			(_pvr.pvr[11] &amp; PVR11_MSR_RESET_VALUE_MASK)</span>

<span class="cm">/* mmu */</span>
<span class="cp">#define PVR_USE_MMU(_pvr)		((_pvr.pvr[11] &amp; PVR11_USE_MMU) &gt;&gt; 30)</span>
<span class="cp">#define PVR_MMU_ITLB_SIZE(_pvr)		(_pvr.pvr[11] &amp; PVR11_MMU_ITLB_SIZE)</span>
<span class="cp">#define PVR_MMU_DTLB_SIZE(_pvr)		(_pvr.pvr[11] &amp; PVR11_MMU_DTLB_SIZE)</span>
<span class="cp">#define PVR_MMU_TLB_ACCESS(_pvr)	(_pvr.pvr[11] &amp; PVR11_MMU_TLB_ACCESS)</span>
<span class="cp">#define PVR_MMU_ZONES(_pvr)		(_pvr.pvr[11] &amp; PVR11_MMU_ZONES)</span>
<span class="cp">#define PVR_MMU_PRIVINS(pvr)		(pvr.pvr[11] &amp; PVR11_MMU_PRIVINS)</span>

<span class="cm">/* endian */</span>
<span class="cp">#define PVR_ENDIAN(_pvr)	(_pvr.pvr[0] &amp; PVR0_ENDI)</span>

<span class="kt">int</span> <span class="n">cpu_has_pvr</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">get_pvr</span><span class="p">(</span><span class="k">struct</span> <span class="n">pvr_s</span> <span class="o">*</span><span class="n">pvr</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_MICROBLAZE_PVR_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
