library ieee;
use ieee.std_logic_1164.all;

entity pulse_box is
	port (
			clk        : in std_logic;
			eot   	  : in std_logic;
			trig_pulse : out std_logic
	);
end pulse_box;

architecture arch of pulse_box is
begin	
	process(clk)
	begin
		if clk'event and clk = '0' and eot = '1' then 
			trig_pulse <= '1';
			if rising_edge(clk) and trig_pulse
		end if;
	end process;
end arch;