<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2676" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2676{left:660px;bottom:68px;letter-spacing:0.11px;}
#t2_2676{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2676{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2676{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2676{left:69px;bottom:1083px;letter-spacing:0.18px;}
#t6_2676{left:359px;bottom:748px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2676{left:69px;bottom:660px;letter-spacing:0.13px;}
#t8_2676{left:69px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_2676{left:69px;bottom:620px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#ta_2676{left:69px;bottom:603px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_2676{left:69px;bottom:587px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tc_2676{left:69px;bottom:570px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#td_2676{left:69px;bottom:547px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_2676{left:69px;bottom:530px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#tf_2676{left:69px;bottom:513px;letter-spacing:-0.16px;word-spacing:-0.62px;}
#tg_2676{left:69px;bottom:496px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#th_2676{left:69px;bottom:480px;letter-spacing:-0.2px;word-spacing:-0.38px;}
#ti_2676{left:69px;bottom:457px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tj_2676{left:425px;bottom:457px;letter-spacing:-0.15px;}
#tk_2676{left:451px;bottom:457px;letter-spacing:-0.12px;}
#tl_2676{left:69px;bottom:434px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#tm_2676{left:69px;bottom:417px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_2676{left:69px;bottom:394px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#to_2676{left:69px;bottom:377px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_2676{left:69px;bottom:354px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tq_2676{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#tr_2676{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#ts_2676{left:382px;bottom:1065px;letter-spacing:-0.21px;}
#tt_2676{left:382px;bottom:1050px;}
#tu_2676{left:382px;bottom:1034px;letter-spacing:-0.18px;}
#tv_2676{left:420px;bottom:1065px;letter-spacing:-0.14px;}
#tw_2676{left:420px;bottom:1050px;letter-spacing:-0.12px;word-spacing:-1.04px;}
#tx_2676{left:420px;bottom:1034px;letter-spacing:-0.13px;}
#ty_2676{left:493px;bottom:1065px;letter-spacing:-0.12px;}
#tz_2676{left:493px;bottom:1050px;letter-spacing:-0.12px;}
#t10_2676{left:493px;bottom:1034px;letter-spacing:-0.12px;}
#t11_2676{left:564px;bottom:1065px;letter-spacing:-0.13px;}
#t12_2676{left:78px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t13_2676{left:78px;bottom:995px;letter-spacing:-0.15px;}
#t14_2676{left:382px;bottom:1011px;letter-spacing:-0.16px;}
#t15_2676{left:420px;bottom:1011px;letter-spacing:-0.17px;}
#t16_2676{left:493px;bottom:1011px;letter-spacing:-0.17px;}
#t17_2676{left:564px;bottom:1011px;letter-spacing:-0.12px;}
#t18_2676{left:564px;bottom:995px;letter-spacing:-0.11px;}
#t19_2676{left:564px;bottom:978px;letter-spacing:-0.11px;}
#t1a_2676{left:78px;bottom:955px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1b_2676{left:78px;bottom:938px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1c_2676{left:382px;bottom:955px;letter-spacing:-0.16px;}
#t1d_2676{left:420px;bottom:955px;letter-spacing:-0.17px;}
#t1e_2676{left:493px;bottom:955px;letter-spacing:-0.17px;}
#t1f_2676{left:564px;bottom:955px;letter-spacing:-0.12px;}
#t1g_2676{left:564px;bottom:938px;letter-spacing:-0.11px;}
#t1h_2676{left:564px;bottom:921px;letter-spacing:-0.11px;}
#t1i_2676{left:78px;bottom:898px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1j_2676{left:78px;bottom:881px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1k_2676{left:382px;bottom:898px;letter-spacing:-0.16px;}
#t1l_2676{left:420px;bottom:898px;letter-spacing:-0.17px;}
#t1m_2676{left:493px;bottom:898px;letter-spacing:-0.17px;}
#t1n_2676{left:564px;bottom:898px;letter-spacing:-0.12px;}
#t1o_2676{left:564px;bottom:881px;letter-spacing:-0.11px;word-spacing:-0.44px;}
#t1p_2676{left:564px;bottom:865px;letter-spacing:-0.11px;}
#t1q_2676{left:78px;bottom:842px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1r_2676{left:78px;bottom:825px;letter-spacing:-0.15px;}
#t1s_2676{left:382px;bottom:842px;letter-spacing:-0.16px;}
#t1t_2676{left:420px;bottom:842px;letter-spacing:-0.17px;}
#t1u_2676{left:493px;bottom:842px;letter-spacing:-0.17px;}
#t1v_2676{left:564px;bottom:842px;letter-spacing:-0.12px;}
#t1w_2676{left:564px;bottom:825px;letter-spacing:-0.11px;word-spacing:-0.44px;}
#t1x_2676{left:564px;bottom:808px;letter-spacing:-0.11px;}
#t1y_2676{left:84px;bottom:727px;letter-spacing:-0.15px;}
#t1z_2676{left:195px;bottom:727px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t20_2676{left:375px;bottom:727px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t21_2676{left:553px;bottom:727px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t22_2676{left:730px;bottom:727px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t23_2676{left:94px;bottom:703px;letter-spacing:-0.15px;}
#t24_2676{left:187px;bottom:703px;letter-spacing:-0.12px;}
#t25_2676{left:366px;bottom:703px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t26_2676{left:573px;bottom:703px;letter-spacing:-0.1px;}
#t27_2676{left:751px;bottom:703px;letter-spacing:-0.17px;}

.s1_2676{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2676{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2676{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2676{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2676{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_2676{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s7_2676{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_2676{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2676" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2676Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2676" style="-webkit-user-select: none;"><object width="935" height="1210" data="2676/2676.svg" type="image/svg+xml" id="pdf2676" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2676" class="t s1_2676">VTESTPD/VTESTPS—Packed Bit Test </span>
<span id="t2_2676" class="t s2_2676">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2676" class="t s1_2676">5-714 </span><span id="t4_2676" class="t s1_2676">Vol. 2C </span>
<span id="t5_2676" class="t s3_2676">VTESTPD/VTESTPS—Packed Bit Test </span>
<span id="t6_2676" class="t s4_2676">Instruction Operand Encoding </span>
<span id="t7_2676" class="t s4_2676">Description </span>
<span id="t8_2676" class="t s5_2676">VTESTPS performs a bitwise comparison of all the sign bits of the packed single-precision elements in the first </span>
<span id="t9_2676" class="t s5_2676">source operation and corresponding sign bits in the second source operand. If the AND of the source sign bits with </span>
<span id="ta_2676" class="t s5_2676">the dest sign bits produces all zeros, the ZF is set else the ZF is clear. If the AND of the source sign bits with the </span>
<span id="tb_2676" class="t s5_2676">inverted dest sign bits produces all zeros the CF is set else the CF is clear. An attempt to execute VTESTPS with </span>
<span id="tc_2676" class="t s5_2676">VEX.W=1 will cause #UD. </span>
<span id="td_2676" class="t s5_2676">VTESTPD performs a bitwise comparison of all the sign bits of the double precision elements in the first source </span>
<span id="te_2676" class="t s5_2676">operation and corresponding sign bits in the second source operand. If the AND of the source sign bits with the dest </span>
<span id="tf_2676" class="t s5_2676">sign bits produces all zeros, the ZF is set else the ZF is clear. If the AND the source sign bits with the inverted dest </span>
<span id="tg_2676" class="t s5_2676">sign bits produces all zeros the CF is set else the CF is clear. An attempt to execute VTESTPS with VEX.W=1 will </span>
<span id="th_2676" class="t s5_2676">cause #UD. </span>
<span id="ti_2676" class="t s5_2676">The first source register is specified by the ModR/M </span><span id="tj_2676" class="t s6_2676">reg </span><span id="tk_2676" class="t s5_2676">field. </span>
<span id="tl_2676" class="t s5_2676">128-bit version: The first source register is an XMM register. The second source register can be an XMM register or </span>
<span id="tm_2676" class="t s5_2676">a 128-bit memory location. The destination register is not modified. </span>
<span id="tn_2676" class="t s5_2676">VEX.256 encoded version: The first source register is a YMM register. The second source register can be a YMM </span>
<span id="to_2676" class="t s5_2676">register or a 256-bit memory location. The destination register is not modified. </span>
<span id="tp_2676" class="t s5_2676">Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD. </span>
<span id="tq_2676" class="t s7_2676">Opcode/ </span>
<span id="tr_2676" class="t s7_2676">Instruction </span>
<span id="ts_2676" class="t s7_2676">Op </span>
<span id="tt_2676" class="t s7_2676">/ </span>
<span id="tu_2676" class="t s7_2676">En </span>
<span id="tv_2676" class="t s7_2676">64/32 </span>
<span id="tw_2676" class="t s7_2676">bit Mode </span>
<span id="tx_2676" class="t s7_2676">Support </span>
<span id="ty_2676" class="t s7_2676">CPUID </span>
<span id="tz_2676" class="t s7_2676">Feature </span>
<span id="t10_2676" class="t s7_2676">Flag </span>
<span id="t11_2676" class="t s7_2676">Description </span>
<span id="t12_2676" class="t s8_2676">VEX.128.66.0F38.W0 0E /r </span>
<span id="t13_2676" class="t s8_2676">VTESTPS xmm1, xmm2/m128 </span>
<span id="t14_2676" class="t s8_2676">RM </span><span id="t15_2676" class="t s8_2676">V/V </span><span id="t16_2676" class="t s8_2676">AVX </span><span id="t17_2676" class="t s8_2676">Set ZF and CF depending on sign bit AND and </span>
<span id="t18_2676" class="t s8_2676">ANDN of packed single-precision floating-point </span>
<span id="t19_2676" class="t s8_2676">sources. </span>
<span id="t1a_2676" class="t s8_2676">VEX.256.66.0F38.W0 0E /r </span>
<span id="t1b_2676" class="t s8_2676">VTESTPS ymm1, ymm2/m256 </span>
<span id="t1c_2676" class="t s8_2676">RM </span><span id="t1d_2676" class="t s8_2676">V/V </span><span id="t1e_2676" class="t s8_2676">AVX </span><span id="t1f_2676" class="t s8_2676">Set ZF and CF depending on sign bit AND and </span>
<span id="t1g_2676" class="t s8_2676">ANDN of packed single-precision floating-point </span>
<span id="t1h_2676" class="t s8_2676">sources. </span>
<span id="t1i_2676" class="t s8_2676">VEX.128.66.0F38.W0 0F /r </span>
<span id="t1j_2676" class="t s8_2676">VTESTPD xmm1, xmm2/m128 </span>
<span id="t1k_2676" class="t s8_2676">RM </span><span id="t1l_2676" class="t s8_2676">V/V </span><span id="t1m_2676" class="t s8_2676">AVX </span><span id="t1n_2676" class="t s8_2676">Set ZF and CF depending on sign bit AND and </span>
<span id="t1o_2676" class="t s8_2676">ANDN of packed double precision floating-point </span>
<span id="t1p_2676" class="t s8_2676">sources. </span>
<span id="t1q_2676" class="t s8_2676">VEX.256.66.0F38.W0 0F /r </span>
<span id="t1r_2676" class="t s8_2676">VTESTPD ymm1, ymm2/m256 </span>
<span id="t1s_2676" class="t s8_2676">RM </span><span id="t1t_2676" class="t s8_2676">V/V </span><span id="t1u_2676" class="t s8_2676">AVX </span><span id="t1v_2676" class="t s8_2676">Set ZF and CF depending on sign bit AND and </span>
<span id="t1w_2676" class="t s8_2676">ANDN of packed double precision floating-point </span>
<span id="t1x_2676" class="t s8_2676">sources. </span>
<span id="t1y_2676" class="t s7_2676">Op/En </span><span id="t1z_2676" class="t s7_2676">Operand 1 </span><span id="t20_2676" class="t s7_2676">Operand 2 </span><span id="t21_2676" class="t s7_2676">Operand 3 </span><span id="t22_2676" class="t s7_2676">Operand 4 </span>
<span id="t23_2676" class="t s8_2676">RM </span><span id="t24_2676" class="t s8_2676">ModRM:reg (r) </span><span id="t25_2676" class="t s8_2676">ModRM:r/m (r) </span><span id="t26_2676" class="t s8_2676">N/A </span><span id="t27_2676" class="t s8_2676">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
