#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Jun 12 20:17:03 2024
# Process ID: 14236
# Log file: D:/CCDCH/project/project3/Top_test/vivado.log
# Journal file: D:/CCDCH/project/project3/Top_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CCDCH/project/project3/Top_test/Top_test.xpr
update_ip_catalog -rebuild
set_property  ip_repo_paths  {d:/CCDCH/project/project3/ip_repo d:/CCDCH/project/project3/ip_repo_2} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
update_ip_catalog -rebuild -repo_path d:/CCDCH/project/project3/ip_repo
open_bd_design {D:/CCDCH/project/project3/Top_test/Top_test.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI]
delete_bd_objs [get_bd_nets myipUART_2_over] [get_bd_nets myipUART_2_message] [get_bd_nets tx_1] [get_bd_cells ASR]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ASR_rcv:1.0 ASR_rcv_0
endgroup
connect_bd_net [get_bd_ports asr_tx] [get_bd_pins ASR_rcv_0/tx]
connect_bd_net [get_bd_pins ASR_rcv_0/over] [get_bd_pins asrUART/over]
connect_bd_net [get_bd_pins ASR_rcv_0/rcv_msg] [get_bd_pins asrUART/message]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins ASR_rcv_0/S00_AXI]
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs design_1]
open_bd_design {D:/CCDCH/project/project3/Top_test/Top_test.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
