                                                                                                      EVALUATION KIT AVAILABLE
MAX9272A                                             28-Bit GMSL Deserializer for Coax or STP Cable
General Description                                                     Benefits and Features
The MAX9272A compact deserializer is designed to                        ●● Ideal for Camera Applications
interface with a GMSL serializer over 50Ω coax or 100Ω                     • Works with Low-Cost 50Ω Coax Cable and
shielded twisted-pair (STP) cable. The device pairs with                      FAKRA Connectors or 100Ω STP
the MAX9271 or MAX9273 serializers.                                        • Error Detection/Correction
The parallel output is programmable for single or double                   • 9.6kbps to 1Mbps Control Channel in I2C-to-I2C
output. Double output strobes out half of a parallel word                     Mode with Clock-Stretch Capability
on each pixel clock cycle. Double output can be used with                  • Best-in-Class Supply Current: 90mA (max)
GMSL serializers that have the double-input feature.                       • Double-Rate Clock for Megapixel Cameras
The device features an embedded control channel that                       • Cable Equalization Allows 15m Cable at Full
operates at 9.6kbps to 1Mbps. Using the control chan-                         Speed
nel, a microcontroller (µC) can program the serializer/                    • 48-Pin (7mm x 7mm) TQFN-EP Package with
deserializer and peripheral device registers at any time,                     0.5mm Lead Pitch
independent of video timing. Two programmable GPIO                      ●● High-Speed Data Deserialization for Megapixel
ports and a continuously sampled GPI input are available.                  Cameras
                                                                           • Up to 1.5Gbps Serial-Bit Rate with Single or
For use with longer cables, the device has a program-
                                                                              Double Output: 6.25MHz to 100MHz Clock
mable equalizer. Programmable spread spectrum is avail-
                                                                        ●● Multiple Control-Channel Modes for System Flexibility
able on the parallel output. The serial input meets ISO
10605 and IEC 61000-4-2 ESD standards. The core sup-                       • 9.6kbps to 1Mbps Control Channel in UART-to-
ply range is 1.7V to 1.9V and the I/O supply range is 1.7V                    UART or UART-to-I2C Modes
to 3.6V. The device is available in a 48-pin (7mm x 7mm)                ●● Reduces EMI and Shielding Requirements
TQFN-EP package with 0.5mm lead pitch and operates                         • Input Programmable for 100mV to 500mV
over the -40ºC to +105ºC temperature range.                                • Single-Ended or 50mV to 400mV Differential
                                                                           • Programmable Spread Spectrum on the Parallel
Applications                                                                  Output Reduces EMI
●● Automotive Camera Systems                                               • Tracks Spread Spectrum on Serial Input
                                                                        ●● Peripheral Features for Camera Power-Up and
                                                                           Verification
                                                                           • Built-In PRBS Checker for BER Testing of the
                                                                              Serial Link
                                                                           • Two GPIO Ports
                                                                           • Dedicated “Up/Down” GPI for Camera Frame
                                                                              Sync Trigger and Other Uses
                                                                           • Remote/Local Wake-Up from Sleep Mode
                                                                        ●● Meets Rigorous Automotive and Industrial
                                                                           Requirements
Ordering Information appears at end of data sheet.                         • -40ºC to +105ºC Operating Temperature
                                                                           • ±10kV Contact and ±15kV Air IEC 61000-4-2
                                                                              ESD Protection
Typical Application Circuit appears at end of data sheet.
                                                                           • ±10kV Contact and ±30kV Air ISO 10605 ESD
                                                                              Protection
For related parts and recommended products to use with this part, refer
to www.maximintegrated.com/MAX9272A.related.
19-7404; Rev 0; 5/14


MAX9272A                                                             28-Bit GMSL Deserializer for Coax or STP Cable
                                                            TABLE OF CONTENTS
General Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Benefits and Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Absolute Maximum Ratings* . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Package Thermal Characteristics (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
DC Electrical Characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
AC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Typical Operating Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Pin Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Functional Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Detailed Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
   Register Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  18
   Bit Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  18
   Serial Link Signaling and Data Format  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  24
   Reverse Control Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  24
   Data-Rate Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  24
   Control Channel and
   Register Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25
   UART Interface  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25
       Interfacing Command-Byte-Only
       I2C Devices with UART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
       UART Bypass Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
   I2C  Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
       START and STOP Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
       Bit Transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
       Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
       Slave Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
       Bus Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
       Format for Writing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
       Format for Reading . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
       I2C Communication with Remote-Side Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
   I2C Address Translation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
   Control-Channel Broadcast Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
   GPO /GPI Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
   PRBS Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
   Line Equalizer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
www.maximintegrated.com                                                                                                                                  Maxim Integrated │ 2


MAX9272A                                                             28-Bit GMSL Deserializer for Coax or STP Cable
                                             TABLE OF CONTENTS (continued)
   Spread Spectrum . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
   Manual Programming
   of the Spread-Spectrum Divider  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
   Additional Error Detection and Correction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
       Cyclic Redundancy Check (CRC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
       Hamming Code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
   HS/VS Encoding and/or Tracking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
   Serial Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
   Coax-Mode Splitter  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
   Cable Type Configuration Input (CX/TP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  33
   Sleep Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  33
   Power-Down Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  33
   Configuration Link  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  33
Link Startup Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Applications Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
   Error Checking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  36
   ERR Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  36
   Autoerror Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  36
   Dual µC Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  36
   Changing the Clock Frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  36
   Fast Detection of
   Loss-of-Synchronization  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  36
   Providing a Frame Sync
   (Camera Applications) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37
   Software Programming
   of the Device Addresses  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37
   Three-Level Configuration Inputs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37
   Configuration Blocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37
   Compatibility with other GMSL Devices  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37
   GPIOs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37
   Staggered Parallel Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37
   Local Control-Channel Enable (LCCEN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38
   Internal Input Pulldowns . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38
   Choosing I2C/UART Pullup Resistors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38
   AC-Coupling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38
   Selection of AC-Coupling Capacitors  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38
   Power-Supply Circuits and Bypassing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39
www.maximintegrated.com                                                                                                                                  Maxim Integrated │ 3


MAX9272A                                                          28-Bit GMSL Deserializer for Coax or STP Cable
                                           TABLE OF CONTENTS (continued)
   Power-Supply Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39
   Cables and Connectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39
   Board Layout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39
   ESD Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39
Typical Application Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Chip Information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Revision History  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
                                                               LIST OF FIGURES
Figure 1. Reverse Control-Channel Output Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Figure 2. Test Circuit for Differential Input Measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Figure 4. Parallel Clock Output High and Low Times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Figure 5. I2C Timing Parameters  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Figure 3. Worst-Case Pattern Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Figure 6. Output Rise-and-Fall Times  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Figure 7. Deserializer Delay  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Figure 8. GPI-to-GPO Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Figure 9. Lock Time  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 10. Power-Up Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 11. Single-Output Waveform (Serializer Using Single Input)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 12. Single-Output Waveform (Serializer Using Double Input)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 13. Double-Output Waveform (Serializer Using Single Input)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Figure 14. Double-Output Waveform (Serializer Using Double Input)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Figure 15. Serial-Data Format  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 16. GMSL UART Protocol for Base Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 17. GMSL UART Data Format for Base Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 18. SYNC Byte (0x79) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 19. ACK Byte (0xC3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 20. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0)  . . . . . . . . 27
Figure 21. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 1)  . . . . . . . . 27
www.maximintegrated.com                                                                                                                               Maxim Integrated │ 4


MAX9272A                                                       28-Bit GMSL Deserializer for Coax or STP Cable
                                             LIST OF FIGURES (continued)
Figure 22. START and STOP Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 23. Bit Transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 24. Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 25. Slave Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 26. Format for I2C Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 27. Format for Write to Multiple Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 28. Format for I2C Read  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 29. 2:1 Coax-Mode Splitter Connection Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Figure 30. Coax-Mode Connection Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Figure 31. State Diagram, Remote Microcontroller Application . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Figure 32. Human Body Model ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Figure 33. IEC 61000-4-2 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Figure 34. ISO 10605 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
                                                              LIST OF TABLES
Table 1. Power-Up Default Register Map (see Table 16) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Table 2. Output Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Table 3. Data-Rate Selection Table  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Table 4. I2C Bit-Rate Ranges . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Table 5. Cable Equalizer Boost Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Table 6. Parallel Output Spread . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Table 7. Modulation Coefficients and Maximum SDIV Settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Table 8. Configuration Input Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Table 9. Startup Procedure for Video-Display Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Table 10. Startup Procedure for Image-Sensing Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Table 11. MAX9272A Feature Compatibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Table 12. Staggered Output Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Table 13. Double-Function Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Table 14. Typical Power-Supply Currents (Using Worst-Case Input Pattern)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Table 15. Suggested Connectors and Cables for GMSL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Table 16. Register Table (see Table 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
www.maximintegrated.com                                                                                                                             Maxim Integrated │ 5


MAX9272A                                                                     28-Bit GMSL Deserializer for Coax or STP Cable
Absolute Maximum Ratings*
AVDD to EP...........................................................-0.5V to +1.9V                   Junction Temperature.......................................................+150°C
DVDD to EP..........................................................-0.5V to +1.9V                    Operating Temperature Range.......................... -40°C to +105°C
IOVDD to EP.........................................................-0.5V to +3.9V                    Storage Temperature Range............................. -65°C to +150°C
IN+, IN- to EP........................................................-0.5V to +1.9V                  Lead Temperature (soldering, 10s).................................. +300°C
All other pins to EP...............................-0.5V to (VIOVDD + 0.5V)                           Soldering Temperature (reflow)........................................+260°C
IN+, IN- short circuit to ground or supply ..................Continuous
Continuous Power Dissipation (TA = +70°C)
  TQFN (derate 40mW/°C above +70°C).......................3200mW                                      *EP is connected to PCB ground.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
Package Thermal Characteristics (Note 1)
TQFN
  Junction-to-Ambient Thermal Resistance (θJA).............25°C/W                                     Junction-to-Case Thermal Resistance (θJC)......................1°C/W
Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer
             board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
DC Electrical Characteristics
(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, TA = +25°C.)
                   PARAMETER                         SYMBOL                                   CONDITIONS                                     MIN            TYP          MAX         UNITS
 SINGLE-ENDED INPUTS (I2CSEL, LCCEN, GPI, PWDN, MS/HVEN)
                                                                                                                                            0.65 x
 High-Level Input Voltage                               VIH1                                                                                                                            V
                                                                                                                                           VIOVDD
                                                                                                                                                                        0.35 x
 Low-Level Input Voltage                                VIL1                                                                                                                            V
                                                                                                                                                                       VIOVDD
 Input Current                                          IIN1          VIN = 0V to VIOVDD                                                      -10                         +20          µA
 THREE-LEVEL LOGIC INPUTS (CX/TP)
                                                                                                                                              0.7 x
 High-Level Input Voltage                                VIH                                                                                                                            V
                                                                                                                                            VIOVDD
                                                                                                                                                                         0.3 x
 Low-Level Input Voltage                                 VIL                                                                                                                            V
                                                                                                                                                                       VIOVDD
 Mid-Level Input Current                                IINM         (Note 2)                                                                 -10                         +10          µA
 Input Current                                           IIN                                                                                 -150                        +150          µA
 SINGLE-ENDED OUTPUTS (DOUT_, PCLKOUT)
                                                                                                                                           VIOVDD
                                                                                                         DCS = 0
                                                                                                                                             - 0.3
 High-Level Output Voltage                             VOH1           IOUT = -2mA                                                                                                       V
                                                                                                                                           VIOVDD
                                                                                                         DCS = 1
                                                                                                                                             - 0.2
                                                                                                         DCS = 0                                                          0.3
 Low-Level Output Voltage                              VOL1           IOUT = 2mA                                                                                                        V
                                                                                                         DCS = 1                                                          0.2
www.maximintegrated.com                                                                                                                                           Maxim Integrated │ 6


MAX9272A                                            28-Bit GMSL Deserializer for Coax or STP Cable
DC Electrical Characteristics (continued)
(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, TA = +25°C.)
            PARAMETER              SYMBOL                      CONDITIONS                     MIN     TYP     MAX      UNITS
                                                          VO = 0V,     VIOVDD = 3.0V to 3.6V    15     25       39
                                                          DCS = 0      VIOVDD = 1.7V to 1.9V     3      7       13
                                               DOUT_
                                                          VO = 0V,     VIOVDD = 3.0V to 3.6V    20     35       63
                                                          DCS = 1      VIOVDD = 1.7V to 1.9V     5     10       21
 Output Short-Circuit Current         IOS                                                                                mA
                                                          VO = 0V,     VIOVDD = 3.0V to 3.6V    15     33       50
                                                          DCS = 0      VIOVDD = 1.7V to 1.9V     5     10       17
                                               PCLKOUT
                                                          VO = 0V,     VIOVDD = 3.0V to 3.6V    30     54       97
                                                          DCS = 1      VIOVDD = 1.7V to 1.9V     9     16       32
 OPEN-DRAIN INPUTS/OUTPUTS (GPIO0/DBL, GPIO1/BWS, RX/SDA/EDC, TX/SCL/ES, ERR, LOCK)
                                                                                               0.7 x
 High-Level Input Voltage             VIH2                                                                                V
                                                                                             VIOVDD
                                                                                                              0.3 x
 Low-Level Input Voltage              VIL2                                                                                V
                                                                                                            VIOVDD
                                                                      RX/SDA, TX/SCL          -110              +1
 Input Current                        IIN2     (Note 3)               LOCK, ERR, GPIO_         -80              +1       µA
                                                                      DBL, BWS, EDC, ES        -10             +20
                                                                      VIOVDD = 1.7V to 1.9V                    0.4
 Low-Level Output Voltage            VOL2      IOUT = 3mA                                                                 V
                                                                      VIOVDD = 3.0V to 3.6V                    0.3
 OUTPUT FOR REVERSE CONTROL CHANNEL (IN+, IN-)
 Differential High Output Peak
                                     VROH      No high-speed data transmission (Figure 1)       30              60       mV
 Voltage, (VIN+) - (VIN-)
 Differential Low Output Peak
                                     VROL      No high-speed data transmission (Figure 1)      -60             -30       mV
 Voltage, (VIN+) - (VIN-)
 DIFFERENTIAL INPUTS (IN+, IN-)
                                                            Activity detector, medium
                                                                                                                60
 Differential High Input Threshold                          threshold (0x22 D[6:5] = 01)
                                    VIDH(P)    (Figure 2)                                                                mV
 (Peak) Voltage, (VIN+) - (VIN-)                            Activity detector,
                                                                                                                45
                                                            low threshold (0x22 D[6:5] = 00)
                                                            Activity detector, medium
                                                                                               -60
 Differential Low Input Threshold                           threshold (0x22 D[6:5] = 01)
                                    VIDL(P)    (Figure 2)                                                                mV
 (Peak) Voltage, (VIN+) - (VIN-)                            Activity detector, medium
                                                                                               -45
                                                            threshold (0x22 D[6:5] = 00)
 Input Common-Mode Voltage
                                     VCMR                                                        1    1.3      1.6        V
 ((VIN+) + (VIN-))/2
 Differential Input Resistance
                                       RI                                                       80    105      130        Ω
 (Internal)
www.maximintegrated.com                                                                                   Maxim Integrated │ 7


MAX9272A                                            28-Bit GMSL Deserializer for Coax or STP Cable
DC Electrical Characteristics (continued)
(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, TA = +25°C.)
            PARAMETER              SYMBOL                       CONDITIONS                    MIN     TYP      MAX     UNITS
 SINGLE-ENDED INPUTS (IN+, IN-)
                                               Activity detector, medium threshold
 Single-Ended High Input                                                                                         43
                                               (0x22 D[6:5] = 01)
 Threshold (Peak) Voltage,          VIDH(P)                                                                              mV
 (VIN+) - (VIN-)                               Activity detector, low threshold
                                                                                                                 33
                                               (0x22 D[6:5] = 00)
                                               Activity detector, medium threshold
 Single-Ended Low Input                                                                        -43
                                               (0x22 D[6:5] = 01)
 Threshold (Peak) Voltage,          VIDL(P)                                                                              mV
                                               Activity detector, medium threshold
 (VIN+) - (VIN-)                                                                               -33
                                               (0x22 D[6:5] = 00)
 Input Resistance (Internal)           RI                                                       40     52.5      65       Ω
 POWER SUPPLY
                                               BWS = 0, single output, fPCLKOUT = 25MHz                42        65
 Worst-Case Supply Current                     EQ off                      fPCLKOUT = 50MHz            61        90
                                     IWCS                                                                                mA
 (Figure 3)                                    BWS = 0, double output, fPCLKOUT = 50MHz                42        70
                                               EQ off                      fPCLKOUT = 100MHz           62        90
 Sleep Mode Supply Current           ICCS                                                              40       100       µA
 Power-Down Current                  ICCZ      PWDN = EP                                                5        70       µA
 ESD PROTECTION
                                               Human Body Model,      RD = 1.5kΩ, CS = 100pF           ±8
                                               IEC 61000-4-2,          Contact discharge              ±10
                                               RD = 330Ω,
 IN+, IN- (Note 4)                   VESD      CS = 150pF              Air discharge                  ±15                 kV
                                               ISO 10605,              Contact discharge              ±10
                                               RD = 2kΩ,
                                               CS = 330pF              Air discharge                  ±30
 All Other Pins (Note 5)             VESD      Human Body Model,      RD = 1.5kΩ, CS = 100pF           ±4                 kV
AC Electrical Characteristics
(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, TA = +25°C.)
            PARAMETER              SYMBOL                         CONDITIONS                  MIN    TYP     MAX      UNITS
  PARALLEL CLOCK OUTPUT (PCLKOUT)
                                                BWS = 0, DRS = 1                              8.33          16.66
                                                BWS = 0, DRS = 0                             16.66             50
                                                BWS = 1, DRS = 1                              6.25           12.5
 Clock Frequency                   fPCLKOUT                                                                            MHz
                                                BWS = 1, DRS = 0                              12.5           37.5
                                                BWS = 1, DRS = 0, 15-bit double input          25              75
                                                BWS = 0, DRS = 0, 11-bit double input        33.33            100
 Clock Duty Cycle                      DC       tHIGH/tT or tLOW/tT (Figure 4, Note 6)         40     50       60        %
                                                Period jitter, RMS, spread off, 1.5Gbps,
 Clock Jitter                           tJ                                                           0.05                UI
                                                PRBS pattern, UI = 1/fPCLKOUT (Note 6)
www.maximintegrated.com                                                                                   Maxim Integrated │ 8


MAX9272A                                               28-Bit GMSL Deserializer for Coax or STP Cable
AC Electrical Characteristics (continued)
(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, TA = +25°C.)
            PARAMETER                 SYMBOL                        CONDITIONS                      MIN     TYP     MAX      UNITS
 I2C/UART PORT TIMING
 I2C/UART Bit Rate                                                                                   9.6            1000      kbps
                                                   30% to 70%, CL = 10pF to 100pF,
 Output Rise Time                          tR                                                        20              120        ns
                                                   1kΩ pullup to VIOVDD
                                                   70% to 30%, CL = 10pF to 100pF,
 Output Fall Time                          tF                                                        20              120        ns
                                                   1kΩ pullup to VIOVDD
 Input Setup Time                        tSET      I2C only (Figure 5, Note 6)                      100                         ns
 Input Hold Time                       tHOLD       I2C only (Figure 5, Note 6)                        0                         ns
 SWITCHING CHARACTERISTICS
                                                   20% to 80%,            DCS = 1, CL = 10pf         0.4             2.2
                                                   VIOVDD = 1.7V to
                                                   1.9V (Note 6)          DCS = 0, CL = 5pF          0.5             2.8
 PCLKOUT Rise-and-Fall Time             tR, tF                                                                                  ns
                                                   20% to 80%,            DCS = 1, CL = 10pF        0.25             1.7
                                                   VIOVDD = 3.0V to
                                                   3.6V (Note 6)          DCS = 0, CL = 5pF          0.3             2.0
                                                   20% to 80%,            DCS = 1, CL = 10pf         0.5             3.1
                                                   VIOVDD = 1.7V to
 Parallel Data Rise-and-Fall Time                  1.9V (Note 6)          DCS = 0, CL = 5pF          0.6             3.8
                                        tR, tF                                                                                  ns
 (Figure 6)                                        20% to 80%,            DCS = 1, CL = 10pF         0.3             2.2
                                                   VIOVDD = 3.0V to
                                                   3.6V (Note 6)          DCS = 0, CL = 5pF          0.4             2.4
                                                                          Spread spectrum
                                                                                                                    6960
                                                   (Figure 7,             enabled
 Deserializer Delay                       tSD                                                                                  Bits
                                                   Notes 6, 7)            Spread spectrum
                                                                                                                    2160
                                                                          disabled
 Reverse Control-Channel Output                    No forward-channel data transmission
                                           tR                                                       180              400        ns
 Rise Time                                         (Figure 1, Note 6)
 Reverse Control-Channel Output                    No forward-channel data transmission
                                           tF                                                       180              400        ns
 Fall Time                                         (Figure 1, Note 6)
                                                   Deserializer GPI to serializer GPO (cable
 GPI-to-GPO Delay                       tGPIO                                                                        350        µs
                                                   delay not included) (Figure 8)
                                                   (Figure 9,    Spread spectrum enabled                             1.5
 Lock Time                             tLOCK                                                                                   ms
                                                   Note 6)       Spread spectrum disabled                             1
 Power-Up Time                            tPU      (Figure 10)                                                        6        ms
Note 2: To provide a midlevel, leave the input open, or, if driven, put driver in high impedance. High-impedance leakage current
         must be less than ±10µA.
Note 3: IIN min due to voltage drop across the internal pullup resistor.
Note 4: Specified pin to ground.
Note 5: Specified pin to all supply/ground.
Note 6: Guaranteed by design and not production tested.
Note 7: Measured in serial link bit times. Bit time = 1/(30 x fPCLKOUT) for BWS = GND. Bit time = 1/(40 x fPCLKOUT) for BWS = 1.
www.maximintegrated.com                                                                                          Maxim Integrated │ 9


MAX9272A                                                                                              28-Bit GMSL Deserializer for Coax or STP Cable
Typical Operating Characteristics
(VAVDD = VDVDD = VIOVDD = 1.8V, DBL = low, TA = +25°C, unless otherwise noted.)
                                                   SUPPLY CURRENT                                                                                               SUPPLY CURRENT
                                           vs. PCLKOUT FREQUENCY (BWS = 0)                                                                              vs. PCLKOUT FREQUENCY (BWS = 1)
                                          75                                                                                                           75
                                                                                                       MAX9272A toc01                                                                                             MAX9272A toc02
                                                     PRBS ON, SS OFF,                                                                                             PRBS ON, SS OFF,
                                          70         COAX MODE                                                                                         70         COAX MODE
                                          65                                                                                                           65
            SUPPLY CURRENT (mA)                                                                                         SUPPLY CURRENT (mA)
                                          60                                                                                                           60
                                          55                    EQ ON                                                                                  55                  EQ ON
                                          50                                                                                                           50
                                          45                                                                                                           45
                                          40                                                                                                           40
                                                             EQ OFF                                                                                                        EQ OFF
                                          35                                                                                                           35
                                                 5      10   15    20    25   30    35     40   45   50                                                      5       10      15     20        25     30     35   40
                                                             PCLKOUT FREQUENCY (MHz)                                                                                      PCLKOUT FREQUENCY (MHz)
                                                   SUPPLY CURRENT                                                                                               SUPPLY CURRENT
                                           vs. PCLKOUT FREQUENCY (BWS = 0)                                                                              vs. PCLKOUT FREQUENCY (BWS = 1)
                                          65                                                                                                           60
                                                                                                       MAX9272A toc03                                                                                             MAX9272A toc04
                                                     PRBS ON, EQ OFF,                                                                                             PRBS ON, EQ OFF,
                                                     COAX MODE                                                                                                    COAX MODE
                                          60
                                                                                                                                                       55
            SUPPLY CURRENT (mA)                                                                                         SUPPLY CURRENT (mA)
                                          55
                                                                                                                                                       50                    SS ON
                                                                   SS ON
                                          50
                                                                                                                                                       45
                                          45
                                                                                                                                                       40
                                          40
                                                             SS OFF                                                                                                   SS OFF
                                          35                                                                                                           35
                                                 5      10   15    20    25   30    35     40   45   50                                                      5       10      15     20        25     30     35   40
                                                             PCLKOUT FREQUENCY (MHz)                                                                                      PCLKOUT FREQUENCY (MHz)
                                OUTPUT POWER SPECTRUM vs. PCLKOUT                                                                           OUTPUT POWER SPECTRUM vs. PCLKOUT
                                   FREQUENCY (VARIOUS SPREAD)                                                                                  FREQUENCY (VARIOUS SPREAD)
                                           0                                                                                                            0
                                                                                                       MAX9272A toc05                                                                                             MAX9272A toc06
                                          -10                                     fPCLKOUT = 20MHz                                                     -10                                    fPCLKOUT = 50MHz
            OUTPUT POWER SPECTRUM (dBm)                                                                                 OUTPUT POWER SPECTRUM (dBm)
                                                       0% SPREAD                                                                                                 0% SPREAD
                                          -20                                                                                                          -20
                                                                                                                                                       -30
                                          -30
                                                                                                                                                       -40
                                          -40
                                                                                                                                                       -60
                                          -60
                                                                                                                                                       -60
                                          -60
                                                                                                                                                       -70
                                          -70                           1% SPREAD                                                                      -80
                                          -80                                      4% SPREAD                                                           -90                 2% SPREAD               4% SPREAD
                                                             2% SPREAD
                                          -90                                                                                                         -100
                                                18.5     19.0     19.5     20.0     20.5    21.0     21.5                                                    47       48      49         50         51     52    53
                                                             PCLKOUT FREQUENCY (MHz)                                                                                      PCLKOUT FREQUENCY (MHz)
www.maximintegrated.com                                                                                                                                                                                  Maxim Integrated │ 10


MAX9272A                                                                                                     28-Bit GMSL Deserializer for Coax or STP Cable
Typical Operating Characteristics (continued)
(VAVDD = VDVDD = VIOVDD = 1.8V, DBL = low, TA = +25°C, unless otherwise noted.)
                                          SERIAL LINK SWITCHING PATTERN                                                                                                                                  SERIAL LINK SWITCHING PATTERN
                                         WITH 6dB PREEMPHASIS (PARALELL                                                                                                                                 WITH 6dB PREEMPHASIS (PARALELL
                                         BIT RATE = 50MHz, 10m STP CABLE)                                                                                                                               BIT RATE = 50MHz, 20m COAX CABLE)
                                                                                                      MAX9272A toc07                                                                                                                                 MAX9272A toc08
                                              50mv/div          200ps/div                                   1.5Gbps                                                                                              50mv/div          200ps/div              1.5Gbps
                                          MAXIMUM PCLKOUT FREQUENCY                                                                                                                                        MAXIMUM PCLKOUT FREQUENCY
                                         vs. STP CABLE LENGTH (BER ≤ 10-10)                                                                                                                             vs. COAX CABLE LENGTH (BER ≤ 10-10)
                                         60                                                                                                                                                             60
                                                                                                                       MAX9272A toc09                                                                                                                             MAX9272A toc10
                                                  OPTIMUM PE/EQ                                                                                                                                                                                6dB PE, EQ OFF
                                                       SETTINGS
               PCLKOUT FREQUENCY (MHz)                                                                                                                                        PCLKOUT FREQUENCY (MHz)
                                         40                                                                                                                                                             40
                                                   6dB PE, EQ OFF                                                                                                                                                                NO PE, 10.7dB EQ
                                                         NO PE, 10.7dB EQ                                                                                                                                                                      NO PE, EQ OFF
                                         20                                                                                                                                                             20
                                                                    NO PE, EQ OFF
                                                                                                                                                                                                                 BER CAN BE AS LOW AS 10-12 FOR
                                                  BER CAN BE AS LOW AS 10-12 FOR                                                                                                                                 CABLE LENGTHS LESS THAN 10m
                                                  CABLE LENGTHS LESS THAN 10m
                                          0                                                                                                                                                              0
                                              0           5         10                               15              20                                                                                      0          5        10       15         20          25
                                                          STP CABLE LENGTH (m)                                                                                                                                              COAX CABLE LENGTH (m)
                                                                                  MAXIMUM PCLKOUT FREQUENCY
                                                                            vs. ADDITIONAL DIFFERENTIAL CL (BER ≤ 10-10)
                                                                                                60
                                                                                                                                                             MAX9272A toc11
                                                                                                                                            OPTIMUM PE/EQ
                                                                                                          10m STP CABLE
                                                                                                                                                 SETTINGS
                                                                                                50
                                                                      PCLKOUT FREQUENCY (MHz)
                                                                                                         6dB PE, EQ OFF
                                                                                                40
                                                                                                30
                                                                                                              NO PE, 10.7dB EQ
                                                                                                20                                          NO PE, EQ OFF
                                                                                                10        BER CAN BE AS LOW AS 10-12 FOR
                                                                                                          CL < 4pF FOR OPTIMUM PE/EQ SETTINGS
                                                                                                 0
                                                                                                     0           2                      4       6       8   10
                                                                                                ADDITIONAL DIFFERENTIAL LOAD CAPACITANCE (pF)
www.maximintegrated.com                                                                                                                                                                                                                    Maxim Integrated │ 11


MAX9272A                                                                28-Bit GMSL Deserializer for Coax or STP Cable
Pin Configuration
                                            DOUT8        DOUT9       DOUT10    DOUT11   DOUT12   DOUT13   DOUT14   DOUT15   DOUT16   DOUT17       DOUT18         DOUT19
                             TOP VIEW
                                             36 35 34 33 32 31 30 29 28 27 26 25
                               DOUT7   37                                                                                                                                 24   DOUT20
                               DOUT6 38                                                                                                                                   23   DOUT21
                               DOUT5   39                                                                                                                                 22   DOUT22
                               DOUT4   40                                                                                                                                 21   DOUT23
                               IOVDD   41                                                                                                                                 20   IOVDD
                               DOUT3   42                                                                                                                                 19   DOUT24/HSO
                               DOUT2   43                                                MAX9272A                                                                         18   DOUT25/ VSO
                               DOUT1   44                                                                                                                                 17   DOUT26/HS1
                               DOUT0   45                                                                                                                                 16   DOUT27/ VS1
                             PCLKOUT   46                                                                                                                                 15   LOCK
                                                                       EP*
                             MS/HVEN   47                 +                                                                                                               14   ERR
                                AVDD   48                                                                                                                                 13   PWDN
                                               1           2           3        4         5        6       7        8         9       10 11 12
                                            GPI01/ BWS   GPIO0/DBL
                                                                     CX / TP   I2CSEL   LCCEN
                                                                                                          IN+      IN-      GPI
                                                                                                                                     RX/SDA/EDC
                                                                                                 AVDD
                                                                                                                                                  TX /SCL / ES
                                                                                                                                                                 DVDD
                                                                TQFN
                                                        (7mm x 7mm X 0.75mm)
                                                    CONNECT EP TO GROUND PLANE
Pin Description
  PIN        NAME                                                                                                             FUNCTION
                          GPIO/Bus Width Select Input. Function is determined by the state of LCCEN (Table 13).
                           GPIO1 (LCCEN = high): Open-drain, general-purpose input/output with internal 60kΩ pullup to IOVDD.
   1       GPIO1/BWS
                           BWS (LCCEN = low): Input with internal pulldown to EP. Set BWS = low for 22-bit input latch. Set
                           BWS = high for 30-bit input latch.
                          GPIO/Double-Mode Input. Function is determined by the state of LCCEN (Table 13).
                           GPIO0 (LCCEN = high): Open-drain, general-purpose input/output with internal 60kΩ pullup to IOVDD.
   2       GPIO0/DBL
                           DBL (LCCEN = low): Input with internal pulldown to EP. Set DBL = high to use double-input mode.
                           Set DBL = low to use single-input mode.
   3         CX/TP        Coax/Twisted-Pair Three-Level Configuration Input (Table 8)
                          I2C Select. Control-channel interface protocol select input with internal pulldown to EP.
   4         I2CSEL
                          Set I2CSEL = high to select I2C slave interface. Set I2CSEL = low to select UART interface.
www.maximintegrated.com                                                                                                                                                                      Maxim Integrated │ 12


MAX9272A                                          28-Bit GMSL Deserializer for Coax or STP Cable
Pin Description (continued)
   PIN       NAME                                                       FUNCTION
                        Local Control-Channel Enable Input with Internal Pulldown to EP. LCCEN = high enables the control-
    5        LCCEN      channel interface pins. LCCEN = low disables the control-channel interface pins and selects an
                        alternate function on the indicated pins (Table 13).
                        1.8V Analog Power Supply. Bypass AVDD to EP with 0.1µF and 0.001µF capacitors as close as
  6, 48       AVDD
                        possible to the device with the smaller capacitor closest to AVDD.
    7          IN+      Noninverting Coax/Twisted-Pair Serial Input
    8           IN-     Inverting Coax/Twisted-Pair Serial Input
    9          GPI      General-Purpose Input. The GMSL serializer GPI (or INT) input follows GPI.
                        Receive/Serial Data/Error Detection Correction. Function is determined by the state of LCCEN (Table 13).
                          RX/SDA (LCCEN = high): Input/output with internal 30kΩ pullup to IOVDD. In UART mode, RX/SDA
                          is the Rx input of the MAX9272A’s UART. In the I2C mode, RX/SDA is the SDA input/output of the
   10     RX/SDA/EDC
                          MAX9272A’s I2C master/slave. RX/SDA has an open-drain driver and requires a pullup resistor.
                          EDC (LCCEN = low): Input with internal pulldown to EP. Set EDC = high to enable error detection
                          correction. Set EDC = low to disable error detection correction.
                        Transmit/Serial Clock/Edge Select. Function is determined by the state of LCCEN (Table 13).
                          TX/SCL (LCCEN = high). Input/output with internal 30kΩ pullup to IOVDD. In UART mode, TX/SCL
                          is the Tx output of the MAX9272A’s UART. In the I2C mode, TX/SCL is the SCL input/output of the
   11      TX/SCL/ES      MAX9272A’s I2C master/slave. TX/SCL has an open-drain driver and requires a pullup resistor.
                          ES (LCCEN = low): Input with internal pulldown to EP. When ES is high, PCLKOUT indicates valid
                          data on the falling edge of PCLKOUT. When ES is low, PCLKOUT indicates valid data on the rising
                          edge of PCLKOUT. Do not change the ES input while the pixel clock is running.
                        1.8V Digital Power Supply. Bypass DVDD to EP with 0.1µF and 0.001µF capacitors as close as
   12         DVDD
                        possible to the device with the smaller value capacitor closest to DVDD.
                        Active-Low Power-Down Input with Internal Pulldown to EP. Set PWDN low to enter power-down mode
   13        PWDN
                        to reduce power consumption.
                        Error Output. Open-drain data error detection and/or correction indication output with internal 60kΩ
   14          ERR
                        pullup to IOVDD. ERR is output high when PWDN is low.
                        Open-Drain Lock Output with Internal 60kΩ Pullup to IOVDD. LOCK = high indicates that PLLs are
                        locked with correct serial-word-boundary alignment. LOCK = low indicates that PLLs are not locked or
   15         LOCK
                        an incorrect serial-word-boundary alignment. LOCK remains low when the configuration link is active or
                        during PRBS test. LOCK is output high when PWDN = low.
                        Parallel Data/Vertical Sync 1 Output. Defaults to parallel data output on power-up.
   16     DOUT27/VS1      Parallel data output when VS/HS encoding is disabled.
                          Decoded vertical sync for upper half of single output when VS/HS encoding is enabled (Table 2).
                        Parallel Data/Horizontal Sync 1 Output. Defaults to parallel data output on power-up.
   17     DOUT26/HS1      Parallel data output when VS/HS encoding is disabled.
                          Decoded horizontal sync for upper half of single-output when VS/HS encoding is enabled (Table 2).
                        Parallel Data/Vertical Sync 0 Output. Defaults to parallel data output on power-up.
   18     DOUT25/VS0      Parallel data output when VS/HS encoding is disabled.
                          Decoded vertical sync for lower half of single-output when VS/HS encoding is enabled (Table 2).
www.maximintegrated.com                                                                                        Maxim Integrated │ 13


MAX9272A                                                 28-Bit GMSL Deserializer for Coax or STP Cable
Pin Description (continued)
  PIN        NAME                                                               FUNCTION
                             Parallel Data/Horizontal Sync 0 Output. Defaults to parallel data output on power-up.
   19     DOUT24/HS0           Parallel data output when VS/HS encoding is disabled.
                               Decoded horizontal sync for lower half of single-output when VS/HS encoding is enabled (Table 2).
                             I/O Supply Voltage. 1.8V to 3.3V logic I/O power supply. Bypass IOVDD to EP with 0.1µF and 0.001µF
 20, 41      IOVDD
                             capacitors as close as possible to the device with the smallest value capacitor closest to IOVDD.
 21–40,     DOUT23–
                             Parallel Data Outputs
 42–45       DOUT0
   46      PCLKOUT           Parallel Clock Output. Latches parallel data into the input of another device.
                             Mode Select/HS and VS Encoding Enable with Internal Pulldown to EP. Function is determined by the
                             state of LCCEN (Table 13).
   47       MS/HVEN            MS (LCCEN = high). Set MS = low to select base mode. Set MS = high to select the bypass mode.
                               HVEN (LCCEN = low): Set HVEN = high to enable HS/VS encoding on DOUT_/HS_ and DOUT_/
                               VS_. Set HVEN = low to use DOUT_/HS_ and DOUT_/VS_ as parallel data outputs.
                             Exposed Pad. EP is internally connected to device ground. MUST connect EP to the PCB ground
   —           EP
                             plane through an array of vias for proper thermal and electrical performance.
Functional Diagram
                    PCLKOUT
                                                      SSPLL        CLKDIV          CDRPLL
                   DOUT [23:0]
                                                                                                                       IN+
                  DOUT24/HS0                                                         SERIAL
                                                                                       TO
                  DOUT25/ VS0                                                       PARALLEL                           IN-
                  DOUT26/HS1
                                                                                                     CML Rx
                  DOUT27/ VS1                 FIFO                                                   AND EQ
                                                               SCRAMBLE/
                                             1x[27:0]              CRC/
                                               OR               HAMMING/
                                             2x[10:0]             8b/10b                            Tx
                                               OR                DECODE
                                             2x[14:0]                                    REVERSE
                                                                                         CONTROL
                                                                                         CHANNEL
                                   VS /HS
                   GPIO0/DBL                            FCC                                       MAX9272A
                   GPIO1/BWS
                                    GPIO
                          GPI                                                     UART/I2C
                                                                          TX/SCL/ES    RX/SDA/EDC
www.maximintegrated.com                                                                                               Maxim Integrated │ 14


MAX9272A                                                  28-Bit GMSL Deserializer for Coax or STP Cable
                                                                                             RL/2
                                                                              IN+
                                                         REVERSE
                                                 CONTROL-CHANNEL                   VOD
                                                     TRANSMITTER
                                                                                                  VCMR
                                                                               IN-
                                                                                             RL/2
                                           IN+                                        IN-
              VCMR
                                            IN-                                      IN+
                     VROH
                                   0.9 x VROH
                          0.1 x VROH
       (IN+) - (IN-)
                                                                      0.1 x VROL
                                              tR
                                                                      0.9 x VROL
                                                                                                          VROL
                                                                                          tF
Figure 1. Reverse Control-Channel Output Parameters
www.maximintegrated.com                                                                              Maxim Integrated │ 15


MAX9272A                                                                   28-Bit GMSL Deserializer for Coax or STP Cable
                           RL/2
                                                               IN+
                                                                                                      PCLKOUT
                                                      VID(P)
                           RL/2
                                                                IN-    _
  VIN+
        +
        _
                    +                        CIN            CIN                                          DOUT_
             VIN-
                   _
                                                                                                       NOTE: PCLKOUT PROGRAMMED FOR RISING LATCH EDGE.
                                                  VID(P) = | VIN+ - VIN- |
                                                  VCMR = (VIN+ + VIN-)/2
Figure 2. Test Circuit for Differential Input Measurement                                       Figure 3. Worst-Case Pattern Output
                                                                                                                          tT
                                                                                                                                                                 VOH MIN
     PCLKOUT                                                                                                                            tHIGH
                                                                                                                                                                  VOL MAX
                                                                                                          tLOW
Figure 4. Parallel Clock Output High and Low Times
                                        START                    BIT 7                                                                       STOP
                                      CONDITION                  MSB                 BIT 6                     BIT 0      ACKNOWLEDGE     CONDITION
                PROTOCOL
                                         (S)                     (A7)                (A6)                      (R/W)           (A)            (P)
                               tSU;STA                   tLOW        tHIGH
                                                                                  1/fSCL
                      SCL
                                 tBUF                                                                  tSP
                                                                  tr       tf
                      SDA
                                           tHD;STA                            tSU;DAT      tHD;DAT                   tVD;DAT         tVD;ACK      tSU;STO
Figure 5. I2C Timing Parameters
www.maximintegrated.com                                                                                                                                Maxim Integrated │ 16


MAX9272A                                                     28-Bit GMSL Deserializer for Coax or STP Cable
                                                                                       CL
                                                                 SINGLE-ENDED OUTPUT LOAD
                                                                          0.8 x VI0VDD
                                                                         0.2 x VI0VDD
                                                               tR                           tF
Figure 6. Output Rise-and-Fall Times
                           SERIAL-WORD LENGTH
                             SERIAL WORD N                              SERIAL WORD N+1                    SERIAL WORD N+2
        IN+/-
                 FIRST BIT                  LAST BIT
      DOUT_                          PARALLEL WORD N-2                            PARALLEL WORD N-1                 PARALLEL WORD N
    PCLKOUT
                                                                       tSD
              NOTE: PCLKOUT PROGRAMMED FOR RISING LATCHING EDGE.
Figure 7. Deserializer Delay
                                                                                            VIH_MIN
                                            DESERIALIZER
                                                 GPI
                                                       VIL_MAX
                                                                  tGPIO                   tGPIO
                                                                           VOH_MIN
                                                  SERIALIZER
                                                     GPO
                                                                                                   VOL_MAX
Figure 8. GPI-to-GPO Delay
www.maximintegrated.com                                                                                                    Maxim Integrated │ 17


MAX9272A                                         28-Bit GMSL Deserializer for Coax or STP Cable
      IN+ - IN-                                                  IN+/-
                                                                        PWDN            VIH1
                             tLOCK
                                                                                             tPU
      LOCK                                        VOH
                                                                  LOCK                                          VOH
                     PWDN MUST BE HIGH
Figure 9. Lock Time                                        Figure 10. Power-Up Delay
Detailed Description                                       Register Mapping
The MAX9272A deserializer, when paired with the            Registers set the operating conditions of the deserializer
MAX9271 or MAX9273 serializer, provides the full set       and are programmed using the control channel in base
of operating features, but offers basic functionality when mode. The deserializer holds its device address and the
paired with any GMSL serializer.                           device address of the serializer it is paired with. Similarly,
The deserializer has a maximum serial-bit rate of 1.5Gbps  the serializer holds its device address and the address of
for 15m or more of cable and operates up to a maximum      the deserializer. Whenever a device address is changed,
output clock of 50MHz in 28-bit, single-output mode, or    the new address should be written to both devices. The
75MHz to 100MHz in 15-bit /11-bit, double-output mode,     default device address of the deserializer is set by the
respectively. This bit rate and output flexibility support CX/TP input and the default device address of any GMSL
a wide range of displays, from QVGA (320 x 240) to         serializer is 0x80 (see Table 1 and Table 8). Registers
WVGA (800 x 480) and higher with 18-bit color, as well as  0x00 and 0x01 in both devices hold the device addresses.
megapixel image sensors. Input equalization, combined      Bit Map
with GMSL serializer pre/deemphasis, extends the cable     The parallel output functioning and width depend on set-
length and enhances link reliability                       tings of the double-/single-output mode (DBL), HS/VS
The control channel enables a µC to program the serial-    encoding (HVEN), error correction used (EDC), and bus
izer and deserializer registers and program registers on   width (BWS) pins. Table 2 lists the bit map for the control
peripherals. The control channel is also used to configure pin settings. Unused output bits are pulled low.
and access the GPIO. The µC can be located at either       The parallel output has two output modes: single and
end of the link, or when using two µCs, at both ends.      double output. In single-output mode, the deserialized
Two modes of control-channel operation are available.      parallel data is clocked out every PCLKOUT cycle. The
Base mode uses either I2C or GMSL UART protocol,           device accepts pixel clocks from 6.25MHz to 50MHz
while bypass mode uses a user-defined UART protocol.       (Figures 11 and 12).
UART protocol allows full-duplex communication, while
I2C allows half-duplex communication.                      In double-output mode, the device splits deserialized
                                                           data into two half-sized words that are output at twice the
Spread spectrum is available to reduce EMI on the paral-   serial-word rate (Figures 13 and 14). The serializer/dese-
lel output. The serial input complies with ISO 10605 and   rializer use pixel clock rates from 33.3MHz to 100MHz
IEC 61000-4-2 ESD protection standards.                    for 11-bit, double-output mode and 25MHz to 75MHz for
                                                           15-bit, double-output mode.
www.maximintegrated.com                                                                            Maxim Integrated │ 18


MAX9272A                                                     28-Bit GMSL Deserializer for Coax or STP Cable
       PCLKOUT
   DOUT[27:0] OR
                            FIRST WORD                      SECOND WORD                       THIRD WORD                     FOURTH WORD
     DOUT[21:0]
        VS0, VS1       VS (FROM FIRST WORD)            VS (FROM SECOND WORD)             VS (FROM THIRD WORD)           VS (FROM FOURTH WORD)
       HS0, HS1        HS (FROM FIRST WORD)            HS (FROM SECOND WORD)             HS (FROM THIRD WORD)           HS (FROM FOURTH WORD)
                 NOTE: DIAGRAM SHOWS POSSIBLE LOCATIONS FOR TRANSITIONS ON VS_ /HS_. VS_ /HS_ HAVE MINIMUM LENGTH REQUIREMENTS.
                 NOTE: HS_, VS_ ACTIVE ONLY WHEN HVEN = 1.
Figure 11. Single-Output Waveform (Serializer Using Single Input)
       PCLKOUT
   DOUT[14:0] OR
                    FIRST WORD (FROM LATCH A)       SECOND WORD (FROM LATCH A)        THIRD WORD (FROM LATCH A)       FOURTH WORD (FROM LATCH A)
      DOUT[10:0]
  DOUT[27:15] OR
                    FIRST WORD (FROM LATCH B)       SECOND WORD (FROM LATCH B)        THIRD WORD (FROM LATCH B)       FOURTH WORD (FROM LATCH B)
     DOUT[21:11]
        VS0, HS0    FIRST WORD (FROM LATCH A)       SECOND WORD (FROM LATCH A)        THIRD WORD (FROM LATCH A)       FOURTH WORD (FROM LATCH A)
        VS1, HS1    FIRST WORD (FROM LATCH B)       SECOND WORD (FROM LATCH B)        THIRD WORD (FROM LATCH B)       FOURTH WORD (FROM LATCH B)
                 NOTE: DIAGRAM SHOWS POSSIBLE LOCATIONS FOR TRANSITIONS ON VS_ /HS_. VS_ /HS_ HAVE MINIMUM LENGTH REQUIREMENTS.
                 NOTE: HS_, VS_ ACTIVE ONLY WHEN HVEN = 1.
Figure 12. Single-Output Waveform (Serializer Using Double Input)
www.maximintegrated.com                                                                                                        Maxim Integrated │ 19


MAX9272A                                                     28-Bit GMSL Deserializer for Coax or STP Cable
      PCLKOUT
  DOUT[14:0] OR
                       DOUTA FIRST WORD                   DOUTB FIRST WORD               DOUTA SECOND WORD              DOUTB SECOND WORD
     DOUT[10:0]
      VS0, HS0
   (SERIALIZER                              FIRST WORD                                                      SECOND WORD
       DBL = 0)
                NOTE: DIAGRAM SHOWS POSSIBLE LOCATIONS FOR TRANSITIONS ON VS0 /HS0. VS0 /HS0 HAVE MINIMUM LENGTH REQUIREMENTS.
                NOTE: HS0, VS0 ACTIVE ONLY WHEN HVEN = 1.
Figure 13. Double-Output Waveform (Serializer Using Single Input)
      PCLKOUT
  DOUT[14:0] OR
                       DOUTA FIRST WORD                   DOUTB FIRST WORD               DOUTA SECOND WORD              DOUTB SECOND WORD
     DOUT[10:0]
      VS0, HS0
   (SERIALIZER         DOUTA FIRST WORD                   DOUTB FIRST WORD               DOUTA SECOND WORD              DOUTB SECOND WORD
       DBL = 1)
                NOTE: DIAGRAM SHOWS POSSIBLE LOCATIONS FOR TRANSITIONS ON VS0 /HS0. VS0 /HS0 HAVE MINIMUM LENGTH REQUIREMENTS.
                NOTE: HS0, VS0 ACTIVE ONLY WHEN HVEN = 1.
Figure 14. Double-Output Waveform (Serializer Using Double Input)
www.maximintegrated.com                                                                                                    Maxim Integrated │ 20


MAX9272A                                          28-Bit GMSL Deserializer for Coax or STP Cable
Table 1. Power-Up Default Register Map (see Table 16)
 REGISTER      POWER-UP
                                                             POWER-UP DEFAULT SETTINGS
 ADDRESS        DEFAULT
                                                                        (MSB FIRST)
   (hex)          (hex)
                            SERID = 1000000, serializer device address
    0x00           0x80
                            RESERVED = 0
                            DESID = 1001000 (CX/TP = high or low), DESID = 1001001 (CX/TP = midlevel), deserializer device
                 0x90 or
    0x01                    address is determined by the state of the CX/TP input at power-up
                   0x92
                            CFGBLOCK = 0, registers 0x00 to 0x1F are read/write
                            SS = 00, spread spectrum disabled
                            RESERVED = 01
    0x02          0x1F
                            PRNG = 11, automatically detect the pixel clock range
                            SRNG = 11, automatically detect serial-data rate
                            AUTOFM = 00, calibrate spread-modulation rate only once after locking
    0x03           0x00     RESERVED = 0
                            SDIV = 00000, autocalibrate sawtooth divider
                            LOCKED = 0, LOCK output is low (read only)
                            OUTENB = 0, output enabled
                            PRBSEN = 0, PRBS test disabled
    0x04           0x07     SLEEP = 0, sleep mode deactivated (see the Link Startup Procedure section)
                            INTTYPE = 01, base mode uses UART
                            REVCCEN = 1, reverse control channel active (sending)
                            FWDCCEN = 1, forward control channel active (receiving)
                            I2CMETHOD = 0, I2C master sends the register address
                            DCS = 0, normal parallel output driver current
    0x05           0x24     HVTRMODE = 1, full periodic HS/VS tracking
                            ENEQ = 0, equalizer disabled
                            EQTUNE = 1001, 10.7dB equalization
    0x06       0x02 or 0x22 RESERVED = 00X00010
                            DBL = 0 or 1, single-/double-input mode setting determined by the state of LCCEN and
                            GPIO0/DBL at startup
                            DRS = 0, high data-rate mode
                            BWS = 0 or 1, bit width setting determined by the state of LCCEN and GPIO1/BWS at startup
                            ES = 0 or 1, edge-select input setting determined by the state of LCCEN and TX/SCL/ES at startup
    0x07          0xXX      HVTRACK = 0 or 1, HS/VS tracking setting determined by the state of LCCEN and MS/HVEN at
                            startup
                            HVEN = 0 or 1, HS/VS tracking encoding setting determined by the state of LCCEN and MS/HVEN
                            at startup
                            EDC = 00 or 10, error-detection/correction setting determined by the state of LCCEN and
                            RX/SDA/EDC at startup
www.maximintegrated.com                                                                                    Maxim Integrated │ 21


MAX9272A                                         28-Bit GMSL Deserializer for Coax or STP Cable
Table 1. Power-Up Default Register Map (see Table 16) (continued)
 REGISTER      POWER-UP
                                                            POWER-UP DEFAULT SETTINGS
 ADDRESS        DEFAULT
                                                                      (MSB FIRST)
   (hex)           (hex)
                            INVVS = 0, deserializer does not invert VSYNC
                            INVHS = 0, deserializer does not invert HSYNC
                            RESERVED = 0
    0x08           0x00     UNEQDBL = 0, serializer DBL is not the same as deserializer
                            DISSTAG = 0, outputs are staggered
                            AUTORST = 0, error registers/output autoreset disabled
                            ERRSEL = 00, detected errors trigger ERR
                            I2CSCRA = 0000000, I2C address translator source A is 0x00
    0x09           0x00
                            RESERVED = 0
                            I2CDSTA = 0000000, I2C address translator destination A is 0x00
    0x0A           0x00
                            RESERVED = 0
                            I2CSCRB = 0000000, I2C address translator source B is 0x00
    0x0B           0x00
                            RESERVED = 0
                            I2CDSTB = 0000000, I2C address translator destination B is 0x00
   0x0C            0x00
                            RESERVED = 0
                            I2CLOCACK = 1, acknowledge not generated when forward channel is not available
                            I2CSLVSH = 01, 469ns/234ns I2C setup/hold time
   0x0D            0xB6
                            I2CMSTBT = 101, 339kbps (typ) I2C-to-I2C master bit-rate setting
                            I2CSLVTO = 10, 1024Fs (typ) I2C-to-I2C slave remote timeout
                            RESERVED = 01
                            GPIEN = 1, enable GPI-to-GPO signal transmission to serializer
                            GPIIN = 0, GPI input is low (read only)
    0x0E           0x6A     GPIO1OUT = 1, set GPIO1 to high
                            GPIO1IN = 0, GPIO1 input is low (read only)
                            GPIO0OUT = 1, set GPIO0 to high
                            GPIO0IN = 0, GPIO0 input is low (read only)
    0x0F           0x00     DETTHR = 00000000, error threshold set to zero for detected errors
                   0x00
    0x10                    DETERR = 00000000, zero errors detected
                (read only)
    0x11           0x00     CORRTHR = 00000000, error threshold set to zero for corrected errors
                   0x00
    0x12                    CORRERR = 00000000, zero errors corrected
                (read only)
                   0x00
    0x13                    PRBSERR = 00000000, zero PRBS errors detected
                (read only)
                   0x00     PRBSOK = 0, PRBS test not completed
    0x14
                (read only) RESERVED = 0000000
    0x15           0x2X     RESERVED = 00100XXX
    0x16           0x30     RESERVED = 00110000
    0x17           0x54     RESERVED = 01010100
    0x18           0x30     RESERVED = 00110000
    0x19           0xC8     RESERVED = 11001000
www.maximintegrated.com                                                                             Maxim Integrated │ 22


MAX9272A                                           28-Bit GMSL Deserializer for Coax or STP Cable
Table 1. Power-Up Default Register Map (see Table 16) (continued)
  REGISTER       POWER-UP
                                                                POWER-UP DEFAULT SETTINGS
  ADDRESS         DEFAULT
                                                                          (MSB FIRST)
     (hex)           (hex)
                     0xXX
     0x1A                      RESERVED = XXXXXXXX
                  (read only)
                     0xXX
     0x1B                      RESERVED = XXXXXXXX
                  (read only)
                     0xXX
     0x1C                      RESERVED = XXXXXXXX
                  (read only)
                               CXTP = 0, twisted-pair input
                               CXSEL = 0, noninverting input
                     0x0X
     0x1D                      I2CSEL = 0, UART input
                  (read only)
                               LCCEN = 0, local control channel disabled
                               RESERVED = XXXX
                     0x0A
     0x1E                      ID = 00001010, device ID is 0x0A
                  (read only)
                               RESERVED = 000
                     0x0X
     0x1F                      CAPS = 0, not HDCP capable
                  (read only)
                               REVISION = XXXX
X = Indeterminate.
Table 2. Output Map
                                                    OUTPUT*                           OUTPUT*             PCLK RANGE**
   EDC       BWS       DBL     HVEN
                                            (PAIRED WITH MAX9271)             (PAIRED WITH MAX9273)             (MHz)
    0          0         0        0             DOUT0–DOUT15                      DOUT0–DOUT21               16.66 to 50
    0          0         0        1         DOUT0–DOUT13, HS, VS               DOUT0–DOUT21, HS, VS          16.66 to 50
    0          0         1        0             DOUT0–DOUT10                      DOUT0–DOUT10              33.33 to 100
    0          0         1        1         DOUT0–DOUT10, HS, VS               DOUT0–DOUT10, HS, VS         33.33 to 100
    0          1         0        0             DOUT0–DOUT15                      DOUT0–DOUT21              12.5 to 37.5
    0          1         0        1         DOUT0–DOUT13, HS, VS               DOUT0–DOUT21, HS, VS         12.5 to 37.5
    0          1         1        0             DOUT0–DOUT14                      DOUT0–DOUT14                25 to 75
    0          1         1        1         DOUT0–DOUT13, HS, VS               DOUT0–DOUT14, HS, VS           25 to 75
    1          0         0        0             DOUT0–DOUT15                      DOUT0–DOUT15               16.66 to 50
    1          0         0        1         DOUT0–DOUT13, HS, VS               DOUT0–DOUT15, HS, VS          16.66 to 50
    1          0         1        0              DOUT0–DOUT7                       DOUT0–DOUT7              33.33 to 100
    1          0         1        1          DOUT0–DOUT7, HS, VS               DOUT0–DOUT7, HS, VS          33.33 to 100
    1          1         0        0             DOUT0–DOUT15                      DOUT0–DOUT21              12.5 to 37.5
    1          1         0        1         DOUT0–DOUT13, HS, VS               DOUT0–DOUT21, HS, VS         12.5 to 37.5
    1          1         1        0             DOUT0–DOUT11                      DOUT0–DOUT11                25 to 75
    1          1         1        1         DOUT0–DOUT11, HS, VS               DOUT0–DOUT11, HS, VS           25 to 75
*The number of available outputs depends on the serializer attached to the MAX9272A.
**Device is in high-speed mode (DRS = low). See Table 3 for PCLK ranges in low-speed mode (DRS = high).
www.maximintegrated.com                                                                                 Maxim Integrated │ 23


MAX9272A                                                 28-Bit GMSL Deserializer for Coax or STP Cable
Serial Link Signaling and Data Format                                 the opposite direction of the video stream. The reverse
The serializer uses differential CML signaling to drive twist-        control channel and forward video data coexist on the
ed-pair cable and single-ended CML to drive coax cable                same serial cable, forming a bidirectional link. The
with programmable pre/deemphasis and AC-coupling.                     reverse control channel operates independently from the
The deserializer uses AC-coupling and programmable                    forward control channel. The reverse control channel is
channel equalization.                                                 available 2ms after power-up. The serializer temporarily
                                                                      disables the reverse control channel for 350µs after start-
Input data is scrambled and then 8b/10b coded. The                    ing/stopping the forward serial link.
deserializer recovers the embedded serial clock, then
samples, decodes, and descrambles the data. In 24-bit                 Data-Rate Selection
or 32-bit mode, 22 or 30 bits contain the video data                  The serializer/deserializer use DRS, DBL, and BWS to set
and/or error-correction bits, if used. The 23rd or 31st bit           the PCLKOUT frequency range (Table 3). Set DRS = 1
carries the forward control-channel data. The last bit is the         for a PCLKOUT frequency range of 6.25MHz to 12.5MHz
parity bit of the previous 23 or 31 bits (Figure 15).                 (32-bit, single-output mode) or 8.33MHz to 16.66MHz (24-
Reverse Control Channel                                               bit, single-output mode). Set DRS = 0 for normal opera-
                                                                      tion. It is not recommended to use double-output mode
The serializer uses the reverse control channel to receive            when DRS = 1.
I2C/UART and GPO signals from the deserializer in
Table 3. Data-Rate Selection Table
         DRS SETTING                        DBL SETTING                      BWS SETTING                 PCLKOUT RANGE (MHz)
                 0                          0 (single input)                 0 (24-bit mode)                  16.66 to 50
                 0                                  0                        1 (32-bit mode)                   12.5 to 35
                 0                          1 (double input)                        0                         33.3 to 100
                 0                                  1                               1                           25 to 75
                 1                                  0                               0                        8.33 to 16.66
                 1                                  0                               1                         6.25 to 12.5
                 1                                  1                               0                         Do Not Use
                 1                                  1                               1                         Do Not Use
                           24 BITS                                                               32 BITS
     D0      D1                    D21    FCC      PCB             D0      D1                                 D29    FCC      PCB
                                        FORWARD                                                                    FORWARD
              VIDEO AND ERROR                                                       VIDEO AND ERROR
                                        CONTROL-                                                                   CONTROL-
              CORRECTION DATA                                                       CORRECTION DATA
                                       CHANNEL BIT                                                                CHANNEL BIT
                                                 PACKET                                                                     PACKET
                                                  PARITY                                                                     PARITY
                                                CHECK BIT                                                                  CHECK BIT
     NOTE: SERIAL DATA SHOWN BEFORE SCRAMBLING AND 8b/10b ENCODING
Figure 15. Serial-Data Format
www.maximintegrated.com                                                                                        Maxim Integrated │ 24


MAX9272A                                              28-Bit GMSL Deserializer for Coax or STP Cable
Control Channel and                                                     The deserializer uses differential line coding to send
Register Programming                                                    signals over the reverse channel to the serializer. The bit
The control channel is available for the µC to send and                 rate of the control channel is 9.6kbps to 1Mbps in both
receive control data over the serial link simultaneously                directions. The serializer/deserializer automatically detect
                                                                        the control-channel bit rate in base mode. Packet bit-rate
with the high-speed data. The µC controls the link from
                                                                        changes can be made in steps of up to 3.5 times higher
either the serializer or the deserializer side to support
                                                                        or lower than the previous bit rate. See the Changing the
video-display or image-sensing applications. The control
                                                                        Clock Frequency section for more information.
channel between the µC and serializer or deserializer
runs in base mode or bypass mode, according to the                      Figure 16 shows the UART protocol for writing and read-
mode selection (MS/HVEN) input of the device connected                  ing in base mode between the µC and the serializer/
to the µC. Base mode is a half-duplex control channel and               deserializer.
bypass mode is a full-duplex control channel.                           Figure 17 shows the UART data format. Even parity is used.
                                                                        Figure 18 and Figure 19 detail the formats of the SYNC
UART Interface                                                          byte (0x79) and the ACK byte (0xC3). The µC and the con-
In base mode, the µC is the host and can access the                     nected slave chip generate the SYNC byte and ACK byte,
registers of both the serializer and deserializer from                  respectively. Events such as device wake-up and GPI
either side of the link using the GMSL UART protocol.                   generate transitions on the control channel that can be
The µC can also program the peripherals on the remote                   ignored by the µC. Data written to the serializer/deserial-
side by sending the UART packets to the serializer or                   izer registers do not take effect until after the ACK byte is
deserializer, with the UART packets converted to I2C                    sent. This allows the µC to verify that write commands are
by the device on the remote side of the link. The µC                    received without error, even if the result of the write com-
communicates with a UART peripheral in base mode                        mand directly affects the serial link. The slave uses the
(through INTTYPE register settings), using the half-                    SYNC byte to synchronize with the host UART’s data rate.
duplex default GMSL UART protocol of the serializer/                    If the GPI or MS/HVEN inputs of the deserializer toggle
deserializer. The device addresses of the serializer/                   while there is control-channel communication, or if a line
deserializer in base mode are programmable. The default                 fault occurs, the control-channel communication is cor-
value is 0x80 for the serializer and is determined by the               rupted. In the event of a missed or delayed acknowledge
CX/TP input for the deserializer (Table 8).                             (~1ms due to control-channel timeout), the µC should
                                                                        assume there was an error in the packet slave device
When the peripheral interface is I2C, the serializer/                   received it, or that an error occurred during transmission
deserializer convert UART packets to I2C that have                      or response. In base mode, the µC must keep the UART
device addresses different from those of the serializer or              Tx/Rx lines high no more than 4 bit times between bytes
deserializer. The converted I2C bit rate is the same as the             in a packet. Keep the UART Tx/Rx lines for at least 16 bit
original UART bit rate.                                                 times before starting to send a new packet.
                                                             WRITE DATA FORMAT
                      SYNC   DEV ADDR + R/W   REG ADDR   NUMBER OF BYTES     BYTE 1             BYTE N
                                                         MASTER WRITES TO SLAVE                                ACK
                                                                                                MASTER READS FROM SLAVE
                                                            READ DATA FORMAT
                     SYNC    DEV ADDR + R/W   REG ADDR NUMBER OF BYTES
                                          MASTER WRITES TO SLAVE              ACK        BYTE 1               BYTE N
                                                                         MASTER READS FROM SLAVE
Figure 16. GMSL UART Protocol for Base Mode
www.maximintegrated.com                                                                                              Maxim Integrated │ 25


MAX9272A                                                 28-Bit GMSL Deserializer for Coax or STP Cable
                                                                 1 UART FRAME
                      START      D0         D1     D2       D3         D4         D5      D6         D7     PARITY      STOP
                                 FRAME 1                                   FRAME 2                                    FRAME 3
                                                  STOP    START                              STOP     START
               *BASE MODE USES EVEN PARITY
Figure 17. GMSL UART Data Format for Base Mode
            D0     D1    D2   D3    D4    D5   D6  D7                                 D0    D1    D2    D3   D4    D5    D6   D7
     START   1      0     0    1     1     1    1   0  PARITY STOP              START  1     1     0     0    0     0     1    1  PARITY STOP
Figure 18. SYNC Byte (0x79)                                                 Figure 19. ACK Byte (0xC3)
As shown in Figure 20, the remote-side device converts                      connected to the deserializer, there is a 1ms wait time
packets going to or coming from the peripherals from                        between setting MS/HVEN high and the bypass con-
UART format to I2C format and vice versa. The remote                        trol channel being active. There is no delay time when
device removes the byte number count and adds or                            switching to bypass mode when the µC is connected to
receives the ACK between the data bytes of I2C. The I2C                     the serializer. Do not send a logic-low value longer than
bit rate is the same as the UART bit rate.                                  100µs to ensure proper GPO functionality. Bypass mode
                                                                            accepts bit rates down to 10kbps in either direction. See
Interfacing Command-Byte-Only
I2C Devices with UART                                                       the GPO/GPI Control section for GPI functionality limita-
                                                                            tions. The control-channel data pattern should not be held
The serializer/deserializer UART-to-I2C conversion can                      low longer than 100µs if GPI control is used.
interface with devices that do not require register addresses,
such as the MAX7324 GPIO expander. In this mode, the                        I2C Interface
I2C master ignores the register address byte and directly                   In I2C-to-I2C mode, the deserializer’s control-channel inter-
reads/writes the subsequent data bytes (Figure 21). Change                  face sends and receives data through an I2C-compatible
the communication method of the I2C master using the                        2-wire interface. The interface uses a serial-data line
I2CMETHOD bit. I2CMETHOD = 1 sets command-byte-                             (SDA) and a serial-clock line (SCL) to achieve bidirec-
only mode, while I2CMETHOD = 0 sets normal mode                             tional communication between master and slave(s). A µC
where the first byte in the data stream is the register                     master initiates all data transfers to and from the device
address.                                                                    and generates the SCL clock that synchronizes the data
UART Bypass Mode                                                            transfer. When an I2C transaction starts on the local-side
In bypass mode, the serializer/deserializer ignore UART                     device’s control-channel port, the remote-side device’s
                                                                            control-channel port becomes an I2C master that interfaces
commands from the µC and the µC communicates with
                                                                            with remote-side I2C perhipherals. The I2C master must
the peripherals directly using its own defined UART pro-
                                                                            accept clock stretching, which is imposed by the deserial-
tocol. The µC cannot access the serializer/deserializer
                                                                            izer (holding SCL low). The SDA and SCL lines operate as
registers in this mode. Peripherals accessed through the
                                                                            both an input and an open-drain output. Pullup resistors
forward control channel using the UART interface need
                                                                            are required on SDA and SCL. Each transmission consists
to handle at least one PCLKOUT period ± 10ns of jitter
                                                                            of a START condition (Figure 5) sent by a master, followed
due to the asynchronous sampling of the UART signal
                                                                            by the device’s 7-bit slave address plus a R/W bit, a reg-
by PCLKOUT. Set MS/HVEN = high to put the control
                                                                            ister address byte, one or more data bytes, and finally a
channel into bypass mode. For applications with the µC
                                                                            STOP condition.
www.maximintegrated.com                                                                                                   Maxim Integrated │ 26


MAX9272A                                                          28-Bit GMSL Deserializer for Coax or STP Cable
       UART-TO-I2C CONVERSION OF WRITE PACKET (I2CMETHOD = 0)
       µC           SERIALIZER/DESERIALIZER
                11                  11                   11                  11                 11                        11                    11
           SYNC FRAME        DEVICE ID + WR      REGISTER ADDRESS NUMBER OF BYTES             DATA 0                   DATA N               ACK FRAME
  SERIALIZER/DESERIALIZER            PERIPHERAL
                                                 1     7     1 1         8      1                                 8     1                 8       1 1
                                                 S   DEV ID  W A     REG ADDR   A                              DATA 0   A              DATA N     A P
       UART-TO-I2C CONVERSION OF READ PACKET (I2CMETHOD = 0)
       µC           SERIALIZER/DESERIALIZER
                11                  11                   11                  11                            11                  11                     11
           SYNC FRAME         DEVICE ID + RD     REGISTER ADDRESS NUMBER OF BYTES                      ACK FRAME             DATA 0                 DATA N
  SERIALIZER/DESERIALIZER            PERIPHERAL
                                                 1     7     1 1         8      1 1     7      1 1       8      1           8      1 1
                                                 S   DEV ID  W A     REG ADDR   A S  DEV ID    R A     DATA 0   A       DATA N     A P
                                             : MASTER TO SLAVE     : SLAVE TO MASTER  S: START     P: STOP    A: ACKNOWLEDGE
Figure 20. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0)
            UART-TO-I2C CONVERSION OF WRITE PACKET (I2CMETHOD = 1)
        µC              SERIALIZER/DESERIALIZER
                11                  11                   11                  11                 11                        11                    11
          SYNC FRAME          DEVICE ID + WR     REGISTER ADDRESS NUMBER OF BYTES             DATA 0                   DATA N               ACK FRAME
  SERIALIZER/DESERIALIZER               PERIPHERAL
                                                  1    7     1 1                                                  8     1                 8       1 1
                                                 S DEV ID    W A                                                DATA 0  A              DATA N     A P
             UART-TO-I2C CONVERSION OF READ PACKET (I2CMETHOD = 1)
        µC              SERIALIZER/DESERIALIZER
               11                   11                   11                  11                            11                  11                     11
           SYNC FRAME        DEVICE ID + RD      REGISTER ADDRESS NUMBER OF BYTES                      ACK FRAME             DATA 0                 DATA N
  SERIALIZER/DESERIALIZER               PERIPHERAL
                                                                                  1     7      1 1         8       1                8    1 1
                                                                                  S  DEV ID    R A      DATA 0     A            DATA N   A P
                                           : MASTER TO SLAVE     : SLAVE TO MASTER   S: START      P: STOP    A: ACKNOWLEDGE
Figure 21. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 1)
www.maximintegrated.com                                                                                                                 Maxim Integrated │ 27


MAX9272A                                                28-Bit GMSL Deserializer for Coax or STP Cable
START and STOP Conditions                                               Acknowledge
Both SCL and SDA remain high when the interface is not                  The acknowledge bit is a clocked 9th bit that the recipient
busy. A master signals the beginning of a transmission                  uses to handshake receipt of each byte of data (Figure
with a START (S) condition by transitioning SDA from high               24). Thus, each byte transferred effectively requires 9 bits.
to low while SCL is high (Figure 22). When the master has               The master generates the 9th clock pulse, and the recipi-
finished communicating with the slave, it issues a STOP                 ent pulls down SDA during the acknowledge clock pulse.
(P) condition by transitioning SDA from low to high while               The SDA line is stable low during the high period of the
SCL is high. The bus is then free for another transmission.             clock pulse. When the master is transmitting to the slave
                                                                        device, the slave device generates the acknowledge bit
Bit Transfer
                                                                        because the slave device is the recipient. When the slave
One data bit is transferred during each clock pulse (Figure             device is transmitting to the master, the master generates
23). The data on SDA must remain stable while SCL is                    the acknowledge bit because the master is the recipient.
high.                                                                   The device generates an acknowledge even when the for-
                                                                        ward control channel is not active (not locked). To prevent
                                                                        acknowledge generation when the forward control channel
                                                                        is not active, set the I2CLOCACK bit low.
              SDA
              SCL
                          S                                                                                       P
                        START                                                                                    STOP
                      CONDITION                                                                               CONDITION
Figure 22. START and STOP Conditions
                    SDA
                    SCL
                                      DATA LINE STABLE;   CHANGE OF DATA
                                        DATA VALID          ALLOWED
Figure 23. Bit Transfer
                              START                                                          CLOCK PULSE FOR
                            CONDITION                                                           ACKNOWLEDGE
                      SCL                         1              2                            8              9
                      SDA
                       BY
             TRANSMITTER
                      SDA
                       BY
                 RECEIVER
                                S
Figure 24. Acknowledge
www.maximintegrated.com                                                                                         Maxim Integrated │ 28


MAX9272A                                                          28-Bit GMSL Deserializer for Coax or STP Cable
Slave Address                                                                         beyond storing the register address (Figure 26). Any
The serializer/deserializer have a 7-bit-long slave address.                          bytes received after the register address are data bytes.
The bit following a 7-bit slave address is the R/W bit, which                         The first data byte goes into the register selected by the
is low for a write command and high for a read command.                               register address, and subsequent data bytes go into
The slave address is 100100X1 for read commands and                                   subsequent registers (Figure 27). If multiple data bytes
100100X0 for write commands. See Figure 25.                                           are transmitted before a STOP condition, these bytes
                                                                                      are stored in subsequent registers because the register
Bus Reset                                                                             addresses autoincrement.
The device resets the bus with the I2C START condition
for reads. When the R/W bit is set to 1, the serializer/                              Format for Reading
deserializer transmit data to the master, thus the master                             The serializer/deserializer are read using the internally
is reading from the device.                                                           stored register address as an address pointer, the same
                                                                                      way the stored register address is used as an address
Format for Writing                                                                    pointer for a write. The pointer autoincrements after each
A write to the serializer/deserializer comprises the trans-                           data byte is read using the same rules as for a write. Thus,
mission of the slave address with the R/W bit set to zero,                            a read is initiated by first configuring the register address
followed by at least one byte of information. The first                               by performing a write (Figure 28). The master can now
byte of information is the register address or command                                read consecutive bytes from the device, with the first
byte. The register address determines which register of                               data byte being read from the register address pointed by
the device is to be written by the next byte, if received.                            the previously written register address. Once the master
If a STOP (P) condition is detected after the register                                sends a NACK, the device stops sending valid data.
address is received, the device takes no further action
             SDA         1              0            0               1             0             0             1/0          R/W           ACK
                        MSB                                                                                                 LSB
             SCL
Figure 25. Slave Address
                                          0 = WRITE
                      ADDRESS = 0x80                                REGISTER ADDRESS = 0x00                           REGISTER 0x00 WRITE DATA
     S    1    0     0     0    0    0    0    0    A       0     0    0    0    0     0    0      0   A      D7    D6   D5   D4   D3   D2    D1 D0  A    P
        S = START BIT
        P = STOP BIT
        A = ACK
        D_ = DATA BIT
Figure 26. Format for I2C Write
                                                            0 = WRITE
                                        ADDRESS = 0x80                             REGISTER ADDRESS = 0x0000
                      S      1    0    0    0    0     0   0     0     A      0    0     0    0      0  0    0     0    A         S = START BIT
                                                                                                                                  P = STOP BIT
                                                                                                                                  A = ACK
                                   REGISTER 0x00 WRITE DATA                          REGISTER 0x02 WRITE DATA                     N = NACK
                                                                                                                                  D_ = DATA BIT
                             D7   D6   D5   D4  D3   D2   D1     D0    A     D7   D6    D5   D4    D3  D2   D1     D0   N     P
Figure 27. Format for Write to Multiple Registers
www.maximintegrated.com                                                                                                                   Maxim Integrated │ 29


MAX9272A                                              28-Bit GMSL Deserializer for Coax or STP Cable
                                                               0 = WRITE
                                             ADDRESS = 0x80                            REGISTER ADDRESS = 0x00
                                 S     1  0 0   0    0     0   0     0    A     0    0    0    0     0   0     0 0   A
                                                                1 = READ
                           REPEATED START    ADDRESS = 0x81                            REGISTER 0x00 READ DATA
                                 S     1  0 0   0    0     0   0     0    A     D7  D6    D5  D4    D3   D2   D1 D0  N    P
               S = START BIT
               P = STOP BIT
               A = ACK
               N = NACK
               D_ = DATA BIT
Figure 28. Format for I2C Read
Table 4. I2C Bit-Rate Ranges
              LOCAL BIT RATE                        REMOTE BIT-RATE RANGE                                   I2CMSTBT SETTING
                  f > 50kbps                                  Up to 1Mbps                                           Any
             20kbps > f > 50kbps                             Up to 400kbps                                       Up to 110
                  f < 20kbps                                 Up to 10kbps                                           000
I2C Communication with Remote-Side Devices                               Control-Channel Broadcast Mode
The deserializer supports I2C communication with a periph-               The deserializer supports broadcast commands to con-
eral on the remote side of the communication link using                  trol multiple peripheral devices. Select an unused device
SCL clock stretching. While multiple masters can reside on               address to use as a broadcast device address. Program
either side of the communication link, arbitration is not pro-           the remote-side GMSL device to translate the broad-
vided. The connected masters need to support SCL clock                   cast device address (source address stored in registers
stretching. The remote-side I2C bit-rate range must be set               0x09, 0x0B) to the peripheral device address (destination
according to the local-side I2C bit rate. Supported remote-              address stored in registers 0x0A, 0x0C). Any commands
side bit rates can be found in Table 4. Set the I2CMSTBT                 sent to the broadcast address are sent to all designated
(register 0x0D) to set the remote I2C bit rate. If using a               peripherals, while commands sent to a peripheral’s unique
bit rate different than 400kbps, local- and remote-side I2C              device address are sent to that particular device only.
setup and hold times should be adjusted by setting the
SLV_SH register settings on both sides.                                  GPO /GPI Control
                                                                         GPO on the serializer follows GPI transitions on the
I2C Address Translation                                                  deserializer. This GPO/GPI function can be used to
The deserializer supports I2C address translation for up to              transmit signals such as frame sync in a surround-view
two device addresses. Use address translation to assign                  camera system. The GPI-to-GPO delay is 0.35ms (max).
unique device addresses to peripherals with limited                      Keep the time between GPI transitions to a minimun
I2C addresses. Source addresses (address to translate                    0.35ms. This includes transitions from the other dese-
from) are stored in registers 0x09 and 0x0B. Destination                 rializer in coax-splitter mode. Bit D4 of register 0x0E in
addresses (address to translate to) are stored in registers              the deserializer stores the GPI input state. GPO is low
0x0A and 0x0C.                                                           after power-up. The µC can set GPO by writing to the
                                                                         serializer SET_GPO register bit. Do not send a logic-low
                                                                         value on the deserializer RX/SDA input (UART mode)
                                                                         longer than 100µs in either base or bypass mode to
                                                                         ensure proper GPO /GPI functionality.
www.maximintegrated.com                                                                                               Maxim Integrated │ 30


MAX9272A                                             28-Bit GMSL Deserializer for Coax or STP Cable
PRBS Test                                                     spectrum modulation frequency within 20kHz to 40kHz.
The serializer includes a PRBS pattern generator that         Additionally, manual configuration of the sawtooth divider
works with bit-error verification in the deserializer. To run (SDIV: 0x03, D[5:0]) allows the user to set a modulation
the PRBS test, set PRBSEN = 1 (0x04, D5) in the deseri-       frequency according to the PCLKOUT frequency. When
alizer and then in the serializer. To exit the PRBS test, set ranges are manually selected, program the SDIV value
PRBSEN = 0 (0x04, D5) in the serializer.                      for a fixed modulation frequency around 20kHz.
Line Equalizer                                                Manual Programming
                                                              of the Spread-Spectrum Divider
The deserializer includes an adjustable line equalizer to
further compensate cable attenuation at high frequencies.     The modulation rate for the deserializer relates to the
The cable equalizer has 11 selectable levels of compen-       PCLKOUT frequency as follows:
sation from 2.1dB to 13dB (Table 5). The device powers                                         fPCLKOUT
up with the equalizer disabled. To select other equaliza-                     fM=  (1 + DRS)
                                                                                             MOD × SDIV
tion levels, set the corresponding register bits in the dese-
rializer (0x05 D[3:0]). Use equalization in the deserializer, where:
together with preemphasis in the serializer, to create the    fM = Modulation frequency
most reliable link for a given cable.                         DRS = DRS value (0 or 1)
Spread Spectrum                                               fPCLKOUT = PCLKOUT frequency
To reduce the EMI generated by transitions, the dese-         MOD = Modulation coefficient given in Table 7
rializer output is programmable for spread spectrum. If       SDIV = 5-bit SDIV setting, manually programmed by the
the serializer driving the deserializer has programmable      µC
spread spectrum, do not enable spread for both at the
same time or their interaction will cancel benefits. The      To program the SDIV setting, first look up the modulation
programmable spread-spectrum amplitudes are ±2% and           coefficient according to the desired bus-width and spread-
±4% (Table 6).                                                spectrum settings. Solve the above equation for SDIV using
                                                              the desired pixel clock and modulation frequencies. If the
The deserializer includes a sawtooth divider to               calculated SDIV value is larger than the maximum allowed
control the spread-modulation rate. Autodetection of          SDIV value in Table 7, set SDIV to the maximum value.
the PCLKOUT operation range guarantees a spread-
Table 5. Cable Equalizer Boost Levels                         Table 6. Parallel Output Spread
       BOOST SETTING               TYPICAL BOOST GAIN                 SS                        SPREAD (%)
          (0x05 D[3:0])                      (dB)                      00        No spread spectrum. Power-up default.
              0000                            2.1                      01        Q2% spread spectrum.
              0001                            2.8                      10        No spread spectrum.
              0010                            3.4                      11        Q4% spread spectrum.
              0011                            4.2
              0100                            5.2             Table 7. Modulation Coefficients and
              0101                            6.2             Maximum SDIV Settings
              0110                             7
              0111                            8.2                   SPREAD-          MODULATION
                                                                                                         SDIV UPPER
                                                                   SPECTRUM          COEFFICIENT
              1000                            9.4                                                         LIMIT (dec)
                                                                  SETTING (%)             (dec)
                                             10.7
              1001                                                       4                 208                 15
                                            Default*
                                                                         2                 208                 30
              1010                           11.7
              1011                            13
*The equalizer is disabled at power-up.
www.maximintegrated.com                                                                              Maxim Integrated │ 31


MAX9272A                                            28-Bit GMSL Deserializer for Coax or STP Cable
Additional Error Detection and Correction                    Hamming code adds overhead similar to CRC. See Table 2
In default mode (additional error detection and correc-      for details regarding the available input word size.
tion disabled), data encoding/decoding is the same as in     HS/VS Encoding and/or Tracking
previous GMSL serializers/deserializers (parity only). At
                                                             HS/VS encoding by a GMSL serializer allows horizontal
the serializer, the parallel input word is scrambled and a
                                                             and vertical synchronization signals to be transmitted
parity bit is added. The scrambled word is divided into 3 or
                                                             while conserving pixel data bandwidth. With HS/VS encod-
4 bytes (depending on the BWS setting), 8b/10b encoded,
                                                             ing enabled, 10-bit pixel data with a clock up to 100MHz
and then transmitted serially. At the deserializer, the same
                                                             can be transmitted using one video pixel of data per HS/
operations are performed in reverse order. The parity bit
                                                             VS transition versus 8-bit data with a clock up to 100MHz
is used by the deserializer to find the word boundary and
                                                             without HS/VS encoding. The deserializer performs HS/
for error detection. Errors are counted in an error counter
                                                             VS decoding, tracks the period of the HS/VS signals, and
register and an error pin indicates errors.
                                                             uses voting to filter HS/VS bit errors. When using HS/VS
The deserializer can use one of two additional error-        encoding, use a minimum HS/VS low-pulse duration of
detection/correction methods (selectable by register set-    two PCLKOUT cycles when DBL = 0 on the deserializer.
ting):                                                       When DBL = 1, use a minimum HS/VS low-pulse duration
1) 6-bit cyclic redundancy check                             of five PCLKOUT cycles and a minimum high-pulse dura-
                                                             tion of two PCLKOUT cycles. When using hamming code
2) 6-bit hamming code with 16-word interleaving
                                                             with HS/VS encoding, do not send more than two transi-
Cyclic Redundancy Check (CRC)                                tions every 16 PCLKOUT cycles.
When CRC is enabled, the serializer adds 6 bits of CRC       When the serializer uses double-input mode (DBL = 1),
to the input data. This reduces the available bits in the    the active duration, plus the blanking duration of HS or VS
input data word by 6, compared to the non-CRC case           signals, should be an even number of PCLKOUT cycles.
(see Table 2 for details). For example, 16 bits are avail-   When DBL = 1 in the serializer and DBL = 0 in the deserial-
able for input data instead of 22 bits when BWS = 0, and     izer, two pixel clock cycles of HS/VS at the serializer input
24 bits instead of 30 bits when BWS = 1.                     are output at the HS0/VS0 and HS1/VS1 output of the
The CRC generator polynomial is x6 + x + 1 (as used in       deserializer in one cycle. The first cycle of HS/VS goes out
the ITU-T G704 telecommunication standard).                  of HS0/VS0 and the second cycle goes out of HS1/VS1.
                                                             HS1 and VS1 are not used when HVEN = 0.
The parity bit is still added when CRC is enabled,
because it is used for word-boundary detection. When         If HS/VS tracking is used without HS/VS encoding, use
CRC is enabled, each data word is scrambled and then         DOUT0 for HSYNC and DOUT1 for VSYNC. In this case,
the 6-bit CRC and 1-bit parity are added before the 8b/10b   if DBL values on the serializer/deserializer are different,
encoding.                                                    set the UNEQDBL register bit in the deserializer to 1. If the
                                                             serializer and deserializer have unequal DBL settings and
At the deserializer, the CRC code is recalculated. If the
                                                             HVEN = 0, then HS/VS inversion should only be used on
recalculated CRC code does not match the received CRC
                                                             the side that has DBL = 1. HS/VS encoding sends pack-
code, an error is flagged. This CRC error is reported to the
                                                             ets when HSYNC or VSYNC is low; use HS/VS inversion
error counter.
                                                             register bits if input HSYNC and VSYNC signals use an
Hamming Code                                                 active-low convention in order to send data packets during
Hamming code is a simple and effective error-correction      the inactive pixel clock periods.
code to detect and/or correct errors. The MAX9272A           Serial Input
deserializer (when used with the MAX9271/MAX9273
                                                             The device can receive serial data from two kinds of
GMSL serializers) uses a single-error correction/double-
                                                             cables: 100Ω twisted pair and 50Ω coax (contact the
error detection per pixel hamming-code scheme.
                                                             factory for devices compatible with 75I cables).
The deserializer uses data interleaving for burst error tol-
erance. Burst errors up to 11 consecutive bits on the serial Coax-Mode Splitter
link are corrected and burst errors up to 31 consecutive     In coax mode, OUT+ and OUT- of the serializer are active.
bits are detected.                                           This enables use as a 1:2 splitter (Figure 29). In coax
                                                             mode, connect OUT+ to IN+ of the deserializer. Connect
www.maximintegrated.com                                                                               Maxim Integrated │ 32


MAX9272A                                           28-Bit GMSL Deserializer for Coax or STP Cable
         GMSL                                 MAX9272A
     SERIALIZER                                                       GMSL                                  MAX9272A
              OUT+                          IN+
                                                                   SERIALIZER
                                                                           OUT+                           IN+
               OUT-                         IN-
                                                                            OUT-                          IN-
                                                                                       AVDD
                                              MAX9272A
                                                                                           50Ω
  OPTIONAL COMPONENTS                       IN+                                                       OPTIONAL COMPONENTS
  FOR INCREASED                                                                                       FOR INCREASED
  POWER-SUPPLY REJECTION                                                                              POWER-SUPPLY REJECTION
                                            IN-
Figure 29. 2:1 Coax-Mode Splitter Connection Diagram         Figure 30. Coax-Mode Connection Diagram
OUT- to IN- of the second deserializer. Control-channel      Table 8. Configuration Input Map
data is broadcast from the serializer to both deserializers
and their attached peripherals. Assign a unique address          CX/TP                         FUNCTION
to send control data to one deserializer. Leave all unused        High      Coax+ input. Device address 0x90.
IN_ pins unconnected, or connect them to ground through           Mid       Coax- input. Device address 0x92.
50Ω and a capacitor for increased power-supply rejection.         Low       Twisted-pair input. Device address 0x90.
If OUT- is not used, connect OUT- to AVDD through a 50Ω
resistor (Figure 30). When there are µCs at the serializer,
and at each deserializer, only one µC can communicate at     side, enable serialization. To deserializer detects the activ-
a time. Disable one splitter control-channel link to prevent ity on the serial link and then when it locks, it automatically
contention. Use the DIS_REV_P or DIS_REV_N register          sets its SLEEP register bit to 0.
bits to disable a control-channel link.
                                                             Power-Down Mode
Cable Type Configuration Input (CX/TP)                       The deserializer has a power-down mode that further
CX/TP determines the power-up state of the serial input.     reduces power consumption compared to sleep mode.
In coax mode, CX/TP also determines which coax input         Set PWDN low to enter power-down mode. In power-
is active, along with the default device address (Table 8).  down mode, the outputs of the device remain in high
These functions can be changed after power-up by writing     impedance. Entering power-down resets the device’s reg-
to the appropriate register bits.                            isters. Upon exiting power-down, the state of external pins
                                                             GPIO1/BWS, GPIO0/DBL, CX / TP, I2CSEL, LCCEN, RX /
Sleep Mode
                                                             SDA /EDC, TX /SCL /ES, and MS/HVEN are latched.
The deserializer includes a sleep mode to reduce power
consumption. The device enters or exits sleep mode by a      Configuration Link
command from a local µC or a remote µC using the control     The control channel can operate in a low-speed mode
channel. Set the SLEEP bit to 1 to initiate sleep mode.      called configuration link in the absence of a clock input.
The serializer sleeps immediately after setting its SLEEP    This allows a microprocessor to program configuration
= 1. The deserializer sleeps after serial link inactivity or registers before starting the video link. An internal oscil-
8ms (whichever arrives first) after setting its SLEEP = 1.   lator provides the clock for the configuration link. Set
To wake up from the local side, send an arbitrary control-   CLINKEN = 1 on the serializer to enable the configuration
channel command to the deserializer, wait 5ms for the chip   link. The configuration link is active until the video link is
to power up, and then write 0 to the SLEEP register bit to   enabled. The video link overrides the configuration link
make the wake-up permanent. To wake up from the remote       and attempts to lock when SEREN = 1.
www.maximintegrated.com                                                                                Maxim Integrated │ 33


MAX9272A                                             28-Bit GMSL Deserializer for Coax or STP Cable
Link Startup Procedure                                                the video link or the configuration link is established. If
Table 9 lists the startup procedure for video-display appli-          the deserializer powers up after the serializer, the control
cations. Table 10 lists the startup procedure for image-              channel becomes unavailable until 2ms after power-up.
sensing applications. The control channel is available after
Table 9. Startup Procedure for Video-Display Applications
  NO.                       µC                                SERIALIZER                               DESERIALIZER
                                               Sets all configuration inputs. If any      Sets all configuration inputs. If any
                                               configuration inputs are available on      configuration inputs are available on
   —      FC connected to serializer.          one end of the link but not on the other,  one end of the link but not on the other,
                                               always connects that configuration input   always connects that configuration input
                                               low.                                       low.
    1     Powers up.                           Powers up and loads default settings.      Powers up and loads default settings.
          Enables configuration link by
          setting CLINKEN = 1 (if not
    2     enabled automatically) and gets      Establishes configuration link.            Locks to configuration link signal.
          an acknowledge. Waits for link to
          be established (~3ms).
          Writes one link configuration
                                                                                          Configuration changed from default
          bit (DRS, BWS, or EDC) in
    3                                          —                                          settings (loss-of-lock can occur when
          the deserializer and gets an
                                                                                          BWS or EDC changes).
          acknowledge.
          Writes corresponding serializer
                                               Configuration changed from default
    4     link configuration bit and gets an                                              Relocks to configuration link signal.
                                               settings.
          acknowledge.
          Waits for link to be established
          (~3ms) and then repeats steps 3
    5                                          —                                          —
          and 4 until all serial link bits are
          configured.
          Writes remaining configuration bits
                                               Configuration changed from default         Configuration changed from default
    6     in the serializer/deserializer and
                                               settings.                                  settings.
          gets an acknowledge.
          Enables video link by setting
          SEREN = 1 and gets an                                                           Locks to serial link signal and begins
    7                                          Begins serializing data.
          acknowledge. Waits for link to be                                               deserializing data.
          established (~3ms).
www.maximintegrated.com                                                                                        Maxim Integrated │ 34


MAX9272A                                                        28-Bit GMSL Deserializer for Coax or STP Cable
Table 10. Startup Procedure for Image-Sensing Applications
   NO.                       µC                                        SERIALIZER                                       DESERIALIZER
                                                       Sets all configuration inputs. If any             Sets all configuration inputs. If any
                                                       configuration inputs are available on             configuration inputs are available on
                                                       one end of the link but not on the other,         one end of the link but not on the other,
    —      µC connected to deserializer.
                                                       always connects that configuration input          always connects that configuration input
                                                       low.                                              low.
                                                       Powers up and loads default settings.             Powers up and loads default settings.
    1      Powers up.
                                                       Establishes serial link.                          Locks to serial link signal.
           Writes deserializer configuration                                                             Configuration changed from default settings
    3                                                  —
           bits and gets an acknowledge.                                                                 (loss-of-lock can occur).
           Writes serializer configuration
           bits. Cannot get an acknowledge             Configuration changed from default
    4                                                                                                    Relocks the serial link signal.
           (or gets a dummy acknowledge)               settings.
           if loss-of-lock occurred.
           Enables video link by setting
           SEREN = 1 (if not enabled
           automatically). Cannot get an
                                                                                                         Locks to serial link signal and begins
    5      acknowledge (or gets a dummy                Begins serializing data.
                                                                                                         deserializing data.
           acknowledge) if loss-of-lock
           occurred. Waits for link to be
           established (~3ms).
                                                     SLEEP = 1, VIDEO LINK OR CONFIG
                                                         LINK NOT LOCKED AFTER 8ms
                                                                                                                        CONFIG LINK
                                                                                                                                       CONFIG LINK
                                                                                                                         UNLOCKED
                                                     WAKE-UP            POWER-ON        SIGNAL      SERIAL PORT                         OPERATING
                                        SLEEP
                                                      SIGNAL               IDLE       DETECTED        LOCKING                            PROGRAM
                                                                                                                        CONFIG LINK
                                                                                                                                        REGISTERS
                                                                                                                          LOCKED
                                                                                                                                           0      SLEEP
                     SERIAL LINK ACTIVITY STOPS OR 8ms ELAPSES AFTER                           VIDEO LINK                     VIDEO LINK
                                                                                 PWDN = HIGH,   LOCKED                        UNLOCKED
                                     µC SETS SLEEP = 1                           POWER-ON
                     GPI CHANGES FROM
                       LOW TO HIGH OR                                                                               PRBSEN = 0
      SEND GPI TO       HIGH TO LOW                                       POWER-DOWN              VIDEO LINK                         VIDEO LINK
                                                        PWDN = LOW OR
                                          ALL STATES                            OR                OPERATING                          PRBS TEST
         GMSL                                             POWER-OFF         POWER-OFF                               PRBSEN = 1
       SERIALIZER
                                                                                                      0       SLEEP
Figure 31. State Diagram, Remote Microcontroller Application
www.maximintegrated.com                                                                                                           Maxim Integrated │ 35


MAX9272A                                           28-Bit GMSL Deserializer for Coax or STP Cable
Applications Information                                     In addition, the control channel does not provide arbitra-
                                                             tion between I2C masters on both sides of the link. An
Error Checking                                               acknowledge frame is not generated when communica-
The deserializer checks the serial link for errors and       tion fails due to contention. If communication across the
stores the number of detected and corrected errors in        serial link is not required, the µCs can disable the forward
the 8-bit registers, DETERR (0x10) and CORRERR               and reverse control channel using the FWDCCEN and
(0x12). If a large number of 8b/10b errors are detected      REVCCEN bits (0x04, D[1:0]) in the serializer/deserial-
within a short duration (error rate ≥ 1/4), the deserializer izer. Communication across the serial link is stopped and
loses lock and stops the error counter. The deserializer     contention between µCs cannot occur.
then attempts to relock to the serial data. DETERR and
                                                             As an example of dual µC use in an image-sensing appli-
CORRERR reset upon successful video link lock, suc-
                                                             cation, the serializer can be in sleep mode and waiting for
cessful readout of their respective registers (through µC),
                                                             wake-up by the µC on the deserializer side. After wake-
or whenever autoerror reset is enabled. The deserializer
                                                             up, the serializer-side µC assumes master control of the
uses a separate PRBS register during the internal PRBS
                                                             serializer’s registers.
test, and DETERR and CORRERR are reset to 0x00.
                                                             Changing the Clock Frequency
ERR Output
                                                             It is recommended that the serial link be enabled after
The deserializer has an open-drain ERR output. This
                                                             the video clock (fPCLKOUT) and the control-channel
output asserts low whenever the number of detected/
                                                             clock (fUART/fI2C) are stable. When changing the clock
corrected errors exceeds their respective error thresholds
                                                             frequency, stop the video clock for 5µs, apply the clock
during normal operation, or when at least one PRBS error
                                                             at the new frequency, then restart the serial link or toggle
is detected during PRBS test. ERR reasserts high when-
                                                             SEREN. On-the-fly changes in clock frequency are possi-
ever DETERR and CORRERR reset, due to DETERR/
                                                             ble if the new frequency is immediately stable and without
CORRERR readout, video link lock, or autoerror reset.
                                                             glitches. The reverse control channel remains unavailable
Autoerror Reset                                              for 350µs after serial link start or stop. When using the
The default method to reset errors is to read the respec-    UART interface, limit on-the-fly changes in fUART to fac-
tive error registers in the deserializer (0x10, 0x12, and    tors of less than 3.5 at a time to ensure that the device
0x13). Autoerror reset clears the error counters DETERR/     recognizes the UART sync pattern. For example, when
CORRERR and the ERR output ~1µs after ERR goes low.          lowering the UART frequency from 1Mbps to 100kbps,
Autoerror reset is disabled on power-up. Enable autoerror    first send data at 333kbps then at 100kbps for reduction
reset through AUTORST (0x08, D2). Autoerror reset does       ratios of 3 and 3.333, respectively.
not run when the device is in PRBS test mode.                Fast Detection of
Dual µC Control                                              Loss-of-Synchronization
Usually systems have one µC to run the control channel,      A measure of link quality is the recovery time from loss-of-
located on the serializer side for video-display applica-    synchronization. The host can be quickly notified of loss-
tions or on the deserializer side for image-sensing appli-   of-lock by connecting the deserializer’s LOCK output to
cations. However, a µC can reside on each side simulta-      the GPI input. If other sources use the GPI input, such as
neously and trade off running the control channel. In this   a touch-screen controller, the µC can implement a routine
case, each µC can communicate with the serializer and        to distinguish between interrupts from loss-of-sync and
deserializer and any peripheral devices.                     normal interrupts. Reverse control-channel communica-
                                                             tion does not require an active forward link to operate
Contention occurs if both µCs attempt to use the control     and accurately tracks the LOCK status of the GMSL link.
channel at the same time. It is up to the user to prevent    LOCK asserts for video link only and not for the configura-
this contention by implementing a higher-level protocol.     tion link.
www.maximintegrated.com                                                                              Maxim Integrated │ 36


MAX9272A                                            28-Bit GMSL Deserializer for Coax or STP Cable
Providing a Frame Sync                                               CX/TP through a pullup resistor to IOVDD to set a high
(Camera Applications)                                                level, a pulldown resistor to GND to set a low level, or
The GPI/GPO provides a simple solution for camera                    IOVDD/2 or open to set a midlevel. For digital control, use
applications that require a frame sync signal from the               three-state logic to drive the three-level logic input.
ECU (e.g., surround-view systems). Connect the ECU                   Configuration Blocking
frame sync signal to the GPI input, and connect the GPO
                                                                     The deserializer can block changes to registers. Set
output to the camera frame sync input. GPI/GPO have
                                                                     CFGBLOCK to make all registers read only. Once set, the
a typical delay of 275µs. Skew between multiple GPI/
                                                                     registers remain blocked until the supplies are removed
GPO channels is 115µs (max). If a lower skew signal is
                                                                     or until PWDN is low.
required, connect the camera’s frame sync input to one of
the GMSL deserializer’s GPIOs and use an I2C broadcast               Compatibility with other GMSL Devices
write command to change the GPIO output state. This                  The MAX9272A deserializer is designed to pair with the
has a maximum skew of 1.5µs.                                         MAX9271/MAX9273 serializers, but interoperate with any
Software Programming                                                 GMSL serializers. See the Table 11 for operating limitations.
of the Device Addresses                                              GPIOs
Both the serializer and the deserializer have program-               The deserializer has two open-drain GPIOs available
mable device addresses. This allows multiple GMSL                    when not used as configuration inputs. GPIO1OUT and
devices, along with I2C peripherals, to coexist on the               GPIO0OUT (0x0E, D3 and D1) set the output state of the
same control channel. The serializer device address is in            GPIOs. Setting the GPIO output bits to 0 pulls the output
register 0x00 of each device, while the deserializer device          low, while setting the bits to 1 leaves the output undriven
address is in register 0x01 of each device. To change a              and pulled high through internal/external pullup resistors.
device address, first write to the device whose address              The GPIO input buffers are always enabled. The input
changes (register 0x00 of the serializer for serializer              states are stored in GPIO1 and GPIO0 (0x0E, D2 and
device address change, or register 0x01 of the deserial-             D0). Set GPIO1OUT/GPIO0OUT to 1 when using GPIO1/
izer for deserializer device address change). Then write             GPIO0 as an input.
the same address into the corresponding register on the
other device (register 0x00 of the deserializer for serial-          Staggered Parallel Outputs
izer device address change, or register 0x01 of the serial-          The deserializer staggers the parallel data outputs to
izer for deserializer device address change).                        reduce EMI and noise. Staggering outputs also reduc-
                                                                     es the power-supply transient requirements. By default,
Three-Level Configuration Inputs
                                                                     the deserializer staggers outputs according to Table 12.
CX/TP is a three-level input that controls the serial-               Disable output staggering through the DISSTAG bit
interface configuration and power-up defaults. Connect               (0x08, D3).
Table 11. MAX9272A Feature Compatibility
       MAX9272A FEATURE                                                  GMSL DESERIALIZER
  HSYNC/VSYNC encoding            If feature not supported in the serializer, must be turned off in the deserializer.
  Hamming-code error correction   If feature not supported in the serializer, must be turned off in the deserializer.
  I2C-to-I2C                      If feature not supported in the serializer, must use UART-to- I2C or UART-to-UART.
  CRC error detection             If feature not supported in the serializer, must be turned off in the deserializer.
                                  If feature not supported in the serializer, the data is inputted as a single word at 1/2 the output
  Double output
                                  frequency.
                                  If feature not supported in the deserializer, must connect unused serial output through 200nF
  Coax
                                  and 50Ω in series to AVDD and set the reverse control-channel amplitude to 100mV.
  I2S encoding                    If feature is supported in the serializer, must disable I2S in the serializer.
www.maximintegrated.com                                                                                          Maxim Integrated │ 37


MAX9272A                                            28-Bit GMSL Deserializer for Coax or STP Cable
Table 12. Staggered Output Delay
                                                                            OUTPUT DELAY RELATIVE TO DOUT0 (ns)
                             OUTPUT
                                                                           DISSTAG = 0                    DISSTAG = 1
               DOUT0–DOUT5, DOUT21, DOUT22                                        0                              0
              DOUT6–DOUT10, DOUT23, DOUT24                                       0.5                             0
             DOUT11–DOUT15, DOUT25, DOUT26                                        1                              0
             DOUT16–DOUT20, DOUT27, DOUT28                                       1.5                             0
                            PCLKOUT                                             0.75                             0
Table 13. Double-Function Configuration
                 GPIO0/DBL              GPIO1/BWS                                       RX/SDA/EDC               TX/SCL/ES
  LCCEN                                                   MS/HVEN FUNCTION
                 FUNCTION               FUNCTION                                         FUNCTION                FUNCTION
                                                                  MS input
                                                                                      UART/I2C input/         UART/I2C input/
   High      Functions as GPIO      Functions as GPIO       (low = base mode,
                                                                                            output                  output
                                                           high = bypass mode)
                                                                                          EDC input               ES input
                                                                HVEN input               (low = error       (low = valid DOUT_
                  DBL input              BWS input             (low = HS/VS          detection/correction     on rising edge of
    Low      (low = single input,   (low = 24-bit mode,     encoding disabled,             disabled,             PCLKOUT,
             high = double input)   high = 32-bit mode)        high = HS/VS              high = error       high = valid DOUT_
                                                            encoding enabled)        detection/correction     on falling edge of
                                                                                           enabled)              PCLKOUT)
Local Control-Channel Enable (LCCEN)                                To meet the fast-mode rise-time requirement, choose the
The deserializer provides inputs for limited configura-             pullup resistors so that rise time tR = 0.85 x RPULLUP x
tion of the device when a µC is not connected. Connect              CBUS < 300ns. The waveforms are not recognized if the
LCCEN = low upon power-up to disable the local control              transition time becomes too slow. The deserializer supports
channel and enable the double-function configuration                I2C/UART rates up to 1Mbps (UART-to-I2C mode) and
inputs (Table 13). All input configuration states are latched       400kbps (I2C-to-I2C mode).
at power-up.                                                        AC-Coupling
Internal Input Pulldowns                                            AC-coupling isolates the receiver from DC voltages up
The control and configuration inputs, except three-level            to the voltage rating of the capacitor. Capacitors at the
inputs, include a pulldown resistor to GND. External pull-          serializer output and at the deserializer input are needed
down resistors are not needed.                                      for proper link operation and to provide protection if either
                                                                    end of the cable is shorted to a battery. AC-coupling
Choosing I2C/UART Pullup Resistors                                  blocks low-frequency ground shifts and low-frequency
The I2C and UART open-drain lines require a pullup resistor         common-mode noise.
to provide a logic-high level. There are tradeoffs between
power dissipation and speed, and a compromise may
                                                                    Selection of AC-Coupling Capacitors
be required when choosing pullup resistor values. Every             Voltage droop and the digital sum variation (DSV) of trans-
device connected to the bus introduces some capacitance             mitted symbols cause signal transitions to start from dif-
even when the device is not in operation. I2C specifies             ferent voltage levels. Because the transition time is fixed,
300ns rise times (30% to 70%) for fast mode, which is               starting the signal transition from different voltage levels
defined for data rates up to 400kbps (see the I2C specifica-        causes timing jitter. The time constant for an AC-coupled
tions in the AC Electrical Characteristics table for details).      link needs to be chosen to reduce droop and jitter to an
                                                                    acceptable level. The RC network for an AC-coupled link
www.maximintegrated.com                                                                                     Maxim Integrated │ 38


MAX9272A                                           28-Bit GMSL Deserializer for Coax or STP Cable
consists of the CML/coax receiver termination resistor        LVCMOS logic signals. Layout PCB traces close to each
(RTR), the CML/coax driver termination resistor (RTD),        other for a 100Ω differential characteristic impedance.
and the series AC-coupling capacitors (C). The RC time        The trace dimensions depend on the type of trace used
constant, for four equal-value series capacitors, is (C x     (microstrip or stripline). Note that two 50Ω PCB traces do
(RTD + RTR))/4. RTD and RTR are required to match the         not have 100Ω differential impedance when brought close
transmission line impedance (usually 100Ω differential and    together—the impedance goes down when the traces
50Ω single-ended). This leaves the capacitor selection to     are brought closer. Use a 50Ω trace for the single-ended
change the system time constant. Use 0.22µF or larger         output when driving coax.
high-frequency surface-mount ceramic capacitors, with         Route the PCB traces for differential CML channel in par-
sufficient voltage rating to withstand a short to battery, to allel to maintain the differential characteristic impedance.
pass the lower speed reverse control-channel signal. Use      Avoid vias. Keep PCB traces that make up a differential
capacitors with a case size less than 3.2mm x 1.6mm to        pair equal length to avoid skew within the differential pair.
have lower parasitic effects to the high-speed signal.
                                                              ESD Protection
Power-Supply Circuits and Bypassing
                                                              ESD tolerance is rated for Human Body Model, IEC
The deserializer uses an AVDD and DVDD of 1.7V to             61000-4-2, and ISO 10605. The ISO 10605 and IEC
1.9V. All inputs and outputs, except for the serial input,    61000-4-2 standards specify ESD tolerance for electronic
derive power from an IOVDD of 1.7V to 3.6V that scales        systems. The serial link inputs are rated for ISO 10605
with IOVDD. Proper voltage-supply bypassing is essential      ESD protection and IEC 61000-4-2 ESD protection. All
for high-frequency circuit stability. The GPI-to-GPO delay    pins are tested for the Human Body Model. The Human
is 0.35ms (max). Keep the time between GPI transmis-          Body Model discharge components are CS = 100pF and
sions to a minimum 0.35ms.                                    RD = 1.5kΩ (Figure 32). The IEC 61000-4-2 discharge
Power-Supply Table                                            components are CS = 150pF and RD = 330Ω (Figure 33).
                                                              The ISO 10605 discharge components are CS = 330pF
Power-supply currents shown in the Electrical Characteristics
                                                              and RD = 2kΩ (Figure 34).
table are the sum of the currents from AVDD, DVDD, and
IOVDD. Typical currents from the individual power supplies
are shown in Table 14.                                        Table 15. Suggested Connectors and
Cables and Connectors                                         Cables for GMSL
Interconnect for CML typically has a differential imped-         SUPPLIER          CONNECTOR             CABLE          TYPE
ance of 100Ω. Use cables and connectors that have               Rosenberger      59S2AX-400A5-Y           RG174         Coax
matched differential impedance to minimize impedance            JAE                   MX38-FF         A-BW-Lxxxxx        STP
discontinuities. Coax cables typically have a characteristic
                                                                                                         F-2WME
impedance of 50Ω (contact the factory for 75Ω operation).       Nissei                GT11L-2S                           STP
                                                                                                         AWG28
Table 15 lists the suggested cables and connectors used
in the GMSL link.                                               Rosenberger      D4S10A-40ML5-Z         Dacar 538        STP
Board Layout
Separate the LVCMOS logic signals and CML/coax high-
speed signals to prevent crosstalk. Use a four-layer PCB                                          RD
with separate layers for power, ground, CML/coax, and                                  1MΩ      1.5kΩ
                                                                              CHARGE-CURRENT- DISCHARGE
                                                                               LIMIT RESISTOR RESISTANCE
Table 14. Typical Power-Supply Currents                                 HIGH-
                                                                                          CS                      DEVICE
(Using Worst-Case Input Pattern)                                      VOLTAGE
                                                                         DC            100pF
                                                                                               STORAGE
                                                                                               CAPACITOR          UNDER
                                                                                                                   TEST
                                                                       SOURCE
     PCLK           AVDD            DVDD          IOVDD
     (MHz)           (mA)            (mA)          (mA)
       25            25.1             9.2          10.3
       50            33.3            13.7          13.3
                                                              Figure 32. Human Body Model ESD Test Circuit
www.maximintegrated.com                                                                                  Maxim Integrated │ 39


MAX9272A                                               28-Bit GMSL Deserializer for Coax or STP Cable
                                      RD                                                                    RD
                                     330Ω                                                                  2kΩ
                CHARGE-CURRENT-    DISCHARGE                                           CHARGE-CURRENT-  DISCHARGE
                 LIMIT RESISTOR    RESISTANCE                                            LIMIT RESISTOR RESISTANCE
         HIGH-                                                                  HIGH-
                             CS     STORAGE          DEVICE                                          CS  STORAGE             DEVICE
        VOLTAGE                                                               VOLTAGE
                          150pF     CAPACITOR        UNDER                                        330pF  CAPACITOR           UNDER
          DC                                                                     DC
                                                      TEST                                                                    TEST
        SOURCE                                                                 SOURCE
Figure 33. IEC 61000-4-2 Contact Discharge ESD Test Circuit            Figure 34. ISO 10605 Contact Discharge ESD Test Circuit
Table 16. Register Table (see Table 1)
 REGISTER                                                                                                                 DEFAULT
                  BITS          NAME           VALUE                             FUNCTION
  ADDRESS                                                                                                                   VALUE
                 D[7:1]         SERID         XXXXXXX    Serializer device address.                                        1000000
     0x00
                   D0             —               0      Reserved.                                                              0
                                                         Deserializer device address. Default address is                   1001000,
                 D[7:1]         DESID         XXXXXXX
                                                         determined by the state of the CX/TP input (Table 8).             1001001
     0x01
                                                  0      Normal operation.
                   D0        CFGBLOCK                                                                                           0
                                                  1      Registers 0x00 to 0x1F are read only.
                                                 00      No spread spectrum.
                                                 01      Q2% spread spectrum.
                 D[7:6]           SS                                                                                           00
                                                 10      No spread spectrum.
                                                 11      ±4% spread spectrum.
                 D[5:4]           —              01      Reserved.                                                             01
                                                 00      12.5MHz to 25MHz pixel clock.
     0x02                                        01      25MHz to 50MHz pixel clock.
                 D[3:2]         PRNG                                                                                           11
                                                 10      Do not use.
                                                 11      Automatically detect the pixel clock range.
                                                 00      0.5Gbps to 1Gbps serial-data rate.
                                                 01      1Gbps to 1.5Gbps serial-data rate.
                 D[1:0]         SRNG                                                                                           11
                                                 10      Automatically detect serial-data rate.
                                                 11      Automatically detect serial-data rate.
                                                 00      Calibrate spread-modulation rate only once after locking.
                                                 01      Calibrate spread-modulation rate every 2ms after locking.
                 D[7:6]        AUTOFM                    Calibrate spread-modulation rate every 16ms after                     00
                                                 10
                                                         locking.
     0x03                                                Calibrate spread-modulation rate every 256ms after
                                                 11
                                                         locking.
                   D5             —               0      Reserved.                                                              0
                                               00000     Autocalibrate sawtooth divider.
                 D[4:0]          SDIV                    Manual SDIV setting. See the Manual Programming of                 00000
                                               XXXXX
                                                         the Spread-Spectrum Divider section.
www.maximintegrated.com                                                                                            Maxim Integrated │ 40


MAX9272A                                  28-Bit GMSL Deserializer for Coax or STP Cable
Table 16. Register Table (see Table 1) (continued)
 REGISTER                                                                                                  DEFAULT
               BITS         NAME  VALUE                           FUNCTION
 ADDRESS                                                                                                     VALUE
                                      0    LOCK output is low.                                                  0
                D7        LOCKED
                                      1    LOCK output is high.                                            (read only)
                                      0    Enable outputs.
                D6        OUTENB                                                                                0
                                      1    Disable outputs.
                                      0    Disable PRBS test.
                D5        PRBSEN                                                                                0
                                      1    Enable PRBS test.
                                      0    Normal mode.
                D4         SLEEP                                                                                0
                                      1    Activate sleep mode.
    0x04                             00    Local control channel uses I2C when I2CSEL = 0.
               D[3:2]     INTTYPE    01    Local control channel uses UART when I2CSEL = 0.                    01
                                   10, 11  Local control channel disabled.
                                      0    Disable reverse control channel to serializer (sending).
                D1       REVCCEN                                                                                1
                                      1    Enable reverse control channel to serializer (sending).
                                           Disable forward control channel from serializer
                                      0
                                           (receiving).
                D0       FWDCCEN                                                                                1
                                      1    Enable forward control channel from serializer (receiving).
                                           I2C conversion sends the register address when
                                      0
                                           converting UART to I2C.
                D7      I2CMETHOD                                                                               0
                                           Disable sending of I2C register address when converting
                                      1
                                           UART to I2C (command-byte-only mode).
                                      0    Normal parallel output driver current.
                D6           DCS                                                                                0
                                      1    Boosted parallel output driver current.
                                      0    Partial periodic HS/VS tracking.
                D5      HVTRMODE                                                                                1
                                      1    Full periodic HS/VS tracking.
                                      0    Equalizer disabled. Power-up default.
                D4          ENEQ                                                                                0
                                      1    Equalizer enabled.
                                   0000    2.1dB equalizer-boost gain.
    0x05                           0001    2.8dB equalizer-boost gain.
                                   0010    3.4dB equalizer-boost gain.
                                   0011    4.2dB equalizer-boost gain.
                                   0100    5.2dB equalizer-boost gain.
                                   0101    6.2dB equalizer-boost gain.
               D[3:0]     EQTUNE   0110    7dB equalizer-boost gain.                                          1001
                                    0111   8.2dB equalizer-boost gain.
                                   1000    9.4dB equalizer-boost gain.
                                   1001    10.7dB equalizer-boost gain. Power-up default.
                                   1010    11.7dB equalizer-boost gain.
                                   1011    13dB equalizer-boost gain.
                                   11XX    Do not use.
www.maximintegrated.com                                                                             Maxim Integrated │ 41


MAX9272A                                 28-Bit GMSL Deserializer for Coax or STP Cable
Table 16. Register Table (see Table 1) (continued)
 REGISTER                                                                                                  DEFAULT
               BITS      NAME    VALUE                              FUNCTION
 ADDRESS                                                                                                     VALUE
    0x06       D[7:0]      —    00000010  Reserved.                                                        00000010
                                          Single-input mode. Power-up default when LCCEN =
                                    0
                                          high or GPIO0/DBL = low.
                D7        DBL                                                                                 0, 1
                                          Double-input mode. Power-up default when LCCEN =
                                    1
                                          low and GPIO0/DBL = high.
                                    0     High data-rate mode.
                D6        DRS                                                                                   0
                                    1     Low data-rate mode.
                                          24-bit mode. Power-up default when LCCEN = high or
                                    0
                                          GPIO1/BWS = low.
                D5        BWS                                                                                 0, 1
                                          32-bit mode. Power-up default when LCCEN = low and
                                    1
                                          GPIO1/BWS = high.
                                          Output data valid on rising edge of PCLKOUT.
                                          Power-up default when LCCEN = high or TX/SCL/ES
                                    0
                                          = low. Do not change this value while the pixel clock is
                                          running.
                D4         ES                                                                                 0, 1
                                          Output data valid on falling edge of PCLKOUT.
                                          Power-up default when LCCEN = low and TX/SCL/ES
                                    1
                                          = high. Do not change this value while the pixel clock is
    0x07                                  running.
                                          HS/VS tracking disabled. Power-up default when
                                    0
                                          LCCEN = high or MS/HVEN = low.
                D3      HVTRACK                                                                               0, 1
                                          HS/VS tracking enabled. Power-up default when
                                    1
                                          LCCEN = low and MS/HVEN = high.
                                          HS/VS encoding disabled. Power-up default when
                                    0
                                          LCCEN = high or MS/HVEN = low.
                D2       HVEN                                                                                 0, 1
                                          HS/VS encoding enabled. Power-up default when
                                    1
                                          LCCEN = low and MS/HVEN = high.
                                          1-bit parity error detection (GMSL compatible).
                                   00     Power-up default when LCCEN = high or RX/SDA/
                                          EDC = low.
                                   01     6-bit CRC error detection.
               D[1:0]     EDC                                                                                00, 10
                                          6-bit hamming code (single-bit error correct, double-bit
                                   10     error detect) and 16-word interleaving. Power-up default
                                          when LCCEN = low and RX/SDA/EDC = high.
                                   11     Do not use.
www.maximintegrated.com                                                                             Maxim Integrated │ 42


MAX9272A                                 28-Bit GMSL Deserializer for Coax or STP Cable
Table 16. Register Table (see Table 1) (continued)
 REGISTER                                                                                                 DEFAULT
               BITS       NAME   VALUE                            FUNCTION
 ADDRESS                                                                                                    VALUE
                                    0     No VS or DOUT0 inversion.
                                          Invert VS when HVEN = 1. Invert DOUT0 when
                D7        INVVS           HVEN = 0.                                                            1
                                    1
                                          Do not use if DBL = 0 in the deserializer and DBL = 1 in
                                          the serializer.
                                    0     No HS or DOUT1 inversion.
                                          Invert HS when HVEN = 1. Invert DOUT1 when
                D6        INVHS                                                                                0
                                    1     HVEN = 0. Do not use if DBL = 0 in the deserializer and
                                          DBL = 1 in the serializer.
                D5          —       0     Reserved.                                                            0
                                    0     Serializer DBL is not the same as deserializer.
    0x08
                D4      UNEQDBL           Serializer DBL same as deserializer (set to 1 only when              0
                                    1
                                          HVEN = 0 and HVTRACK = 1).
                                    0     Enable staggered outputs.
                D3      DISSTAG                                                                                0
                                    1     Disable staggered outputs.
                                    0     Do not automatically reset error registers and outputs.
                D2      AUTORST           Automatically reset DETERR and CORRERR registers                     0
                                    1
                                          1Fs after ERR asserts.
                                   00     ERR asserts when DETERR is larger than DETTHR.
                                   01     ERR asserts when CORRERR is larger than CORRTHR.
               D[1:0]    ERRSEL                                                                               00
                                          ERR asserts when DETERR is larger than DETTHR or
                                  10, 11
                                          CORRERR is larger than CORRTHR.
               D[7:1]   I2CSRCA XXXXXXX   I2C address translator source A.                                 0000000
    0x09
                D0          —       0     Reserved.                                                            0
               D[7:1]   I2CDSTA XXXXXXX   I2C address translator destination A.                            0000000
    0x0A
                D0          —       0     Reserved.                                                            0
               D[7:1]   I2CSRCB XXXXXXX   I2C address translator source B.                                 0000000
    0x0B
                D0          —       0     Reserved.                                                            0
               D[7:1]   I2CDSTB XXXXXXX   I2C address translator destination B.                            0000000
   0X0C
                D0          —       0     Reserved.                                                            0
www.maximintegrated.com                                                                            Maxim Integrated │ 43


MAX9272A                                   28-Bit GMSL Deserializer for Coax or STP Cable
Table 16. Register Table (see Table 1) (continued)
 REGISTER                                                                                                DEFAULT
               BITS        NAME     VALUE                           FUNCTION
 ADDRESS                                                                                                   VALUE
                                            Acknowledge not generated when forward channel is not
                                       0
                                            available.
                D7      I2CLOCACK                                                                              1
                                            I2C-to-I2C slave generates local acknowledge when
                                       1
                                            forward channel is not available.
                                      00    352ns/117ns I2C setup/hold time.
                                      01    469ns/234ns I2C setup/hold time.
               D[6:5]    I2CSLVSH                                                                             01
                                      10    938ns/352ns I2C setup/hold time.
                                      11    1046ns/469ns I2C setup/hold time.
                                     000    8.47kbps (typ) I2C-to-I2C master bit-rate setting.
                                     001    28.3kbps (typ) I2C-to-I2C master bit-rate setting.
   0x0D
                                     010    84.7kbps (typ) I2C-to-I2C master bit-rate setting.
                                     011    105kbps (typ) I2C-to-I2C master bit-rate setting.
               D[4:2]    I2CMSTBT                                                                            101
                                     100    173kbps (typ) I2C-to-I2C master bit-rate setting.
                                     101    339kbps (typ) I2C-to-I2C master bit-rate setting.
                                     110    533kbps (typ) I2C-to-I2C master bit-rate setting.
                                     111    837kbps (typ) I2C-to-I2C master bit-rate setting.
                                      00    64μs (typ) I2C-to-I2C slave remote timeout.
                                      01    256μs (typ) I2C-to-I2C slave remote timeout.
               D[1:0]    I2CSLVTO                                                                             10
                                      10    1024μs (typ) I2C-to-I2C slave remote timeout.
                                      11    No I2C-to-I2C slave remote timeout.
               D[7:6]       —         01    Reserved.                                                         01
                                       0    Disable GPI-to-GPO signal transmission to serializer.
                D5         GPIEN                                                                               1
                                       1    Enable GPI-to-GPO signal transmission to serializer.
                                       0    GPI input is low.                                                  0
                D4         GPIIN
                                       1    GPI input is high.                                           (read only)
                                       0    Set GPIO1 to low.
                D3       GPIO1OUT                                                                              1
    0x0E                               1    Set GPIO1 to high.
                                       0    GPIO1 input is low.                                                0
                D2        GPIO1IN
                                       1    GPIO1 input is high.                                         (read only)
                                       0    Set GPIO0 to low.
                D1       GPIO0OUT                                                                              1
                                       1    Set GPIO0 to high.
                                       0    GPIO0 input is low.                                                0
                D0        GPIO0IN
                                       1    GPIO0 input is high.                                         (read only)
    0x0F       D[7:0]     DETTHR  XXXXXXXX  Error threshold for detected errors.                         00000000
                                                                                                         00000000
    0x10       D[7:0]     DETERR  XXXXXXXX  Detected error counter.
                                                                                                         (read only)
    0x11       D[7:0]    CORRTHR  XXXXXXXX  Error threshold for corrected errors.                        00000000
                                                                                                         00000000
    0x12       D[7:0]    CORRERR  XXXXXXXX  Corrected error counter.
                                                                                                         (read only)
www.maximintegrated.com                                                                           Maxim Integrated │ 44


MAX9272A                                   28-Bit GMSL Deserializer for Coax or STP Cable
Table 16. Register Table (see Table 1) (continued)
 REGISTER                                                                               DEFAULT
                BITS      NAME     VALUE                           FUNCTION
 ADDRESS                                                                                   VALUE
                                                                                        00000000
    0x13        D[7:0]  PRBSERR  XXXXXXXX   PRBS error counter.
                                                                                        (read only)
                                      0     PRBS test not completed.                          0
                 D7     PRBSOK
                                      1     PRBS test completed with success.           (read only)
    0x14
                                                                                          0000000
                D[6:0]      —      000000   Reserved.
                                                                                        (read only)
    0x15        D[7:0]      —    00100XXX   Reserved.                                   00100XXX
    0x16        D[7:0]      —     00110000  Reserved.                                    00110000
    0x17        D[7:0]      —     01010100  Reserved.                                   01010100
    0x18        D[7:0]      —     00110000  Reserved.                                    00110000
    0x19        D[7:0]      —     11001000  Reserved.                                    11001000
                                                                                        00000000
    0x1A        D[7:0]      —    XXXXXXXX   Reserved.
                                                                                        (read only)
                                                                                        00000000
    0x1B        D[7:0]      —    XXXXXXXX   Reserved.
                                                                                        (read only)
                                                                                        00000000
    0x1C        D[7:0]      —    XXXXXXXX   Reserved.
                                                                                        (read only)
                                      0     CX/TP input is low.                               0
                 D7       CXTP
                                      1     CX/TP input is high.                        (read only)
                                      0     CXSEL is 0.                                       0
                 D6      CXSEL
                                      1     CXSEL is 1.                                 (read only)
                                      0     Input is low.                                     0
    0x1D         D5      I2CSEL
                                      1     Input is high.                              (read only)
                                      0     Input is low.                                     0
                 D4      LCCEN
                                      1     Input is high.                              (read only)
                                                                                            0000
                D[3:0]      —       XXXX    Reserved.
                                                                                        (read only)
                                                                                            1010
    0x1E        D[7:0]      ID    00001010  Device identifier (MAX9272A = 0x0A).
                                                                                        (read only)
                                                                                             000
                D[7:5]      —        000    Reserved.
                                                                                        (read only)
    0x1F                              0     Not HDCP capable.                                 0
                 D4       CAPS
                                      1     HDCP capable.                               (read only)
                D[3:0]  REVISION    XXXX    Device revision.                            (read only)
X = Don’t care.
www.maximintegrated.com                                                          Maxim Integrated │ 45


MAX9272A                                              28-Bit GMSL Deserializer for Coax or STP Cable
Typical Application Circuit
                                                           CAMERA APPLICATION
            PCLK                 PCLKIN                                                             PCLKOUT              PCLK
             DATA                DIN0–DIN9                                                     DOUT0–DOUT9               DATA
               FS                GPO
                                 CONF1
       CAMERA                                                                                                                GPU
                                 CONF0
                                     MAX9271                                              MAX9272A
                                                                                                 RX/SDA/EDC              TX
                                                                                                                              UART
                                                                                                   TX/SCL/ES             RX
     TO PERIPHERALS
                                 RX/SDA/EDC      OUT+                                 IN+                 GPI         FS
                                                                                                        LOCK
                                 TX/SCL/DBL      OUT-                                 IN-
                                                                                                       CX/ TP
                                 LCCEN
                                                                                                                             ECU
                                NOTE: NOT ALL PULLUP/PULLDOWN RESISTORS ARE SHOWN. SEE PIN DESCRIPTION FOR DETAILS.
Ordering Information                                                   Package Information
                                                                       For the latest package outline information and land patterns (foot-
          PART            TEMP RANGE           PIN-PACKAGE
                                                                       prints), go to www.maximintegrated.com/packages. Note that
  MAX9272AGTM+           -40°C to +105°C        48 TQFN-EP*            a “+”, “#”, or “-” in the package code indicates RoHS status only.
  MAX9272AGTM/V+**       -40°C to +105°C        48 TQFN-EP*            Package drawings may show a different suffix character, but the
+Denotes a lead(Pb)-free/RoHS-compliant package.                       drawing pertains to the package regardless of RoHS status.
/V denotes an automotive qualified part.
                                                                          PACKAGE            PACKAGE          OUTLINE          LAND
*EP = Exposed pad.
**Future product—contact factory for availability.                           TYPE               CODE            NO.       PATTERN NO.
                                                                         48 TQFN-EP           T4877+4         21-0144         90-0130
Chip Information
PROCESS: CMOS
www.maximintegrated.com                                                                                              Maxim Integrated │ 46


MAX9272A                                                          28-Bit GMSL Deserializer for Coax or STP Cable
Revision History
  REVISION           REVISION                                                                                                                           PAGES
                                                                                DESCRIPTION
  NUMBER                DATE                                                                                                                        CHANGED
        0                5/14        Initial release                                                                                                       —
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated’s website at www.maximintegrated.com.
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses
are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits)
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.                 © 2014 Maxim Integrated Products, Inc. │ 47


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Maxim Integrated:
 MAX9272ACOAXEVKIT# MAX9272AGTM/V+ MAX9272AGTM/V+T
