$date
	Fri May 02 17:04:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module inst_mem_tb $end
$var wire 18 ! o_instruction [17:0] $end
$var reg 13 " i_address [12:0] $end
$var reg 1 # r_clk $end
$scope module uut $end
$var wire 13 $ i_address [12:0] $end
$var wire 1 % i_clk $end
$var reg 18 & instruction [17:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
0%
b0 $
0#
b0 "
bx !
$end
#50000
b1 &
b1 !
b1 "
b1 $
1#
1%
#100000
0#
0%
#150000
b10 "
b10 $
b10010001101000101 &
b10010001101000101 !
1#
1%
#200000
0#
0%
#250000
b101010101010101010 &
b101010101010101010 !
b11 "
b11 $
1#
1%
#300000
0#
0%
#350000
b100 "
b100 $
b111111001111110011 &
b111111001111110011 !
1#
1%
#400000
0#
0%
#450000
b1100000011000000 &
b1100000011000000 !
b101 "
b101 $
1#
1%
#500000
0#
0%
#550000
b1100100 "
b1100100 $
b11101000111010001 &
b11101000111010001 !
1#
1%
#600000
0#
0%
#650000
bx &
bx !
b1111111111111 "
b1111111111111 $
1#
1%
#700000
0#
0%
#750000
1#
1%
