int F_1 ( T_1 * V_1 , char * V_2 , int V_3 )\r\n{\r\nint V_4 ;\r\nV_4 = F_2 ( V_1 , V_2 , V_3 ) ;\r\nif ( V_4 > 0 )\r\n{\r\nV_1 -> V_5 -> V_6 += V_4 ;\r\nV_1 -> V_5 -> V_7 -= V_4 ;\r\n}\r\nreturn ( V_4 ) ;\r\n}\r\nint F_2 ( T_1 * V_1 , void * V_2 , int V_3 )\r\n{\r\nint V_8 ;\r\nunsigned char V_9 [ V_10 ] ;\r\nunsigned char * V_11 ;\r\nint V_12 ;\r\nunsigned int V_13 = 0 ;\r\nV_14:\r\nif ( F_3 ( V_1 ) && ! V_1 -> V_15 )\r\n{\r\nV_8 = V_1 -> V_16 ( V_1 ) ;\r\nif ( V_8 < 0 ) return ( V_8 ) ;\r\nif ( V_8 == 0 )\r\n{\r\nF_4 ( V_17 , V_18 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\n}\r\nF_5 () ;\r\nV_1 -> V_19 = V_20 ;\r\nif ( V_3 <= 0 ) return ( V_3 ) ;\r\nif ( V_1 -> V_5 -> V_6 != 0 )\r\n{\r\nif ( V_3 > V_1 -> V_5 -> V_6 )\r\nV_8 = V_1 -> V_5 -> V_6 ;\r\nelse\r\nV_8 = V_3 ;\r\nmemcpy ( V_2 , V_1 -> V_5 -> V_7 , ( unsigned int ) V_8 ) ;\r\nV_1 -> V_5 -> V_6 -= V_8 ;\r\nV_1 -> V_5 -> V_7 += V_8 ;\r\nif ( V_1 -> V_5 -> V_6 == 0 )\r\nV_1 -> V_21 = V_22 ;\r\nreturn ( V_8 ) ;\r\n}\r\nif ( V_1 -> V_21 == V_22 )\r\n{\r\nif ( V_1 -> V_23 )\r\n{\r\nV_8 = F_6 ( V_1 , 5 , V_24 + 2 , 0 ) ;\r\nif ( V_8 <= 0 ) return ( V_8 ) ;\r\nV_1 -> V_23 = 0 ;\r\nV_11 = V_1 -> V_25 ;\r\nif ( ! ( ( V_11 [ 0 ] & 0x80 ) && (\r\n( V_11 [ 2 ] == V_26 ) ||\r\n( V_11 [ 2 ] == V_27 ) ) ) )\r\n{\r\nF_4 ( V_17 , V_28 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\n}\r\nelse\r\n{\r\nV_8 = F_6 ( V_1 , 2 , V_24 + 2 , 0 ) ;\r\nif ( V_8 <= 0 ) return ( V_8 ) ;\r\n}\r\nV_1 -> V_21 = V_29 ;\r\nV_11 = V_1 -> V_25 ;\r\nV_1 -> V_5 -> V_30 = 0 ;\r\nV_1 -> V_5 -> V_31 = ( ( ( unsigned int ) V_11 [ 0 ] ) << 8 ) | ( ( unsigned int ) V_11 [ 1 ] ) ;\r\nif ( ( V_11 [ 0 ] & V_32 ) )\r\n{\r\nV_1 -> V_5 -> V_33 = 0 ;\r\nV_1 -> V_5 -> V_31 &= V_34 ;\r\n}\r\nelse\r\n{\r\nV_1 -> V_5 -> V_33 = 1 ;\r\nV_1 -> V_5 -> V_31 &= V_35 ;\r\nV_1 -> V_5 -> V_30 = ( ( V_11 [ 0 ] & V_36 ) ) ? 1 : 0 ;\r\n}\r\n}\r\nif ( V_1 -> V_21 == V_29 )\r\n{\r\nV_8 = V_1 -> V_5 -> V_31 + 2 + V_1 -> V_5 -> V_33 ;\r\nif ( V_8 > ( int ) V_1 -> V_37 )\r\n{\r\nV_8 -= V_1 -> V_37 ;\r\nV_12 = F_6 ( V_1 , ( unsigned int ) V_8 , ( unsigned int ) V_8 , 1 ) ;\r\nif ( V_12 <= 0 ) return ( V_12 ) ;\r\n}\r\nV_11 = & ( V_1 -> V_25 [ 2 ] ) ;\r\nV_1 -> V_21 = V_22 ;\r\nif ( V_1 -> V_5 -> V_33 )\r\nV_1 -> V_5 -> V_38 = * ( V_11 ++ ) ;\r\nelse V_1 -> V_5 -> V_38 = 0 ;\r\nif ( V_1 -> V_5 -> V_39 )\r\n{\r\nV_1 -> V_5 -> V_40 = V_11 ;\r\nV_1 -> V_5 -> V_7 = V_11 ;\r\nV_1 -> V_5 -> V_41 = NULL ;\r\n}\r\nelse\r\n{\r\nV_13 = F_7 ( V_1 -> V_42 ) ;\r\nV_1 -> V_5 -> V_40 = V_11 ;\r\nV_1 -> V_5 -> V_7 = & V_11 [ V_13 ] ;\r\nV_1 -> V_5 -> V_41 = & V_11 [ V_13 +\r\nV_1 -> V_5 -> V_31 - V_1 -> V_5 -> V_38 ] ;\r\n}\r\nV_1 -> V_5 -> V_6 = V_1 -> V_5 -> V_31 ;\r\nif ( ( ! V_1 -> V_5 -> V_39 ) &&\r\n( V_1 -> V_5 -> V_31 >= V_13 ) )\r\n{\r\nF_8 ( V_1 , 0 ) ;\r\nV_1 -> V_5 -> V_6 -= V_13 ;\r\nF_9 ( V_1 , V_9 , 0 ) ;\r\nV_1 -> V_5 -> V_6 -= V_1 -> V_5 -> V_38 ;\r\nif ( ( memcmp ( V_9 , V_1 -> V_5 -> V_40 ,\r\n( unsigned int ) V_13 ) != 0 ) ||\r\n( V_1 -> V_5 -> V_31 % F_10 ( V_1 -> V_43 ) != 0 ) )\r\n{\r\nF_4 ( V_17 , V_44 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\n}\r\nF_11 ( V_1 -> V_5 -> V_45 ) ;\r\n#if 1\r\ngoto V_14;\r\n#else\r\nif ( V_1 -> V_5 -> V_6 == 0 )\r\nreturn ( 0 ) ;\r\nreturn ( F_2 ( V_1 , V_2 , V_3 ) ) ;\r\n#endif\r\n}\r\nelse\r\n{\r\nF_4 ( V_17 , V_46 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\n}\r\nstatic int F_6 ( T_1 * V_1 , unsigned int V_8 , unsigned int V_47 ,\r\nunsigned int V_48 )\r\n{\r\nint V_12 , V_49 , V_50 ;\r\nif ( V_1 -> V_5 -> V_51 >= ( int ) V_8 )\r\n{\r\nif ( V_48 )\r\nV_1 -> V_37 += V_8 ;\r\nelse\r\n{\r\nV_1 -> V_25 = & ( V_1 -> V_5 -> V_52 [ V_1 -> V_5 -> V_53 ] ) ;\r\nV_1 -> V_37 = V_8 ;\r\n}\r\nV_1 -> V_5 -> V_51 -= V_8 ;\r\nV_1 -> V_5 -> V_53 += V_8 ;\r\nreturn ( V_8 ) ;\r\n}\r\nif ( ! V_1 -> V_54 ) V_47 = V_8 ;\r\nif ( V_47 > ( unsigned int ) ( V_24 + 2 ) )\r\nV_47 = V_24 + 2 ;\r\nV_49 = 0 ;\r\nif ( ( V_1 -> V_5 -> V_51 != 0 ) || ( ( V_1 -> V_37 != 0 ) && V_48 ) )\r\n{\r\nV_50 = V_1 -> V_5 -> V_51 ;\r\nif ( V_48 )\r\n{\r\nV_49 = V_1 -> V_37 ;\r\nif ( V_1 -> V_25 != V_1 -> V_5 -> V_52 )\r\nmemcpy ( V_1 -> V_5 -> V_52 , V_1 -> V_25 ,\r\n( unsigned int ) V_50 + V_49 ) ;\r\n}\r\nelse if ( V_1 -> V_5 -> V_53 != 0 )\r\n{\r\nmemcpy ( V_1 -> V_5 -> V_52 , & ( V_1 -> V_5 -> V_52 [ V_1 -> V_5 -> V_53 ] ) ,\r\n( unsigned int ) V_50 ) ;\r\nV_1 -> V_5 -> V_53 = 0 ;\r\n}\r\nV_1 -> V_5 -> V_51 = 0 ;\r\n}\r\nelse\r\nV_50 = 0 ;\r\nV_1 -> V_25 = V_1 -> V_5 -> V_52 ;\r\nwhile ( V_50 < ( int ) V_8 )\r\n{\r\nF_5 () ;\r\nif ( V_1 -> V_55 != NULL )\r\n{\r\nV_1 -> V_19 = V_56 ;\r\nV_12 = F_12 ( V_1 -> V_55 , ( char * ) & ( V_1 -> V_5 -> V_52 [ V_49 + V_50 ] ) ,\r\nV_47 - V_50 ) ;\r\n}\r\nelse\r\n{\r\nF_4 ( V_57 , V_58 ) ;\r\nV_12 = - 1 ;\r\n}\r\n#ifdef F_13\r\nif ( V_1 -> V_59 & 0x01 ) F_14 ( 1 ) ;\r\n#endif\r\nif ( V_12 <= 0 )\r\n{\r\nV_1 -> V_5 -> V_51 += V_50 ;\r\nreturn ( V_12 ) ;\r\n}\r\nV_50 += V_12 ;\r\n}\r\nif ( V_50 > ( int ) V_8 )\r\n{\r\nV_1 -> V_5 -> V_53 = V_8 + V_49 ;\r\nV_1 -> V_5 -> V_51 = V_50 - V_8 ;\r\n}\r\nelse\r\n{\r\nV_1 -> V_5 -> V_53 = 0 ;\r\nV_1 -> V_5 -> V_51 = 0 ;\r\n}\r\nif ( V_48 )\r\nV_1 -> V_37 += V_8 ;\r\nelse\r\nV_1 -> V_37 = V_8 ;\r\nV_1 -> V_19 = V_20 ;\r\nreturn ( V_8 ) ;\r\n}\r\nint F_15 ( T_1 * V_1 , const void * V_60 , int V_3 )\r\n{\r\nconst unsigned char * V_2 = V_60 ;\r\nunsigned int V_8 , V_61 ;\r\nint V_12 ;\r\nif ( F_3 ( V_1 ) && ! V_1 -> V_15 )\r\n{\r\nV_12 = V_1 -> V_16 ( V_1 ) ;\r\nif ( V_12 < 0 ) return ( V_12 ) ;\r\nif ( V_12 == 0 )\r\n{\r\nF_4 ( V_62 , V_18 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\n}\r\nif ( V_1 -> error )\r\n{\r\nF_16 ( V_1 ) ;\r\nif ( V_1 -> error )\r\nreturn ( - 1 ) ;\r\n}\r\nF_5 () ;\r\nV_1 -> V_19 = V_20 ;\r\nif ( V_3 <= 0 ) return ( V_3 ) ;\r\nV_61 = V_1 -> V_5 -> V_63 ;\r\nV_1 -> V_5 -> V_63 = 0 ;\r\nV_8 = ( V_3 - V_61 ) ;\r\nfor (; ; )\r\n{\r\nV_12 = F_17 ( V_1 , & ( V_2 [ V_61 ] ) , V_8 ) ;\r\nif ( V_12 <= 0 )\r\n{\r\nV_1 -> V_5 -> V_63 = V_61 ;\r\nreturn ( V_12 ) ;\r\n}\r\nif ( ( V_12 == ( int ) V_8 ) ||\r\n( V_1 -> V_64 & V_65 ) )\r\n{\r\nreturn ( V_61 + V_12 ) ;\r\n}\r\nV_8 -= V_12 ;\r\nV_61 += V_12 ;\r\n}\r\n}\r\nstatic int F_18 ( T_1 * V_1 , const unsigned char * V_2 , unsigned int V_3 )\r\n{\r\nint V_12 ;\r\nif ( ( V_1 -> V_5 -> V_66 > ( int ) V_3 ) ||\r\n( ( V_1 -> V_5 -> V_67 != V_2 ) &&\r\n! ( V_1 -> V_64 & V_68 ) ) )\r\n{\r\nF_4 ( V_69 , V_70 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nfor (; ; )\r\n{\r\nF_5 () ;\r\nif ( V_1 -> V_71 != NULL )\r\n{\r\nV_1 -> V_19 = V_72 ;\r\nV_12 = F_19 ( V_1 -> V_71 ,\r\n( char * ) & ( V_1 -> V_5 -> V_73 [ V_1 -> V_5 -> V_74 ] ) ,\r\n( unsigned int ) V_1 -> V_5 -> V_75 ) ;\r\n}\r\nelse\r\n{\r\nF_4 ( V_69 , V_76 ) ;\r\nV_12 = - 1 ;\r\n}\r\n#ifdef F_13\r\nif ( V_1 -> V_59 & 0x01 ) F_14 ( 1 ) ;\r\n#endif\r\nif ( V_12 == V_1 -> V_5 -> V_75 )\r\n{\r\nV_1 -> V_5 -> V_75 = 0 ;\r\nV_1 -> V_19 = V_20 ;\r\nreturn ( V_1 -> V_5 -> V_77 ) ;\r\n}\r\nelse if ( V_12 <= 0 )\r\nreturn ( V_12 ) ;\r\nV_1 -> V_5 -> V_74 += V_12 ;\r\nV_1 -> V_5 -> V_75 -= V_12 ;\r\n}\r\n}\r\nstatic int F_17 ( T_1 * V_1 , const unsigned char * V_2 , unsigned int V_3 )\r\n{\r\nunsigned int V_78 , V_79 , V_80 , V_11 , V_13 , V_81 ;\r\nregister unsigned char * V_82 ;\r\nV_80 = V_3 ;\r\nif ( V_1 -> V_5 -> V_75 != 0 ) return ( F_18 ( V_1 , V_2 , V_3 ) ) ;\r\nif ( V_1 -> V_5 -> V_39 )\r\nV_13 = 0 ;\r\nelse\r\nV_13 = F_7 ( V_1 -> V_83 ) ;\r\nif ( V_1 -> V_5 -> V_39 )\r\n{\r\nif ( V_3 > V_24 )\r\nV_3 = V_24 ;\r\nV_11 = 0 ;\r\nV_1 -> V_5 -> V_33 = 0 ;\r\n}\r\nelse\r\n{\r\nV_81 = F_10 ( V_1 -> V_43 ) ;\r\nV_78 = V_3 + V_13 ;\r\nif ( ( V_78 > V_84 ) &&\r\n( ! V_1 -> V_5 -> V_30 ) )\r\n{\r\nif ( V_78 > V_24 )\r\nV_78 = V_24 ;\r\nV_79 = V_78 - ( V_78 % V_81 ) ;\r\nV_3 = V_79 - V_13 ;\r\nV_1 -> V_5 -> V_33 = 0 ;\r\nV_11 = 0 ;\r\n}\r\nelse if ( ( V_81 <= 1 ) && ( ! V_1 -> V_5 -> V_30 ) )\r\n{\r\nV_1 -> V_5 -> V_33 = 0 ;\r\nV_11 = 0 ;\r\n}\r\nelse\r\n{\r\nV_11 = ( V_78 % V_81 ) ;\r\nV_11 = ( V_11 == 0 ) ? 0 : ( V_81 - V_11 ) ;\r\nif ( V_1 -> V_5 -> V_30 )\r\nV_1 -> V_5 -> V_33 = 1 ;\r\nelse\r\nV_1 -> V_5 -> V_33 = ( V_11 == 0 ) ? 0 : 1 ;\r\n}\r\n}\r\nV_1 -> V_5 -> V_85 = V_3 ;\r\nV_1 -> V_5 -> V_38 = V_11 ;\r\nV_1 -> V_5 -> V_40 = & ( V_1 -> V_5 -> V_86 [ 3 ] ) ;\r\nV_1 -> V_5 -> V_87 = & ( V_1 -> V_5 -> V_86 [ 3 + V_13 ] ) ;\r\nmemcpy ( V_1 -> V_5 -> V_87 , V_2 , V_3 ) ;\r\n#ifdef F_20\r\nif ( V_11 )\r\nmemset ( & ( V_1 -> V_5 -> V_87 [ V_3 ] ) , 0 , V_11 ) ;\r\n#endif\r\nif ( ! V_1 -> V_5 -> V_39 )\r\n{\r\nV_1 -> V_5 -> V_88 = V_3 + V_11 ;\r\nF_9 ( V_1 , V_1 -> V_5 -> V_40 , 1 ) ;\r\nV_1 -> V_5 -> V_85 += V_11 + V_13 ;\r\nF_8 ( V_1 , 1 ) ;\r\n}\r\nV_1 -> V_5 -> V_75 = V_1 -> V_5 -> V_85 ;\r\nif ( V_1 -> V_5 -> V_33 )\r\n{\r\nV_82 = V_1 -> V_5 -> V_40 ;\r\nV_82 -= 3 ;\r\nV_82 [ 0 ] = ( V_1 -> V_5 -> V_85 >> 8 ) & ( V_35 >> 8 ) ;\r\nif ( V_1 -> V_5 -> V_30 ) V_82 [ 0 ] |= V_36 ;\r\nV_82 [ 1 ] = V_1 -> V_5 -> V_85 & 0xff ;\r\nV_82 [ 2 ] = V_1 -> V_5 -> V_38 ;\r\nV_1 -> V_5 -> V_75 += 3 ;\r\n}\r\nelse\r\n{\r\nV_82 = V_1 -> V_5 -> V_40 ;\r\nV_82 -= 2 ;\r\nV_82 [ 0 ] = ( ( V_1 -> V_5 -> V_85 >> 8 ) & ( V_34 >> 8 ) ) | V_32 ;\r\nV_82 [ 1 ] = V_1 -> V_5 -> V_85 & 0xff ;\r\nV_1 -> V_5 -> V_75 += 2 ;\r\n}\r\nV_1 -> V_5 -> V_73 = V_82 ;\r\nF_11 ( V_1 -> V_5 -> V_89 ) ;\r\nV_1 -> V_5 -> V_66 = V_80 ;\r\nV_1 -> V_5 -> V_67 = V_2 ;\r\nV_1 -> V_5 -> V_77 = V_3 ;\r\nV_1 -> V_5 -> V_74 = 0 ;\r\nreturn ( F_18 ( V_1 , V_2 , V_80 ) ) ;\r\n}\r\nint F_21 ( T_1 * V_1 , unsigned long V_90 , int V_12 )\r\n{\r\nunsigned char * V_11 ;\r\nint V_78 ;\r\nif ( ( V_1 -> V_91 == 0 ) && ( V_12 >= 3 ) )\r\n{\r\nV_11 = ( unsigned char * ) V_1 -> V_92 -> V_93 ;\r\nif ( V_11 [ 0 ] == V_94 )\r\n{\r\nV_78 = ( V_11 [ 1 ] << 8 ) | V_11 [ 2 ] ;\r\nF_4 ( ( int ) V_90 , F_22 ( V_78 ) ) ;\r\n}\r\n}\r\nif ( V_12 < 0 )\r\n{\r\nreturn ( V_12 ) ;\r\n}\r\nelse\r\n{\r\nV_1 -> V_91 += V_12 ;\r\nreturn ( 0 ) ;\r\n}\r\n}\r\nint F_23 ( T_1 * V_1 )\r\n{\r\nint V_4 ;\r\nV_4 = F_15 ( V_1 , & V_1 -> V_92 -> V_93 [ V_1 -> V_95 ] , V_1 -> V_91 ) ;\r\nif ( V_4 == V_1 -> V_91 )\r\nreturn ( 1 ) ;\r\nif ( V_4 < 0 )\r\nreturn ( - 1 ) ;\r\nV_1 -> V_95 += V_4 ;\r\nV_1 -> V_91 -= V_4 ;\r\nreturn ( 0 ) ;\r\n}\r\nstatic int F_22 ( int V_8 )\r\n{\r\nint V_4 ;\r\nswitch ( V_8 )\r\n{\r\ncase V_96 :\r\nV_4 = V_97 ;\r\nbreak;\r\ncase V_98 :\r\nV_4 = V_99 ;\r\nbreak;\r\ncase V_100 :\r\nV_4 = V_101 ;\r\nbreak;\r\ncase V_102 :\r\nV_4 = V_103 ;\r\nbreak;\r\ndefault:\r\nV_4 = V_104 ;\r\nbreak;\r\n}\r\nreturn ( V_4 ) ;\r\n}
