0.6
2017.3
Oct  4 2017
20:11:37
C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.sim/sim_stf_output/behav/xsim/glbl.v,1579414033,verilog,,,,glbl,,,,,,,,
C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sim_stf_output/new/tb_stf_output.vhd,1579414033,vhdl,,,,tb_stf_output,,,,,,,,
C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1579414033,verilog,,,,blk_mem_gen_0,,,,,,,,
C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/stf_output.vhd,1579414033,vhdl,,,,stf_output,,,,,,,,
C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_core.vhd,1579414033,vhdl,,,,timing_core,,,,,,,,
C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_module.vhd,1579414033,vhdl,,,,timing_module,,,,,,,,
