<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RIOT OS: cpu/stm32/include/periph/wl/periph_cpu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<!-- <script type="text/javascript" src="jquery.js"></script> -->
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<!-- <link href="/pagefind/pagefind-ui.css" rel="stylesheet"> -->
<script src="/pagefind/pagefind-ui.js"></script>
<script>
  // Check whether the PagefindUI class is available
  if (typeof PagefindUI === 'undefined') {
    console.error('PagefindUI class is not available | Dev Build');
  } else {
    // // Remove the "searchstub" element and initialize the PagefindUI class
    // document.getElementById("#searchstub").remove();
    // Initialize the PagefindUI class with the element id "search"
    window.addEventListener('DOMContentLoaded', (event) => {
        new PagefindUI({ element: "#search", showSubResults: true });
    });
  }
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="global.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <script>
    // Print the data within the NAVTREE variable from the navtreedata.js file
    var navtree = NAVTREE;
    console.log(navtree);
  </script>
<div class="flex flex-row gap-4 w-screen font-sans text-lg max-h-screen overscroll-contain justify-items-stretch bg-neutral-900">
  <!--Sidebar-->
  <div data-pagefind-ignore="all" class="w-1/3 max-w-md flex-auto h-screen bg-neutral-800 ring-2 ring-neutral-700 shadow-neutral-800 shadow-2xl rounded-xl p-3 ml-1 my-2 mr-3 flex flex-col justify-around">
    <div id="top" class="justify-self-center content-center items-center place-content-center">
      <img alt="Logo" src="riot-logo.svg"/>
      <div id="projectbrief">
        The friendly Operating System for the Internet of Things
      </div>
    </div>
    <div id="search" class="place-content-center" class="overflow-y-scroll max-h-64 bg-slate-400 ring-2 ring-white text-white" >
      <h1>Searchbar via Pagefind</h1>
      <!-- <div id="searchstub" class="flex items-center border border-gray-300 rounded-lg p-2 shadow-sm">
        <input type="text" placeholder="Search is only available in Production Build ..." class="flex-grow p-2 outline-none">
      </div> -->
    </div>
    <div id="navtree">
      <script>
        // The navtree variable is always a pair of two elements (key, value)
        // The key is the name we should display and the value is the link to the page
        // Generate the navtree from the navtreedata.js file and put it under the navtree div
        var navtree = NAVTREE[0][2];
        var navtreeHTML = "<h1>Navigation based on Doxygen</h1> <ul>";
        for (var i = 0; i < navtree.length; i++) {
          navtreeHTML += "<li><a href='" + navtree[i][1] + "'>" + navtree[i][0] + "</a></li>";
          if (i == 5) {
            navtreeHTML += '<li><h3 class="ring-2 ring-white"> Random Insert for Demonstration </h3></li>';
          }
        }
        navtreeHTML += "</ul>";
        document.getElementById("navtree").innerHTML = navtreeHTML;
      </script>
    </div>
    <ul>
      <li class="footer">
        Generated on Tue Sep 24 2024 11:16:25 by 
          <a href="http://www.doxygen.org/index.html">
            Doxygen
          </a> 
        1.12.0
      </li>
    </ul>
  </div>
  <!--Main Content-->
  <div class="hidden">
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('stm32_2include_2periph_2wl_2periph__cpu_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">periph_cpu.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__stm32.html">STM32</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>STM32WL CPU specific definitions for internal peripheral handling.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>STM32WL CPU specific definitions for internal peripheral handling. </p>
<dl class="section author"><dt>Author</dt><dd>Akshai M <a href="#" onclick="location.href='mai'+'lto:'+'aks'+'ha'+'i.m'+'@f'+'u-b'+'er'+'lin'+'.d'+'e'; return false;">aksha<span class="obfuscator">.nosp@m.</span>i.m@<span class="obfuscator">.nosp@m.</span>fu-be<span class="obfuscator">.nosp@m.</span>rlin<span class="obfuscator">.nosp@m.</span>.de</a> </dd></dl>

<p class="definition">Definition in file <a class="el" href="stm32_2include_2periph_2wl_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>
</div>
<p><a href="stm32_2include_2periph_2wl_2periph__cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf5f25b0755f2fd27e21ec3055492b655" id="r_gaf5f25b0755f2fd27e21ec3055492b655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__wl__debug__subghz__radio.html#gaf5f25b0755f2fd27e21ec3055492b655">CPU_STM32WL_SUBGHZ_RF_BUSY</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a>, 12)</td></tr>
<tr class="separator:gaf5f25b0755f2fd27e21ec3055492b655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga566d6665a34c95bbc0e1af0a0d55aeda" id="r_ga566d6665a34c95bbc0e1af0a0d55aeda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__wl__debug__subghz__radio.html#ga566d6665a34c95bbc0e1af0a0d55aeda">CPU_STM32WL_SUBGHZ_RF_BUSY_AF</a>&#160;&#160;&#160;<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda4d0453c14e75bca3327ee60f9e3fb00f">GPIO_AF6</a></td></tr>
<tr class="separator:ga566d6665a34c95bbc0e1af0a0d55aeda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4532b2d844970845a7748dca90c31fd4" id="r_ga4532b2d844970845a7748dca90c31fd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__wl__debug__subghz__radio.html#ga4532b2d844970845a7748dca90c31fd4">CPU_STM32WL_SUBGHZ_DEBUG_RF_NRESET</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a>, 11)</td></tr>
<tr class="separator:ga4532b2d844970845a7748dca90c31fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06918fae76516d39cfd91d7cae1b1530" id="r_ga06918fae76516d39cfd91d7cae1b1530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__wl__debug__subghz__radio.html#ga06918fae76516d39cfd91d7cae1b1530">CPU_STM32WL_SUBGHZ_DEBUG_RF_NRESET_AF</a>&#160;&#160;&#160;<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdac990d86e2a6c957d4bf2d72772b55ec4">GPIO_AF13</a></td></tr>
<tr class="separator:ga06918fae76516d39cfd91d7cae1b1530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f35e3cf3a976db56a408448c079ff3" id="r_gad7f35e3cf3a976db56a408448c079ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__wl__debug__subghz__radio.html#gad7f35e3cf3a976db56a408448c079ff3">CPU_STM32WL_SUBGHZ_DEBUG_RF_SMPSRDY</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a>, 2)</td></tr>
<tr class="separator:gad7f35e3cf3a976db56a408448c079ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga595cf58bead9e2dc763f94a5eee9fd42" id="r_ga595cf58bead9e2dc763f94a5eee9fd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__wl__debug__subghz__radio.html#ga595cf58bead9e2dc763f94a5eee9fd42">CPU_STM32WL_SUBGHZ_DEBUG_RF_SMPSRDY_AF</a>&#160;&#160;&#160;<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdac990d86e2a6c957d4bf2d72772b55ec4">GPIO_AF13</a></td></tr>
<tr class="separator:ga595cf58bead9e2dc763f94a5eee9fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c347f6d3ca9e33571bf0bfc4be16a29" id="r_ga5c347f6d3ca9e33571bf0bfc4be16a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__wl__debug__subghz__radio.html#ga5c347f6d3ca9e33571bf0bfc4be16a29">CPU_STM32WL_SUBGHZ_DEBUG_RF_LDORDY</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a>, 4)</td></tr>
<tr class="separator:ga5c347f6d3ca9e33571bf0bfc4be16a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga568808710f221334a7b9d9df13c39399" id="r_ga568808710f221334a7b9d9df13c39399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__wl__debug__subghz__radio.html#ga568808710f221334a7b9d9df13c39399">CPU_STM32WL_SUBGHZ_DEBUG_RF_LDORDY_AF</a>&#160;&#160;&#160;<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdac990d86e2a6c957d4bf2d72772b55ec4">GPIO_AF13</a></td></tr>
<tr class="separator:ga568808710f221334a7b9d9df13c39399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24cb1e70f326db67b015a3f855a8dafc" id="r_ga24cb1e70f326db67b015a3f855a8dafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__wl__debug__subghz__radio.html#ga24cb1e70f326db67b015a3f855a8dafc">CPU_STM32WL_SUBGHZ_DEBUG_RF_HSE32RDY</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a>, 10)</td></tr>
<tr class="separator:ga24cb1e70f326db67b015a3f855a8dafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfd5110a23f735545abf21425e4dc8df" id="r_gabfd5110a23f735545abf21425e4dc8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__wl__debug__subghz__radio.html#gabfd5110a23f735545abf21425e4dc8df">CPU_STM32WL_SUBGHZ_DEBUG_RF_HSE32RDY_AF</a>&#160;&#160;&#160;<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdac990d86e2a6c957d4bf2d72772b55ec4">GPIO_AF13</a></td></tr>
<tr class="separator:gabfd5110a23f735545abf21425e4dc8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c66169d6a3040f311798ae50970d900" id="r_ga7c66169d6a3040f311798ae50970d900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__wl__config.html#ga7c66169d6a3040f311798ae50970d900">CONFIG_STM32_WLX5XX_SUBGHZ_DEBUG</a></td></tr>
<tr class="memdesc:ga7c66169d6a3040f311798ae50970d900"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set this to 1 to enable hardware debugging.  <br /></td></tr>
<tr class="separator:ga7c66169d6a3040f311798ae50970d900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae386c29fbc2ea6a041cad276f5516c6c" id="r_gae386c29fbc2ea6a041cad276f5516c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__wl__debug__subghz__spi.html#gae386c29fbc2ea6a041cad276f5516c6c">CPU_STM32WL_SUBGHZSPI_DEBUG_MOSIOUT</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a>, 7)</td></tr>
<tr class="separator:gae386c29fbc2ea6a041cad276f5516c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace887e00d1c227f5b148d6ad7e96b6a5" id="r_gace887e00d1c227f5b148d6ad7e96b6a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__wl__debug__subghz__spi.html#gace887e00d1c227f5b148d6ad7e96b6a5">CPU_STM32WL_SUBGHZSPI_DEBUG_MOSIOUT_AF</a>&#160;&#160;&#160;<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdac990d86e2a6c957d4bf2d72772b55ec4">GPIO_AF13</a></td></tr>
<tr class="separator:gace887e00d1c227f5b148d6ad7e96b6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac51e4ed81e31c54de7f5144d86801b02" id="r_gac51e4ed81e31c54de7f5144d86801b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__wl__debug__subghz__spi.html#gac51e4ed81e31c54de7f5144d86801b02">CPU_STM32WL_SUBGHZSPI_DEBUG_MISOOUT</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a>, 6)</td></tr>
<tr class="separator:gac51e4ed81e31c54de7f5144d86801b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac64c4cdee028ab2c1861e2ed4f53d296" id="r_gac64c4cdee028ab2c1861e2ed4f53d296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__wl__debug__subghz__spi.html#gac64c4cdee028ab2c1861e2ed4f53d296">CPU_STM32WL_SUBGHZSPI_DEBUG_MISOOUT_AF</a>&#160;&#160;&#160;<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdac990d86e2a6c957d4bf2d72772b55ec4">GPIO_AF13</a></td></tr>
<tr class="separator:gac64c4cdee028ab2c1861e2ed4f53d296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac62737ba90cead2de9f055e8c220e018" id="r_gac62737ba90cead2de9f055e8c220e018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__wl__debug__subghz__spi.html#gac62737ba90cead2de9f055e8c220e018">CPU_STM32WL_SUBGHZSPI_DEBUG_SCKOUT</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a>, 5)</td></tr>
<tr class="separator:gac62737ba90cead2de9f055e8c220e018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedcffe1612832f01451580c625fd98ee" id="r_gaedcffe1612832f01451580c625fd98ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__wl__debug__subghz__spi.html#gaedcffe1612832f01451580c625fd98ee">CPU_STM32WL_SUBGHZSPI_DEBUG_SCKOUT_AF</a>&#160;&#160;&#160;<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdac990d86e2a6c957d4bf2d72772b55ec4">GPIO_AF13</a></td></tr>
<tr class="separator:gaedcffe1612832f01451580c625fd98ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e201983c3277b7bd7c3656c66068a6" id="r_gab8e201983c3277b7bd7c3656c66068a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__wl__debug__subghz__spi.html#gab8e201983c3277b7bd7c3656c66068a6">CPU_STM32WL_SUBGHZSPI_DEBUG_NSSOUT</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a>, 4)</td></tr>
<tr class="separator:gab8e201983c3277b7bd7c3656c66068a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f023900c84eec6625675daccaed4aaf" id="r_ga9f023900c84eec6625675daccaed4aaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32__wl__debug__subghz__spi.html#ga9f023900c84eec6625675daccaed4aaf">CPU_STM32WL_SUBGHZSPI_DEBUG_NSSOUT_AF</a>&#160;&#160;&#160;<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdac990d86e2a6c957d4bf2d72772b55ec4">GPIO_AF13</a></td></tr>
<tr class="separator:ga9f023900c84eec6625675daccaed4aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->

    </div>
  </body>
</html>
