
RelayTesterRCT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f1c8  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000608  0800f3b0  0800f3b0  0001f3b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f9b8  0800f9b8  0002035c  2**0
                  CONTENTS
  4 .ARM          00000000  0800f9b8  0800f9b8  0002035c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800f9b8  0800f9b8  0002035c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f9b8  0800f9b8  0001f9b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f9bc  0800f9bc  0001f9bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000035c  20000000  0800f9c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001cbc  2000035c  0800fd1c  0002035c  2**2
                  ALLOC
 10 ._user_heap_stack 00003000  20002018  0800fd1c  00022018  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002035c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c38c  00000000  00000000  00020385  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000039d6  00000000  00000000  0003c711  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001530  00000000  00000000  000400e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013a0  00000000  00000000  00041618  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001e112  00000000  00000000  000429b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014b3e  00000000  00000000  00060aca  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a4587  00000000  00000000  00075608  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00119b8f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065b0  00000000  00000000  00119c0c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	2000035c 	.word	0x2000035c
 8000204:	00000000 	.word	0x00000000
 8000208:	0800f398 	.word	0x0800f398

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000360 	.word	0x20000360
 8000224:	0800f398 	.word	0x0800f398

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000376:	f1a4 0401 	sub.w	r4, r4, #1
 800037a:	d1e9      	bne.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2f>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b68:	bf24      	itt	cs
 8000b6a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b6e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b72:	d90d      	bls.n	8000b90 <__aeabi_d2f+0x30>
 8000b74:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b78:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b7c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b80:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b84:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b88:	bf08      	it	eq
 8000b8a:	f020 0001 	biceq.w	r0, r0, #1
 8000b8e:	4770      	bx	lr
 8000b90:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b94:	d121      	bne.n	8000bda <__aeabi_d2f+0x7a>
 8000b96:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b9a:	bfbc      	itt	lt
 8000b9c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ba0:	4770      	bxlt	lr
 8000ba2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ba6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000baa:	f1c2 0218 	rsb	r2, r2, #24
 8000bae:	f1c2 0c20 	rsb	ip, r2, #32
 8000bb2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bb6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bba:	bf18      	it	ne
 8000bbc:	f040 0001 	orrne.w	r0, r0, #1
 8000bc0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bcc:	ea40 000c 	orr.w	r0, r0, ip
 8000bd0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bd4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd8:	e7cc      	b.n	8000b74 <__aeabi_d2f+0x14>
 8000bda:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bde:	d107      	bne.n	8000bf0 <__aeabi_d2f+0x90>
 8000be0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000be4:	bf1e      	ittt	ne
 8000be6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bea:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bee:	4770      	bxne	lr
 8000bf0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bf4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop

08000c00 <__aeabi_frsub>:
 8000c00:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c04:	e002      	b.n	8000c0c <__addsf3>
 8000c06:	bf00      	nop

08000c08 <__aeabi_fsub>:
 8000c08:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c0c <__addsf3>:
 8000c0c:	0042      	lsls	r2, r0, #1
 8000c0e:	bf1f      	itttt	ne
 8000c10:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c14:	ea92 0f03 	teqne	r2, r3
 8000c18:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c1c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c20:	d06a      	beq.n	8000cf8 <__addsf3+0xec>
 8000c22:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c26:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c2a:	bfc1      	itttt	gt
 8000c2c:	18d2      	addgt	r2, r2, r3
 8000c2e:	4041      	eorgt	r1, r0
 8000c30:	4048      	eorgt	r0, r1
 8000c32:	4041      	eorgt	r1, r0
 8000c34:	bfb8      	it	lt
 8000c36:	425b      	neglt	r3, r3
 8000c38:	2b19      	cmp	r3, #25
 8000c3a:	bf88      	it	hi
 8000c3c:	4770      	bxhi	lr
 8000c3e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c42:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c46:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c4a:	bf18      	it	ne
 8000c4c:	4240      	negne	r0, r0
 8000c4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c52:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c56:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c5a:	bf18      	it	ne
 8000c5c:	4249      	negne	r1, r1
 8000c5e:	ea92 0f03 	teq	r2, r3
 8000c62:	d03f      	beq.n	8000ce4 <__addsf3+0xd8>
 8000c64:	f1a2 0201 	sub.w	r2, r2, #1
 8000c68:	fa41 fc03 	asr.w	ip, r1, r3
 8000c6c:	eb10 000c 	adds.w	r0, r0, ip
 8000c70:	f1c3 0320 	rsb	r3, r3, #32
 8000c74:	fa01 f103 	lsl.w	r1, r1, r3
 8000c78:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c7c:	d502      	bpl.n	8000c84 <__addsf3+0x78>
 8000c7e:	4249      	negs	r1, r1
 8000c80:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c84:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c88:	d313      	bcc.n	8000cb2 <__addsf3+0xa6>
 8000c8a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c8e:	d306      	bcc.n	8000c9e <__addsf3+0x92>
 8000c90:	0840      	lsrs	r0, r0, #1
 8000c92:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c96:	f102 0201 	add.w	r2, r2, #1
 8000c9a:	2afe      	cmp	r2, #254	; 0xfe
 8000c9c:	d251      	bcs.n	8000d42 <__addsf3+0x136>
 8000c9e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ca2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ca6:	bf08      	it	eq
 8000ca8:	f020 0001 	biceq.w	r0, r0, #1
 8000cac:	ea40 0003 	orr.w	r0, r0, r3
 8000cb0:	4770      	bx	lr
 8000cb2:	0049      	lsls	r1, r1, #1
 8000cb4:	eb40 0000 	adc.w	r0, r0, r0
 8000cb8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000cbc:	f1a2 0201 	sub.w	r2, r2, #1
 8000cc0:	d1ed      	bne.n	8000c9e <__addsf3+0x92>
 8000cc2:	fab0 fc80 	clz	ip, r0
 8000cc6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cca:	ebb2 020c 	subs.w	r2, r2, ip
 8000cce:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cd2:	bfaa      	itet	ge
 8000cd4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cd8:	4252      	neglt	r2, r2
 8000cda:	4318      	orrge	r0, r3
 8000cdc:	bfbc      	itt	lt
 8000cde:	40d0      	lsrlt	r0, r2
 8000ce0:	4318      	orrlt	r0, r3
 8000ce2:	4770      	bx	lr
 8000ce4:	f092 0f00 	teq	r2, #0
 8000ce8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000cec:	bf06      	itte	eq
 8000cee:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cf2:	3201      	addeq	r2, #1
 8000cf4:	3b01      	subne	r3, #1
 8000cf6:	e7b5      	b.n	8000c64 <__addsf3+0x58>
 8000cf8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cfc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d00:	bf18      	it	ne
 8000d02:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d06:	d021      	beq.n	8000d4c <__addsf3+0x140>
 8000d08:	ea92 0f03 	teq	r2, r3
 8000d0c:	d004      	beq.n	8000d18 <__addsf3+0x10c>
 8000d0e:	f092 0f00 	teq	r2, #0
 8000d12:	bf08      	it	eq
 8000d14:	4608      	moveq	r0, r1
 8000d16:	4770      	bx	lr
 8000d18:	ea90 0f01 	teq	r0, r1
 8000d1c:	bf1c      	itt	ne
 8000d1e:	2000      	movne	r0, #0
 8000d20:	4770      	bxne	lr
 8000d22:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d26:	d104      	bne.n	8000d32 <__addsf3+0x126>
 8000d28:	0040      	lsls	r0, r0, #1
 8000d2a:	bf28      	it	cs
 8000d2c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d30:	4770      	bx	lr
 8000d32:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d36:	bf3c      	itt	cc
 8000d38:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d3c:	4770      	bxcc	lr
 8000d3e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d42:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d46:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d4a:	4770      	bx	lr
 8000d4c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d50:	bf16      	itet	ne
 8000d52:	4608      	movne	r0, r1
 8000d54:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d58:	4601      	movne	r1, r0
 8000d5a:	0242      	lsls	r2, r0, #9
 8000d5c:	bf06      	itte	eq
 8000d5e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d62:	ea90 0f01 	teqeq	r0, r1
 8000d66:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d6a:	4770      	bx	lr

08000d6c <__aeabi_ui2f>:
 8000d6c:	f04f 0300 	mov.w	r3, #0
 8000d70:	e004      	b.n	8000d7c <__aeabi_i2f+0x8>
 8000d72:	bf00      	nop

08000d74 <__aeabi_i2f>:
 8000d74:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d78:	bf48      	it	mi
 8000d7a:	4240      	negmi	r0, r0
 8000d7c:	ea5f 0c00 	movs.w	ip, r0
 8000d80:	bf08      	it	eq
 8000d82:	4770      	bxeq	lr
 8000d84:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d88:	4601      	mov	r1, r0
 8000d8a:	f04f 0000 	mov.w	r0, #0
 8000d8e:	e01c      	b.n	8000dca <__aeabi_l2f+0x2a>

08000d90 <__aeabi_ul2f>:
 8000d90:	ea50 0201 	orrs.w	r2, r0, r1
 8000d94:	bf08      	it	eq
 8000d96:	4770      	bxeq	lr
 8000d98:	f04f 0300 	mov.w	r3, #0
 8000d9c:	e00a      	b.n	8000db4 <__aeabi_l2f+0x14>
 8000d9e:	bf00      	nop

08000da0 <__aeabi_l2f>:
 8000da0:	ea50 0201 	orrs.w	r2, r0, r1
 8000da4:	bf08      	it	eq
 8000da6:	4770      	bxeq	lr
 8000da8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000dac:	d502      	bpl.n	8000db4 <__aeabi_l2f+0x14>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	ea5f 0c01 	movs.w	ip, r1
 8000db8:	bf02      	ittt	eq
 8000dba:	4684      	moveq	ip, r0
 8000dbc:	4601      	moveq	r1, r0
 8000dbe:	2000      	moveq	r0, #0
 8000dc0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000dc4:	bf08      	it	eq
 8000dc6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000dca:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000dce:	fabc f28c 	clz	r2, ip
 8000dd2:	3a08      	subs	r2, #8
 8000dd4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dd8:	db10      	blt.n	8000dfc <__aeabi_l2f+0x5c>
 8000dda:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dde:	4463      	add	r3, ip
 8000de0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de4:	f1c2 0220 	rsb	r2, r2, #32
 8000de8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000dec:	fa20 f202 	lsr.w	r2, r0, r2
 8000df0:	eb43 0002 	adc.w	r0, r3, r2
 8000df4:	bf08      	it	eq
 8000df6:	f020 0001 	biceq.w	r0, r0, #1
 8000dfa:	4770      	bx	lr
 8000dfc:	f102 0220 	add.w	r2, r2, #32
 8000e00:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e04:	f1c2 0220 	rsb	r2, r2, #32
 8000e08:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e0c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e10:	eb43 0002 	adc.w	r0, r3, r2
 8000e14:	bf08      	it	eq
 8000e16:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e1a:	4770      	bx	lr

08000e1c <__aeabi_fmul>:
 8000e1c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e20:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e24:	bf1e      	ittt	ne
 8000e26:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2a:	ea92 0f0c 	teqne	r2, ip
 8000e2e:	ea93 0f0c 	teqne	r3, ip
 8000e32:	d06f      	beq.n	8000f14 <__aeabi_fmul+0xf8>
 8000e34:	441a      	add	r2, r3
 8000e36:	ea80 0c01 	eor.w	ip, r0, r1
 8000e3a:	0240      	lsls	r0, r0, #9
 8000e3c:	bf18      	it	ne
 8000e3e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e42:	d01e      	beq.n	8000e82 <__aeabi_fmul+0x66>
 8000e44:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e48:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e4c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e50:	fba0 3101 	umull	r3, r1, r0, r1
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e58:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e5c:	bf3e      	ittt	cc
 8000e5e:	0049      	lslcc	r1, r1, #1
 8000e60:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e64:	005b      	lslcc	r3, r3, #1
 8000e66:	ea40 0001 	orr.w	r0, r0, r1
 8000e6a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e6e:	2afd      	cmp	r2, #253	; 0xfd
 8000e70:	d81d      	bhi.n	8000eae <__aeabi_fmul+0x92>
 8000e72:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e76:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e7a:	bf08      	it	eq
 8000e7c:	f020 0001 	biceq.w	r0, r0, #1
 8000e80:	4770      	bx	lr
 8000e82:	f090 0f00 	teq	r0, #0
 8000e86:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e8a:	bf08      	it	eq
 8000e8c:	0249      	lsleq	r1, r1, #9
 8000e8e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e92:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e96:	3a7f      	subs	r2, #127	; 0x7f
 8000e98:	bfc2      	ittt	gt
 8000e9a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e9e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ea2:	4770      	bxgt	lr
 8000ea4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea8:	f04f 0300 	mov.w	r3, #0
 8000eac:	3a01      	subs	r2, #1
 8000eae:	dc5d      	bgt.n	8000f6c <__aeabi_fmul+0x150>
 8000eb0:	f112 0f19 	cmn.w	r2, #25
 8000eb4:	bfdc      	itt	le
 8000eb6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000eba:	4770      	bxle	lr
 8000ebc:	f1c2 0200 	rsb	r2, r2, #0
 8000ec0:	0041      	lsls	r1, r0, #1
 8000ec2:	fa21 f102 	lsr.w	r1, r1, r2
 8000ec6:	f1c2 0220 	rsb	r2, r2, #32
 8000eca:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ece:	ea5f 0031 	movs.w	r0, r1, rrx
 8000ed2:	f140 0000 	adc.w	r0, r0, #0
 8000ed6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000eda:	bf08      	it	eq
 8000edc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ee0:	4770      	bx	lr
 8000ee2:	f092 0f00 	teq	r2, #0
 8000ee6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000eea:	bf02      	ittt	eq
 8000eec:	0040      	lsleq	r0, r0, #1
 8000eee:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ef2:	3a01      	subeq	r2, #1
 8000ef4:	d0f9      	beq.n	8000eea <__aeabi_fmul+0xce>
 8000ef6:	ea40 000c 	orr.w	r0, r0, ip
 8000efa:	f093 0f00 	teq	r3, #0
 8000efe:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f02:	bf02      	ittt	eq
 8000f04:	0049      	lsleq	r1, r1, #1
 8000f06:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f0a:	3b01      	subeq	r3, #1
 8000f0c:	d0f9      	beq.n	8000f02 <__aeabi_fmul+0xe6>
 8000f0e:	ea41 010c 	orr.w	r1, r1, ip
 8000f12:	e78f      	b.n	8000e34 <__aeabi_fmul+0x18>
 8000f14:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f18:	ea92 0f0c 	teq	r2, ip
 8000f1c:	bf18      	it	ne
 8000f1e:	ea93 0f0c 	teqne	r3, ip
 8000f22:	d00a      	beq.n	8000f3a <__aeabi_fmul+0x11e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1d8      	bne.n	8000ee2 <__aeabi_fmul+0xc6>
 8000f30:	ea80 0001 	eor.w	r0, r0, r1
 8000f34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f38:	4770      	bx	lr
 8000f3a:	f090 0f00 	teq	r0, #0
 8000f3e:	bf17      	itett	ne
 8000f40:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f44:	4608      	moveq	r0, r1
 8000f46:	f091 0f00 	teqne	r1, #0
 8000f4a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f4e:	d014      	beq.n	8000f7a <__aeabi_fmul+0x15e>
 8000f50:	ea92 0f0c 	teq	r2, ip
 8000f54:	d101      	bne.n	8000f5a <__aeabi_fmul+0x13e>
 8000f56:	0242      	lsls	r2, r0, #9
 8000f58:	d10f      	bne.n	8000f7a <__aeabi_fmul+0x15e>
 8000f5a:	ea93 0f0c 	teq	r3, ip
 8000f5e:	d103      	bne.n	8000f68 <__aeabi_fmul+0x14c>
 8000f60:	024b      	lsls	r3, r1, #9
 8000f62:	bf18      	it	ne
 8000f64:	4608      	movne	r0, r1
 8000f66:	d108      	bne.n	8000f7a <__aeabi_fmul+0x15e>
 8000f68:	ea80 0001 	eor.w	r0, r0, r1
 8000f6c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f78:	4770      	bx	lr
 8000f7a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f7e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f82:	4770      	bx	lr

08000f84 <__aeabi_fdiv>:
 8000f84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f8c:	bf1e      	ittt	ne
 8000f8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f92:	ea92 0f0c 	teqne	r2, ip
 8000f96:	ea93 0f0c 	teqne	r3, ip
 8000f9a:	d069      	beq.n	8001070 <__aeabi_fdiv+0xec>
 8000f9c:	eba2 0203 	sub.w	r2, r2, r3
 8000fa0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fa4:	0249      	lsls	r1, r1, #9
 8000fa6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000faa:	d037      	beq.n	800101c <__aeabi_fdiv+0x98>
 8000fac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000fb0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000fb4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000fb8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000fbc:	428b      	cmp	r3, r1
 8000fbe:	bf38      	it	cc
 8000fc0:	005b      	lslcc	r3, r3, #1
 8000fc2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000fc6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000fca:	428b      	cmp	r3, r1
 8000fcc:	bf24      	itt	cs
 8000fce:	1a5b      	subcs	r3, r3, r1
 8000fd0:	ea40 000c 	orrcs.w	r0, r0, ip
 8000fd4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000fd8:	bf24      	itt	cs
 8000fda:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000fde:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000fe2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000fe6:	bf24      	itt	cs
 8000fe8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000fec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ff0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ff4:	bf24      	itt	cs
 8000ff6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ffa:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ffe:	011b      	lsls	r3, r3, #4
 8001000:	bf18      	it	ne
 8001002:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001006:	d1e0      	bne.n	8000fca <__aeabi_fdiv+0x46>
 8001008:	2afd      	cmp	r2, #253	; 0xfd
 800100a:	f63f af50 	bhi.w	8000eae <__aeabi_fmul+0x92>
 800100e:	428b      	cmp	r3, r1
 8001010:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001014:	bf08      	it	eq
 8001016:	f020 0001 	biceq.w	r0, r0, #1
 800101a:	4770      	bx	lr
 800101c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001020:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001024:	327f      	adds	r2, #127	; 0x7f
 8001026:	bfc2      	ittt	gt
 8001028:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800102c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001030:	4770      	bxgt	lr
 8001032:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001036:	f04f 0300 	mov.w	r3, #0
 800103a:	3a01      	subs	r2, #1
 800103c:	e737      	b.n	8000eae <__aeabi_fmul+0x92>
 800103e:	f092 0f00 	teq	r2, #0
 8001042:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001046:	bf02      	ittt	eq
 8001048:	0040      	lsleq	r0, r0, #1
 800104a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800104e:	3a01      	subeq	r2, #1
 8001050:	d0f9      	beq.n	8001046 <__aeabi_fdiv+0xc2>
 8001052:	ea40 000c 	orr.w	r0, r0, ip
 8001056:	f093 0f00 	teq	r3, #0
 800105a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800105e:	bf02      	ittt	eq
 8001060:	0049      	lsleq	r1, r1, #1
 8001062:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001066:	3b01      	subeq	r3, #1
 8001068:	d0f9      	beq.n	800105e <__aeabi_fdiv+0xda>
 800106a:	ea41 010c 	orr.w	r1, r1, ip
 800106e:	e795      	b.n	8000f9c <__aeabi_fdiv+0x18>
 8001070:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001074:	ea92 0f0c 	teq	r2, ip
 8001078:	d108      	bne.n	800108c <__aeabi_fdiv+0x108>
 800107a:	0242      	lsls	r2, r0, #9
 800107c:	f47f af7d 	bne.w	8000f7a <__aeabi_fmul+0x15e>
 8001080:	ea93 0f0c 	teq	r3, ip
 8001084:	f47f af70 	bne.w	8000f68 <__aeabi_fmul+0x14c>
 8001088:	4608      	mov	r0, r1
 800108a:	e776      	b.n	8000f7a <__aeabi_fmul+0x15e>
 800108c:	ea93 0f0c 	teq	r3, ip
 8001090:	d104      	bne.n	800109c <__aeabi_fdiv+0x118>
 8001092:	024b      	lsls	r3, r1, #9
 8001094:	f43f af4c 	beq.w	8000f30 <__aeabi_fmul+0x114>
 8001098:	4608      	mov	r0, r1
 800109a:	e76e      	b.n	8000f7a <__aeabi_fmul+0x15e>
 800109c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010a0:	bf18      	it	ne
 80010a2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010a6:	d1ca      	bne.n	800103e <__aeabi_fdiv+0xba>
 80010a8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010ac:	f47f af5c 	bne.w	8000f68 <__aeabi_fmul+0x14c>
 80010b0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010b4:	f47f af3c 	bne.w	8000f30 <__aeabi_fmul+0x114>
 80010b8:	e75f      	b.n	8000f7a <__aeabi_fmul+0x15e>
 80010ba:	bf00      	nop

080010bc <__gesf2>:
 80010bc:	f04f 3cff 	mov.w	ip, #4294967295
 80010c0:	e006      	b.n	80010d0 <__cmpsf2+0x4>
 80010c2:	bf00      	nop

080010c4 <__lesf2>:
 80010c4:	f04f 0c01 	mov.w	ip, #1
 80010c8:	e002      	b.n	80010d0 <__cmpsf2+0x4>
 80010ca:	bf00      	nop

080010cc <__cmpsf2>:
 80010cc:	f04f 0c01 	mov.w	ip, #1
 80010d0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80010d4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010dc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010e0:	bf18      	it	ne
 80010e2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80010e6:	d011      	beq.n	800110c <__cmpsf2+0x40>
 80010e8:	b001      	add	sp, #4
 80010ea:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80010ee:	bf18      	it	ne
 80010f0:	ea90 0f01 	teqne	r0, r1
 80010f4:	bf58      	it	pl
 80010f6:	ebb2 0003 	subspl.w	r0, r2, r3
 80010fa:	bf88      	it	hi
 80010fc:	17c8      	asrhi	r0, r1, #31
 80010fe:	bf38      	it	cc
 8001100:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001104:	bf18      	it	ne
 8001106:	f040 0001 	orrne.w	r0, r0, #1
 800110a:	4770      	bx	lr
 800110c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001110:	d102      	bne.n	8001118 <__cmpsf2+0x4c>
 8001112:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001116:	d105      	bne.n	8001124 <__cmpsf2+0x58>
 8001118:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800111c:	d1e4      	bne.n	80010e8 <__cmpsf2+0x1c>
 800111e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001122:	d0e1      	beq.n	80010e8 <__cmpsf2+0x1c>
 8001124:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop

0800112c <__aeabi_cfrcmple>:
 800112c:	4684      	mov	ip, r0
 800112e:	4608      	mov	r0, r1
 8001130:	4661      	mov	r1, ip
 8001132:	e7ff      	b.n	8001134 <__aeabi_cfcmpeq>

08001134 <__aeabi_cfcmpeq>:
 8001134:	b50f      	push	{r0, r1, r2, r3, lr}
 8001136:	f7ff ffc9 	bl	80010cc <__cmpsf2>
 800113a:	2800      	cmp	r0, #0
 800113c:	bf48      	it	mi
 800113e:	f110 0f00 	cmnmi.w	r0, #0
 8001142:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001144 <__aeabi_fcmpeq>:
 8001144:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001148:	f7ff fff4 	bl	8001134 <__aeabi_cfcmpeq>
 800114c:	bf0c      	ite	eq
 800114e:	2001      	moveq	r0, #1
 8001150:	2000      	movne	r0, #0
 8001152:	f85d fb08 	ldr.w	pc, [sp], #8
 8001156:	bf00      	nop

08001158 <__aeabi_fcmplt>:
 8001158:	f84d ed08 	str.w	lr, [sp, #-8]!
 800115c:	f7ff ffea 	bl	8001134 <__aeabi_cfcmpeq>
 8001160:	bf34      	ite	cc
 8001162:	2001      	movcc	r0, #1
 8001164:	2000      	movcs	r0, #0
 8001166:	f85d fb08 	ldr.w	pc, [sp], #8
 800116a:	bf00      	nop

0800116c <__aeabi_fcmple>:
 800116c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001170:	f7ff ffe0 	bl	8001134 <__aeabi_cfcmpeq>
 8001174:	bf94      	ite	ls
 8001176:	2001      	movls	r0, #1
 8001178:	2000      	movhi	r0, #0
 800117a:	f85d fb08 	ldr.w	pc, [sp], #8
 800117e:	bf00      	nop

08001180 <__aeabi_fcmpge>:
 8001180:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001184:	f7ff ffd2 	bl	800112c <__aeabi_cfrcmple>
 8001188:	bf94      	ite	ls
 800118a:	2001      	movls	r0, #1
 800118c:	2000      	movhi	r0, #0
 800118e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001192:	bf00      	nop

08001194 <__aeabi_fcmpgt>:
 8001194:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001198:	f7ff ffc8 	bl	800112c <__aeabi_cfrcmple>
 800119c:	bf34      	ite	cc
 800119e:	2001      	movcc	r0, #1
 80011a0:	2000      	movcs	r0, #0
 80011a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011a6:	bf00      	nop

080011a8 <__aeabi_f2uiz>:
 80011a8:	0042      	lsls	r2, r0, #1
 80011aa:	d20e      	bcs.n	80011ca <__aeabi_f2uiz+0x22>
 80011ac:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80011b0:	d30b      	bcc.n	80011ca <__aeabi_f2uiz+0x22>
 80011b2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80011b6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011ba:	d409      	bmi.n	80011d0 <__aeabi_f2uiz+0x28>
 80011bc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80011c0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80011c4:	fa23 f002 	lsr.w	r0, r3, r2
 80011c8:	4770      	bx	lr
 80011ca:	f04f 0000 	mov.w	r0, #0
 80011ce:	4770      	bx	lr
 80011d0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80011d4:	d101      	bne.n	80011da <__aeabi_f2uiz+0x32>
 80011d6:	0242      	lsls	r2, r0, #9
 80011d8:	d102      	bne.n	80011e0 <__aeabi_f2uiz+0x38>
 80011da:	f04f 30ff 	mov.w	r0, #4294967295
 80011de:	4770      	bx	lr
 80011e0:	f04f 0000 	mov.w	r0, #0
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop

080011e8 <OutByteToI2C1>:
#include <string.h>

extern I2C_HandleTypeDef hi2c1;
/*******************************************************************/
void OutByteToI2C1(uint8_t Adres, uint8_t outByte)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af02      	add	r7, sp, #8
 80011ee:	4603      	mov	r3, r0
 80011f0:	460a      	mov	r2, r1
 80011f2:	71fb      	strb	r3, [r7, #7]
 80011f4:	4613      	mov	r3, r2
 80011f6:	71bb      	strb	r3, [r7, #6]
	/*
	Sending 1 Byte of Data to devise with Adress on I2C bus I2C1	
	*/
	HAL_I2C_Master_Transmit(&hi2c1, Adres, &outByte, 1, 0x100);
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	b299      	uxth	r1, r3
 80011fc:	1dba      	adds	r2, r7, #6
 80011fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001202:	9300      	str	r3, [sp, #0]
 8001204:	2301      	movs	r3, #1
 8001206:	4803      	ldr	r0, [pc, #12]	; (8001214 <OutByteToI2C1+0x2c>)
 8001208:	f003 fd16 	bl	8004c38 <HAL_I2C_Master_Transmit>
   I2C_SendData(I2C1, outByte);
	
   while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED));
   I2C_GenerateSTOP(I2C1, ENABLE);
	*/
}
 800120c:	bf00      	nop
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	200005c0 	.word	0x200005c0

08001218 <LCDInit>:

void LCDInit(uint8_t LCDAdres)
{
 8001218:	b5b0      	push	{r4, r5, r7, lr}
 800121a:	b08a      	sub	sp, #40	; 0x28
 800121c:	af00      	add	r7, sp, #0
 800121e:	4603      	mov	r3, r0
 8001220:	71fb      	strb	r3, [r7, #7]
	/*
	Initialisating 4-bit mode and settings of LCD
	LCDAdres - variable with adress of LCD on I2C bus
	tacting on Input E of LCD - falling front
	*/
	HAL_Delay(50);
 8001222:	2032      	movs	r0, #50	; 0x32
 8001224:	f002 f9f8 	bl	8003618 <HAL_Delay>
	//uint16_t InitComands[14]= {0x3C,0x3C,0x3C,0x2C,0x2C,0x8C,0x0C,0xCC,0x0C,0x1C,0x0C,0x6C,0x0C,0x2C}; //for 8574 module
	uint16_t InitComands[14]= {0x13,0x13,0x13,0x12,0x12,0x18,0x10,0x1C,0x10,0x11,0x10,0x16,0x10,0x12};
 8001228:	4b21      	ldr	r3, [pc, #132]	; (80012b0 <LCDInit+0x98>)
 800122a:	f107 0408 	add.w	r4, r7, #8
 800122e:	461d      	mov	r5, r3
 8001230:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001232:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001234:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001238:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	for (uint16_t i=0;i<=11;i++)
 800123c:	2300      	movs	r3, #0
 800123e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001240:	e02b      	b.n	800129a <LCDInit+0x82>
	{
	OutByteToI2C1(LCDAdres,InitComands[i]);
 8001242:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800124a:	4413      	add	r3, r2
 800124c:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8001250:	b2da      	uxtb	r2, r3
 8001252:	79fb      	ldrb	r3, [r7, #7]
 8001254:	4611      	mov	r1, r2
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff ffc6 	bl	80011e8 <OutByteToI2C1>
	OutByteToI2C1(LCDAdres,0xEF&InitComands[i]);  // 1 takt impuls on input E of LCD
 800125c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800125e:	005b      	lsls	r3, r3, #1
 8001260:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001264:	4413      	add	r3, r2
 8001266:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 800126a:	b2db      	uxtb	r3, r3
 800126c:	f023 0310 	bic.w	r3, r3, #16
 8001270:	b2da      	uxtb	r2, r3
 8001272:	79fb      	ldrb	r3, [r7, #7]
 8001274:	4611      	mov	r1, r2
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff ffb6 	bl	80011e8 <OutByteToI2C1>
		
		if (i==0 ||  i==1 ||  i==9)
 800127c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800127e:	2b00      	cmp	r3, #0
 8001280:	d005      	beq.n	800128e <LCDInit+0x76>
 8001282:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001284:	2b01      	cmp	r3, #1
 8001286:	d002      	beq.n	800128e <LCDInit+0x76>
 8001288:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800128a:	2b09      	cmp	r3, #9
 800128c:	d102      	bne.n	8001294 <LCDInit+0x7c>
			{ 
				HAL_Delay(10);
 800128e:	200a      	movs	r0, #10
 8001290:	f002 f9c2 	bl	8003618 <HAL_Delay>
	for (uint16_t i=0;i<=11;i++)
 8001294:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001296:	3301      	adds	r3, #1
 8001298:	84fb      	strh	r3, [r7, #38]	; 0x26
 800129a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800129c:	2b0b      	cmp	r3, #11
 800129e:	d9d0      	bls.n	8001242 <LCDInit+0x2a>
			}
	} 
	HAL_Delay(20); 
 80012a0:	2014      	movs	r0, #20
 80012a2:	f002 f9b9 	bl	8003618 <HAL_Delay>
}
 80012a6:	bf00      	nop
 80012a8:	3728      	adds	r7, #40	; 0x28
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bdb0      	pop	{r4, r5, r7, pc}
 80012ae:	bf00      	nop
 80012b0:	0800f3b0 	.word	0x0800f3b0

080012b4 <SecString>:

void SecString(void){
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
	/*
	moving cursor to 2 string of LCD
	0x40 - adress LCD on i2C bus
	*/
	OutByteToI2C1(0x40,0x1A);
 80012b8:	211a      	movs	r1, #26
 80012ba:	2040      	movs	r0, #64	; 0x40
 80012bc:	f7ff ff94 	bl	80011e8 <OutByteToI2C1>
	OutByteToI2C1(0x40,0x0A);
 80012c0:	210a      	movs	r1, #10
 80012c2:	2040      	movs	r0, #64	; 0x40
 80012c4:	f7ff ff90 	bl	80011e8 <OutByteToI2C1>
	OutByteToI2C1(0x40,0x18);
 80012c8:	2118      	movs	r1, #24
 80012ca:	2040      	movs	r0, #64	; 0x40
 80012cc:	f7ff ff8c 	bl	80011e8 <OutByteToI2C1>
	OutByteToI2C1(0x40,0x08);
 80012d0:	2108      	movs	r1, #8
 80012d2:	2040      	movs	r0, #64	; 0x40
 80012d4:	f7ff ff88 	bl	80011e8 <OutByteToI2C1>
	HAL_Delay(5);
 80012d8:	2005      	movs	r0, #5
 80012da:	f002 f99d 	bl	8003618 <HAL_Delay>
}
 80012de:	bf00      	nop
 80012e0:	bd80      	pop	{r7, pc}

080012e2 <FirstString>:

void FirstString(void){
 80012e2:	b580      	push	{r7, lr}
 80012e4:	af00      	add	r7, sp, #0
	/*
	moving cursor to 2 string of LCD
	0x40 - adress LCD on i2C bus
	*/
	OutByteToI2C1(0x40,0x18);
 80012e6:	2118      	movs	r1, #24
 80012e8:	2040      	movs	r0, #64	; 0x40
 80012ea:	f7ff ff7d 	bl	80011e8 <OutByteToI2C1>
	OutByteToI2C1(0x40,0x08);
 80012ee:	2108      	movs	r1, #8
 80012f0:	2040      	movs	r0, #64	; 0x40
 80012f2:	f7ff ff79 	bl	80011e8 <OutByteToI2C1>
	OutByteToI2C1(0x40,0x10);
 80012f6:	2110      	movs	r1, #16
 80012f8:	2040      	movs	r0, #64	; 0x40
 80012fa:	f7ff ff75 	bl	80011e8 <OutByteToI2C1>
	OutByteToI2C1(0x40,0x00);
 80012fe:	2100      	movs	r1, #0
 8001300:	2040      	movs	r0, #64	; 0x40
 8001302:	f7ff ff71 	bl	80011e8 <OutByteToI2C1>
	HAL_Delay(5);
 8001306:	2005      	movs	r0, #5
 8001308:	f002 f986 	bl	8003618 <HAL_Delay>
}
 800130c:	bf00      	nop
 800130e:	bd80      	pop	{r7, pc}

08001310 <LCDPrint>:
				LCDPrint(str);
			  (part ofprogram like this will write 23 Hello World!)

	0x4E - adress LCD on i2C bus
	*/
	{
 8001310:	b590      	push	{r4, r7, lr}
 8001312:	b0cd      	sub	sp, #308	; 0x134
 8001314:	af00      	add	r7, sp, #0
 8001316:	1d3b      	adds	r3, r7, #4
 8001318:	6018      	str	r0, [r3, #0]
		uint16_t SymbolCode[95]={0x30,0x31,0x32,0x33,0x34,0x35,0x36,0x37,0x38,0x39,0x61,0x62,0x63,0x64,0x65,0x66,0x67,0x68,
 800131a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800131e:	22be      	movs	r2, #190	; 0xbe
 8001320:	2100      	movs	r1, #0
 8001322:	4618      	mov	r0, r3
 8001324:	f00a ffd5 	bl	800c2d2 <memset>
 8001328:	2330      	movs	r3, #48	; 0x30
 800132a:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 800132e:	2331      	movs	r3, #49	; 0x31
 8001330:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8001334:	2332      	movs	r3, #50	; 0x32
 8001336:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 800133a:	2333      	movs	r3, #51	; 0x33
 800133c:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 8001340:	2334      	movs	r3, #52	; 0x34
 8001342:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 8001346:	2335      	movs	r3, #53	; 0x35
 8001348:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 800134c:	2336      	movs	r3, #54	; 0x36
 800134e:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 8001352:	2337      	movs	r3, #55	; 0x37
 8001354:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 8001358:	2338      	movs	r3, #56	; 0x38
 800135a:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 800135e:	2339      	movs	r3, #57	; 0x39
 8001360:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8001364:	2361      	movs	r3, #97	; 0x61
 8001366:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 800136a:	2362      	movs	r3, #98	; 0x62
 800136c:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8001370:	2363      	movs	r3, #99	; 0x63
 8001372:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
 8001376:	2364      	movs	r3, #100	; 0x64
 8001378:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
 800137c:	2365      	movs	r3, #101	; 0x65
 800137e:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
 8001382:	2366      	movs	r3, #102	; 0x66
 8001384:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
 8001388:	2367      	movs	r3, #103	; 0x67
 800138a:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 800138e:	2368      	movs	r3, #104	; 0x68
 8001390:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8001394:	2369      	movs	r3, #105	; 0x69
 8001396:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
 800139a:	236a      	movs	r3, #106	; 0x6a
 800139c:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 80013a0:	236b      	movs	r3, #107	; 0x6b
 80013a2:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
 80013a6:	236c      	movs	r3, #108	; 0x6c
 80013a8:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
 80013ac:	236d      	movs	r3, #109	; 0x6d
 80013ae:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 80013b2:	236e      	movs	r3, #110	; 0x6e
 80013b4:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
 80013b8:	236f      	movs	r3, #111	; 0x6f
 80013ba:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 80013be:	2370      	movs	r3, #112	; 0x70
 80013c0:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
 80013c4:	2371      	movs	r3, #113	; 0x71
 80013c6:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 80013ca:	2372      	movs	r3, #114	; 0x72
 80013cc:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
 80013d0:	2373      	movs	r3, #115	; 0x73
 80013d2:	f8a7 30a0 	strh.w	r3, [r7, #160]	; 0xa0
 80013d6:	2374      	movs	r3, #116	; 0x74
 80013d8:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
 80013dc:	2375      	movs	r3, #117	; 0x75
 80013de:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
 80013e2:	2376      	movs	r3, #118	; 0x76
 80013e4:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
 80013e8:	2377      	movs	r3, #119	; 0x77
 80013ea:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 80013ee:	2378      	movs	r3, #120	; 0x78
 80013f0:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 80013f4:	2379      	movs	r3, #121	; 0x79
 80013f6:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
 80013fa:	237a      	movs	r3, #122	; 0x7a
 80013fc:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
 8001400:	2341      	movs	r3, #65	; 0x41
 8001402:	f8a7 30b0 	strh.w	r3, [r7, #176]	; 0xb0
 8001406:	2342      	movs	r3, #66	; 0x42
 8001408:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
 800140c:	2343      	movs	r3, #67	; 0x43
 800140e:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 8001412:	2344      	movs	r3, #68	; 0x44
 8001414:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
 8001418:	2345      	movs	r3, #69	; 0x45
 800141a:	f8a7 30b8 	strh.w	r3, [r7, #184]	; 0xb8
 800141e:	2346      	movs	r3, #70	; 0x46
 8001420:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba
 8001424:	2347      	movs	r3, #71	; 0x47
 8001426:	f8a7 30bc 	strh.w	r3, [r7, #188]	; 0xbc
 800142a:	2348      	movs	r3, #72	; 0x48
 800142c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
 8001430:	2349      	movs	r3, #73	; 0x49
 8001432:	f8a7 30c0 	strh.w	r3, [r7, #192]	; 0xc0
 8001436:	234a      	movs	r3, #74	; 0x4a
 8001438:	f8a7 30c2 	strh.w	r3, [r7, #194]	; 0xc2
 800143c:	234b      	movs	r3, #75	; 0x4b
 800143e:	f8a7 30c4 	strh.w	r3, [r7, #196]	; 0xc4
 8001442:	234c      	movs	r3, #76	; 0x4c
 8001444:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
 8001448:	234d      	movs	r3, #77	; 0x4d
 800144a:	f8a7 30c8 	strh.w	r3, [r7, #200]	; 0xc8
 800144e:	234e      	movs	r3, #78	; 0x4e
 8001450:	f8a7 30ca 	strh.w	r3, [r7, #202]	; 0xca
 8001454:	234f      	movs	r3, #79	; 0x4f
 8001456:	f8a7 30cc 	strh.w	r3, [r7, #204]	; 0xcc
 800145a:	2350      	movs	r3, #80	; 0x50
 800145c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
 8001460:	2351      	movs	r3, #81	; 0x51
 8001462:	f8a7 30d0 	strh.w	r3, [r7, #208]	; 0xd0
 8001466:	2352      	movs	r3, #82	; 0x52
 8001468:	f8a7 30d2 	strh.w	r3, [r7, #210]	; 0xd2
 800146c:	2353      	movs	r3, #83	; 0x53
 800146e:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4
 8001472:	2354      	movs	r3, #84	; 0x54
 8001474:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
 8001478:	2355      	movs	r3, #85	; 0x55
 800147a:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8
 800147e:	2356      	movs	r3, #86	; 0x56
 8001480:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
 8001484:	2357      	movs	r3, #87	; 0x57
 8001486:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
 800148a:	2358      	movs	r3, #88	; 0x58
 800148c:	f8a7 30de 	strh.w	r3, [r7, #222]	; 0xde
 8001490:	2359      	movs	r3, #89	; 0x59
 8001492:	f8a7 30e0 	strh.w	r3, [r7, #224]	; 0xe0
 8001496:	235a      	movs	r3, #90	; 0x5a
 8001498:	f8a7 30e2 	strh.w	r3, [r7, #226]	; 0xe2
 800149c:	2321      	movs	r3, #33	; 0x21
 800149e:	f8a7 30e4 	strh.w	r3, [r7, #228]	; 0xe4
 80014a2:	2323      	movs	r3, #35	; 0x23
 80014a4:	f8a7 30e6 	strh.w	r3, [r7, #230]	; 0xe6
 80014a8:	2324      	movs	r3, #36	; 0x24
 80014aa:	f8a7 30e8 	strh.w	r3, [r7, #232]	; 0xe8
 80014ae:	2325      	movs	r3, #37	; 0x25
 80014b0:	f8a7 30ea 	strh.w	r3, [r7, #234]	; 0xea
 80014b4:	2326      	movs	r3, #38	; 0x26
 80014b6:	f8a7 30ec 	strh.w	r3, [r7, #236]	; 0xec
 80014ba:	2327      	movs	r3, #39	; 0x27
 80014bc:	f8a7 30ee 	strh.w	r3, [r7, #238]	; 0xee
 80014c0:	2328      	movs	r3, #40	; 0x28
 80014c2:	f8a7 30f0 	strh.w	r3, [r7, #240]	; 0xf0
 80014c6:	2329      	movs	r3, #41	; 0x29
 80014c8:	f8a7 30f2 	strh.w	r3, [r7, #242]	; 0xf2
 80014cc:	232a      	movs	r3, #42	; 0x2a
 80014ce:	f8a7 30f4 	strh.w	r3, [r7, #244]	; 0xf4
 80014d2:	232b      	movs	r3, #43	; 0x2b
 80014d4:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6
 80014d8:	232c      	movs	r3, #44	; 0x2c
 80014da:	f8a7 30f8 	strh.w	r3, [r7, #248]	; 0xf8
 80014de:	232d      	movs	r3, #45	; 0x2d
 80014e0:	f8a7 30fa 	strh.w	r3, [r7, #250]	; 0xfa
 80014e4:	232e      	movs	r3, #46	; 0x2e
 80014e6:	f8a7 30fc 	strh.w	r3, [r7, #252]	; 0xfc
 80014ea:	232f      	movs	r3, #47	; 0x2f
 80014ec:	f8a7 30fe 	strh.w	r3, [r7, #254]	; 0xfe
 80014f0:	233a      	movs	r3, #58	; 0x3a
 80014f2:	f8a7 3100 	strh.w	r3, [r7, #256]	; 0x100
 80014f6:	233b      	movs	r3, #59	; 0x3b
 80014f8:	f8a7 3102 	strh.w	r3, [r7, #258]	; 0x102
 80014fc:	233c      	movs	r3, #60	; 0x3c
 80014fe:	f8a7 3104 	strh.w	r3, [r7, #260]	; 0x104
 8001502:	233d      	movs	r3, #61	; 0x3d
 8001504:	f8a7 3106 	strh.w	r3, [r7, #262]	; 0x106
 8001508:	233e      	movs	r3, #62	; 0x3e
 800150a:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
 800150e:	233f      	movs	r3, #63	; 0x3f
 8001510:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
 8001514:	2340      	movs	r3, #64	; 0x40
 8001516:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
 800151a:	235b      	movs	r3, #91	; 0x5b
 800151c:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
 8001520:	235d      	movs	r3, #93	; 0x5d
 8001522:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
 8001526:	235e      	movs	r3, #94	; 0x5e
 8001528:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
 800152c:	235f      	movs	r3, #95	; 0x5f
 800152e:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
 8001532:	236b      	movs	r3, #107	; 0x6b
 8001534:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116
 8001538:	236c      	movs	r3, #108	; 0x6c
 800153a:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
 800153e:	236d      	movs	r3, #109	; 0x6d
 8001540:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
 8001544:	23df      	movs	r3, #223	; 0xdf
 8001546:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
		0x69,0x6A,0x6B,0x6C,0x6D,0x6E,0x6F,0x70,0x71,0x72,0x73,0x74,0x75,0x76,0x77,0x78,0x79,0x7A,0x41,0x42,0x43,0x44,0x45,
		0x46,0x47,0x48,0x49,0x4A,0x4B,0x4C,0x4D,0x4E,0x4F,0x50,0x51,0x52,0x53,0x54,0x55,0x56,0x57,0x58,0x59,0x5A,0x21,0x23,
		0x24,0x25,0x26,0x27,0x28,0x29,0x2A,0x2B,0x2C,0x2D,0x2E,0x2F,0x3A,0x3B,0x3C,0x3D,0x3E,0x3F,0x40,0x5B,0x5D,0x5E,0x5F,
		0x6B,0x6C,0x6D,0xDF};
		
		char Symbol[95]={"0123456789abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ!#$%&'()*+,-./:;<=>?@[]^_{|}"};
 800154a:	f107 0408 	add.w	r4, r7, #8
 800154e:	4b46      	ldr	r3, [pc, #280]	; (8001668 <LCDPrint+0x358>)
 8001550:	4620      	mov	r0, r4
 8001552:	4619      	mov	r1, r3
 8001554:	235c      	movs	r3, #92	; 0x5c
 8001556:	461a      	mov	r2, r3
 8001558:	f00a feb0 	bl	800c2bc <memcpy>
 800155c:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 8001560:	2100      	movs	r1, #0
 8001562:	460a      	mov	r2, r1
 8001564:	801a      	strh	r2, [r3, #0]
 8001566:	460a      	mov	r2, r1
 8001568:	709a      	strb	r2, [r3, #2]
		
		uint8_t letrnum=strlen(s);
 800156a:	1d3b      	adds	r3, r7, #4
 800156c:	6818      	ldr	r0, [r3, #0]
 800156e:	f7fe fe5b 	bl	8000228 <strlen>
 8001572:	4603      	mov	r3, r0
 8001574:	f887 3129 	strb.w	r3, [r7, #297]	; 0x129
		uint16_t Letter;
		
		for(uint16_t i=0;i<letrnum;i++)
 8001578:	2300      	movs	r3, #0
 800157a:	f8a7 312c 	strh.w	r3, [r7, #300]	; 0x12c
 800157e:	e067      	b.n	8001650 <LCDPrint+0x340>
		{
			if (s[i]==' ')
 8001580:	f8b7 312c 	ldrh.w	r3, [r7, #300]	; 0x12c
 8001584:	1d3a      	adds	r2, r7, #4
 8001586:	6812      	ldr	r2, [r2, #0]
 8001588:	4413      	add	r3, r2
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	2b20      	cmp	r3, #32
 800158e:	d102      	bne.n	8001596 <LCDPrint+0x286>
				{
				Letter = 0x20; //can be 0x80 fo another LCD controller
 8001590:	2320      	movs	r3, #32
 8001592:	f8a7 312e 	strh.w	r3, [r7, #302]	; 0x12e
				}
			for (uint16_t p=0;p<80;p++)
 8001596:	2300      	movs	r3, #0
 8001598:	f8a7 312a 	strh.w	r3, [r7, #298]	; 0x12a
 800159c:	e01b      	b.n	80015d6 <LCDPrint+0x2c6>
				{
					if (s[i]==Symbol[p])
 800159e:	f8b7 312c 	ldrh.w	r3, [r7, #300]	; 0x12c
 80015a2:	1d3a      	adds	r2, r7, #4
 80015a4:	6812      	ldr	r2, [r2, #0]
 80015a6:	4413      	add	r3, r2
 80015a8:	781a      	ldrb	r2, [r3, #0]
 80015aa:	f8b7 312a 	ldrh.w	r3, [r7, #298]	; 0x12a
 80015ae:	f107 0108 	add.w	r1, r7, #8
 80015b2:	5ccb      	ldrb	r3, [r1, r3]
 80015b4:	429a      	cmp	r2, r3
 80015b6:	d109      	bne.n	80015cc <LCDPrint+0x2bc>
					{
					Letter = SymbolCode[p];
 80015b8:	f8b7 312a 	ldrh.w	r3, [r7, #298]	; 0x12a
 80015bc:	005b      	lsls	r3, r3, #1
 80015be:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80015c2:	4413      	add	r3, r2
 80015c4:	f833 3cc8 	ldrh.w	r3, [r3, #-200]
 80015c8:	f8a7 312e 	strh.w	r3, [r7, #302]	; 0x12e
			for (uint16_t p=0;p<80;p++)
 80015cc:	f8b7 312a 	ldrh.w	r3, [r7, #298]	; 0x12a
 80015d0:	3301      	adds	r3, #1
 80015d2:	f8a7 312a 	strh.w	r3, [r7, #298]	; 0x12a
 80015d6:	f8b7 312a 	ldrh.w	r3, [r7, #298]	; 0x12a
 80015da:	2b4f      	cmp	r3, #79	; 0x4f
 80015dc:	d9df      	bls.n	800159e <LCDPrint+0x28e>
					}
				}
			
			OutByteToI2C1(0x40,(Letter>>4)|0x50);
 80015de:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 80015e2:	091b      	lsrs	r3, r3, #4
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	4619      	mov	r1, r3
 80015f0:	2040      	movs	r0, #64	; 0x40
 80015f2:	f7ff fdf9 	bl	80011e8 <OutByteToI2C1>
			OutByteToI2C1(0x40,(Letter>>4)|0x40);
 80015f6:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 80015fa:	091b      	lsrs	r3, r3, #4
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001604:	b2db      	uxtb	r3, r3
 8001606:	4619      	mov	r1, r3
 8001608:	2040      	movs	r0, #64	; 0x40
 800160a:	f7ff fded 	bl	80011e8 <OutByteToI2C1>
			OutByteToI2C1(0x40,(Letter & 0x0F)|0x50);
 800160e:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 8001612:	b25b      	sxtb	r3, r3
 8001614:	f003 030f 	and.w	r3, r3, #15
 8001618:	b25b      	sxtb	r3, r3
 800161a:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800161e:	b25b      	sxtb	r3, r3
 8001620:	b2db      	uxtb	r3, r3
 8001622:	4619      	mov	r1, r3
 8001624:	2040      	movs	r0, #64	; 0x40
 8001626:	f7ff fddf 	bl	80011e8 <OutByteToI2C1>
			OutByteToI2C1(0x40,(Letter & 0x0F)|0x40);
 800162a:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 800162e:	b25b      	sxtb	r3, r3
 8001630:	f003 030f 	and.w	r3, r3, #15
 8001634:	b25b      	sxtb	r3, r3
 8001636:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800163a:	b25b      	sxtb	r3, r3
 800163c:	b2db      	uxtb	r3, r3
 800163e:	4619      	mov	r1, r3
 8001640:	2040      	movs	r0, #64	; 0x40
 8001642:	f7ff fdd1 	bl	80011e8 <OutByteToI2C1>
		for(uint16_t i=0;i<letrnum;i++)
 8001646:	f8b7 312c 	ldrh.w	r3, [r7, #300]	; 0x12c
 800164a:	3301      	adds	r3, #1
 800164c:	f8a7 312c 	strh.w	r3, [r7, #300]	; 0x12c
 8001650:	f897 3129 	ldrb.w	r3, [r7, #297]	; 0x129
 8001654:	b29b      	uxth	r3, r3
 8001656:	f8b7 212c 	ldrh.w	r2, [r7, #300]	; 0x12c
 800165a:	429a      	cmp	r2, r3
 800165c:	d390      	bcc.n	8001580 <LCDPrint+0x270>
		}
	}	
 800165e:	bf00      	nop
 8001660:	f507 779a 	add.w	r7, r7, #308	; 0x134
 8001664:	46bd      	mov	sp, r7
 8001666:	bd90      	pop	{r4, r7, pc}
 8001668:	0800f3cc 	.word	0x0800f3cc

0800166c <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800166c:	b490      	push	{r4, r7}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
	for(int i=0;i<=3;i++)
 8001674:	2300      	movs	r3, #0
 8001676:	60fb      	str	r3, [r7, #12]
 8001678:	e011      	b.n	800169e <HAL_ADC_ConvCpltCallback+0x32>
		{
		adc[i][sempIndex]=adcbuffer[i];
 800167a:	4b15      	ldr	r3, [pc, #84]	; (80016d0 <HAL_ADC_ConvCpltCallback+0x64>)
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	461c      	mov	r4, r3
 8001680:	4a14      	ldr	r2, [pc, #80]	; (80016d4 <HAL_ADC_ConvCpltCallback+0x68>)
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001688:	4913      	ldr	r1, [pc, #76]	; (80016d8 <HAL_ADC_ConvCpltCallback+0x6c>)
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	2065      	movs	r0, #101	; 0x65
 800168e:	fb00 f303 	mul.w	r3, r0, r3
 8001692:	4423      	add	r3, r4
 8001694:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i=0;i<=3;i++)
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	3301      	adds	r3, #1
 800169c:	60fb      	str	r3, [r7, #12]
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	2b03      	cmp	r3, #3
 80016a2:	ddea      	ble.n	800167a <HAL_ADC_ConvCpltCallback+0xe>
		}
	sempIndex++;
 80016a4:	4b0a      	ldr	r3, [pc, #40]	; (80016d0 <HAL_ADC_ConvCpltCallback+0x64>)
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	3301      	adds	r3, #1
 80016aa:	b2da      	uxtb	r2, r3
 80016ac:	4b08      	ldr	r3, [pc, #32]	; (80016d0 <HAL_ADC_ConvCpltCallback+0x64>)
 80016ae:	701a      	strb	r2, [r3, #0]
  if (sempIndex==100)
 80016b0:	4b07      	ldr	r3, [pc, #28]	; (80016d0 <HAL_ADC_ConvCpltCallback+0x64>)
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	2b64      	cmp	r3, #100	; 0x64
 80016b6:	d106      	bne.n	80016c6 <HAL_ADC_ConvCpltCallback+0x5a>
	 {
		adcTemperature=adcbuffer[4];
 80016b8:	4b06      	ldr	r3, [pc, #24]	; (80016d4 <HAL_ADC_ConvCpltCallback+0x68>)
 80016ba:	691b      	ldr	r3, [r3, #16]
 80016bc:	4a07      	ldr	r2, [pc, #28]	; (80016dc <HAL_ADC_ConvCpltCallback+0x70>)
 80016be:	6013      	str	r3, [r2, #0]
		sempIndex=0;
 80016c0:	4b03      	ldr	r3, [pc, #12]	; (80016d0 <HAL_ADC_ConvCpltCallback+0x64>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	701a      	strb	r2, [r3, #0]
	 }
}
 80016c6:	bf00      	nop
 80016c8:	3710      	adds	r7, #16
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bc90      	pop	{r4, r7}
 80016ce:	4770      	bx	lr
 80016d0:	20000388 	.word	0x20000388
 80016d4:	20000fe4 	.word	0x20000fe4
 80016d8:	200006ec 	.word	0x200006ec
 80016dc:	200006e8 	.word	0x200006e8

080016e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016e0:	b5b0      	push	{r4, r5, r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016e6:	f001 ff35 	bl	8003554 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016ea:	f000 fcd5 	bl	8002098 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	__HAL_RCC_I2C1_CLK_ENABLE();
 80016ee:	4bab      	ldr	r3, [pc, #684]	; (800199c <main+0x2bc>)
 80016f0:	69db      	ldr	r3, [r3, #28]
 80016f2:	4aaa      	ldr	r2, [pc, #680]	; (800199c <main+0x2bc>)
 80016f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016f8:	61d3      	str	r3, [r2, #28]
 80016fa:	4ba8      	ldr	r3, [pc, #672]	; (800199c <main+0x2bc>)
 80016fc:	69db      	ldr	r3, [r3, #28]
 80016fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001702:	607b      	str	r3, [r7, #4]
 8001704:	687b      	ldr	r3, [r7, #4]
	HAL_Delay(100);
 8001706:	2064      	movs	r0, #100	; 0x64
 8001708:	f001 ff86 	bl	8003618 <HAL_Delay>
	__HAL_RCC_I2C1_FORCE_RESET();
 800170c:	4ba3      	ldr	r3, [pc, #652]	; (800199c <main+0x2bc>)
 800170e:	691b      	ldr	r3, [r3, #16]
 8001710:	4aa2      	ldr	r2, [pc, #648]	; (800199c <main+0x2bc>)
 8001712:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001716:	6113      	str	r3, [r2, #16]
	HAL_Delay(100);
 8001718:	2064      	movs	r0, #100	; 0x64
 800171a:	f001 ff7d 	bl	8003618 <HAL_Delay>
	__HAL_RCC_I2C1_RELEASE_RESET();
 800171e:	4b9f      	ldr	r3, [pc, #636]	; (800199c <main+0x2bc>)
 8001720:	691b      	ldr	r3, [r3, #16]
 8001722:	4a9e      	ldr	r2, [pc, #632]	; (800199c <main+0x2bc>)
 8001724:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001728:	6113      	str	r3, [r2, #16]
	HAL_Delay(100);
 800172a:	2064      	movs	r0, #100	; 0x64
 800172c:	f001 ff74 	bl	8003618 <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001730:	f000 ff1e 	bl	8002570 <MX_GPIO_Init>
  MX_DMA_Init();
 8001734:	f000 fefe 	bl	8002534 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 8001738:	f00a f8f8 	bl	800b92c <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 800173c:	f000 fe36 	bl	80023ac <MX_TIM3_Init>
  MX_I2C1_Init();
 8001740:	f000 fd82 	bl	8002248 <MX_I2C1_Init>
  MX_TIM6_Init();
 8001744:	f000 fe8c 	bl	8002460 <MX_TIM6_Init>
  MX_ADC1_Init();
 8001748:	f000 fd06 	bl	8002158 <MX_ADC1_Init>
  MX_TIM1_Init();
 800174c:	f000 fdaa 	bl	80022a4 <MX_TIM1_Init>
  MX_TIM7_Init();
 8001750:	f000 febc 	bl	80024cc <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 8001754:	2104      	movs	r1, #4
 8001756:	4892      	ldr	r0, [pc, #584]	; (80019a0 <main+0x2c0>)
 8001758:	f005 ff0e 	bl	8007578 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,32);
 800175c:	4b90      	ldr	r3, [pc, #576]	; (80019a0 <main+0x2c0>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2220      	movs	r2, #32
 8001762:	639a      	str	r2, [r3, #56]	; 0x38
	
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_3);
 8001764:	2108      	movs	r1, #8
 8001766:	488f      	ldr	r0, [pc, #572]	; (80019a4 <main+0x2c4>)
 8001768:	f005 ff06 	bl	8007578 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,0);  //350 - 13,5V if Power sourse 15V
 800176c:	4b8d      	ldr	r3, [pc, #564]	; (80019a4 <main+0x2c4>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2200      	movs	r2, #0
 8001772:	63da      	str	r2, [r3, #60]	; 0x3c
 	
	HAL_TIM_Base_Start(&htim6);
 8001774:	488c      	ldr	r0, [pc, #560]	; (80019a8 <main+0x2c8>)
 8001776:	f005 fdf7 	bl	8007368 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim6);
 800177a:	488b      	ldr	r0, [pc, #556]	; (80019a8 <main+0x2c8>)
 800177c:	f005 fe4c 	bl	8007418 <HAL_TIM_Base_Start_IT>
	
	LCDInit(0x40);
 8001780:	2040      	movs	r0, #64	; 0x40
 8001782:	f7ff fd49 	bl	8001218 <LCDInit>
	HAL_Delay(100);
 8001786:	2064      	movs	r0, #100	; 0x64
 8001788:	f001 ff46 	bl	8003618 <HAL_Delay>
	
	LCDPrint("  Relay Tester  ");
 800178c:	4887      	ldr	r0, [pc, #540]	; (80019ac <main+0x2cc>)
 800178e:	f7ff fdbf 	bl	8001310 <LCDPrint>
	SecString();
 8001792:	f7ff fd8f 	bl	80012b4 <SecString>
	LCDPrint("    Rev: 2.0    ");
 8001796:	4886      	ldr	r0, [pc, #536]	; (80019b0 <main+0x2d0>)
 8001798:	f7ff fdba 	bl	8001310 <LCDPrint>
	HAL_Delay(1500);
 800179c:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80017a0:	f001 ff3a 	bl	8003618 <HAL_Delay>
	FirstString();
 80017a4:	f7ff fd9d 	bl	80012e2 <FirstString>
	LCDPrint("  Designed by:  ");
 80017a8:	4882      	ldr	r0, [pc, #520]	; (80019b4 <main+0x2d4>)
 80017aa:	f7ff fdb1 	bl	8001310 <LCDPrint>
	SecString();
 80017ae:	f7ff fd81 	bl	80012b4 <SecString>
	LCDPrint("Ivan  Perehiniak");
 80017b2:	4881      	ldr	r0, [pc, #516]	; (80019b8 <main+0x2d8>)
 80017b4:	f7ff fdac 	bl	8001310 <LCDPrint>
	HAL_Delay(1000);
 80017b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017bc:	f001 ff2c 	bl	8003618 <HAL_Delay>
	//LCDClear();
	
	HAL_ADC_Start_DMA(&hadc1,adcbuffer,5);
 80017c0:	2205      	movs	r2, #5
 80017c2:	497e      	ldr	r1, [pc, #504]	; (80019bc <main+0x2dc>)
 80017c4:	487e      	ldr	r0, [pc, #504]	; (80019c0 <main+0x2e0>)
 80017c6:	f002 f833 	bl	8003830 <HAL_ADC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  		if(ReceivedDataFlag == 1 && selfCalibration!=1)//&& NormalTestFlag == 0		
 80017ca:	4b7e      	ldr	r3, [pc, #504]	; (80019c4 <main+0x2e4>)
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	f040 82d7 	bne.w	8001d82 <main+0x6a2>
 80017d4:	4b7c      	ldr	r3, [pc, #496]	; (80019c8 <main+0x2e8>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	2b01      	cmp	r3, #1
 80017da:	f000 82d2 	beq.w	8001d82 <main+0x6a2>
		{
				__HAL_TIM_SET_COUNTER(&htim6,0);
 80017de:	4b72      	ldr	r3, [pc, #456]	; (80019a8 <main+0x2c8>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	2200      	movs	r2, #0
 80017e4:	625a      	str	r2, [r3, #36]	; 0x24
			  if((StrCmp(ReceivedData,"$")>0 || StrCmp(ReceivedData,"@")>0) && StrCmp(ReceivedData,"$AllOFF")==0)
 80017e6:	4979      	ldr	r1, [pc, #484]	; (80019cc <main+0x2ec>)
 80017e8:	4879      	ldr	r0, [pc, #484]	; (80019d0 <main+0x2f0>)
 80017ea:	f001 f861 	bl	80028b0 <StrCmp>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d106      	bne.n	8001802 <main+0x122>
 80017f4:	4977      	ldr	r1, [pc, #476]	; (80019d4 <main+0x2f4>)
 80017f6:	4876      	ldr	r0, [pc, #472]	; (80019d0 <main+0x2f0>)
 80017f8:	f001 f85a 	bl	80028b0 <StrCmp>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d011      	beq.n	8001826 <main+0x146>
 8001802:	4975      	ldr	r1, [pc, #468]	; (80019d8 <main+0x2f8>)
 8001804:	4872      	ldr	r0, [pc, #456]	; (80019d0 <main+0x2f0>)
 8001806:	f001 f853 	bl	80028b0 <StrCmp>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d10a      	bne.n	8001826 <main+0x146>
					{
					sprintf(LCDMessage[0],"Test in progress");
 8001810:	4a72      	ldr	r2, [pc, #456]	; (80019dc <main+0x2fc>)
 8001812:	4b73      	ldr	r3, [pc, #460]	; (80019e0 <main+0x300>)
 8001814:	4615      	mov	r5, r2
 8001816:	461c      	mov	r4, r3
 8001818:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800181a:	6028      	str	r0, [r5, #0]
 800181c:	6069      	str	r1, [r5, #4]
 800181e:	60aa      	str	r2, [r5, #8]
 8001820:	60eb      	str	r3, [r5, #12]
 8001822:	7823      	ldrb	r3, [r4, #0]
 8001824:	742b      	strb	r3, [r5, #16]
					}
				if(StrCmp(ReceivedData,"Who are you")>0)
 8001826:	496f      	ldr	r1, [pc, #444]	; (80019e4 <main+0x304>)
 8001828:	4869      	ldr	r0, [pc, #420]	; (80019d0 <main+0x2f0>)
 800182a:	f001 f841 	bl	80028b0 <StrCmp>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d00d      	beq.n	8001850 <main+0x170>
					{
					sprintf(LCDMessage[0],"  Wrong PC App  ");
 8001834:	4a69      	ldr	r2, [pc, #420]	; (80019dc <main+0x2fc>)
 8001836:	4b6c      	ldr	r3, [pc, #432]	; (80019e8 <main+0x308>)
 8001838:	4615      	mov	r5, r2
 800183a:	461c      	mov	r4, r3
 800183c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800183e:	6028      	str	r0, [r5, #0]
 8001840:	6069      	str	r1, [r5, #4]
 8001842:	60aa      	str	r2, [r5, #8]
 8001844:	60eb      	str	r3, [r5, #12]
 8001846:	7823      	ldrb	r3, [r4, #0]
 8001848:	742b      	strb	r3, [r5, #16]
					TesterMode = 1;
 800184a:	4b68      	ldr	r3, [pc, #416]	; (80019ec <main+0x30c>)
 800184c:	2201      	movs	r2, #1
 800184e:	701a      	strb	r2, [r3, #0]
					}
				if(StrCmp(ReceivedData,"WhoAreYou")>0)
 8001850:	4967      	ldr	r1, [pc, #412]	; (80019f0 <main+0x310>)
 8001852:	485f      	ldr	r0, [pc, #380]	; (80019d0 <main+0x2f0>)
 8001854:	f001 f82c 	bl	80028b0 <StrCmp>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d006      	beq.n	800186c <main+0x18c>
					{
					CDC_Transmit_String("I am Tester,Relay Tester");
 800185e:	4865      	ldr	r0, [pc, #404]	; (80019f4 <main+0x314>)
 8001860:	f00a f922 	bl	800baa8 <CDC_Transmit_String>
					TesterMode = 1;
 8001864:	4b61      	ldr	r3, [pc, #388]	; (80019ec <main+0x30c>)
 8001866:	2201      	movs	r2, #1
 8001868:	701a      	strb	r2, [r3, #0]
 800186a:	e287      	b.n	8001d7c <main+0x69c>
					}
				else if(StrCmp(ReceivedData,"Are you alive")>0)
 800186c:	4962      	ldr	r1, [pc, #392]	; (80019f8 <main+0x318>)
 800186e:	4858      	ldr	r0, [pc, #352]	; (80019d0 <main+0x2f0>)
 8001870:	f001 f81e 	bl	80028b0 <StrCmp>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d006      	beq.n	8001888 <main+0x1a8>
					{
					TesterMode = 1;
 800187a:	4b5c      	ldr	r3, [pc, #368]	; (80019ec <main+0x30c>)
 800187c:	2201      	movs	r2, #1
 800187e:	701a      	strb	r2, [r3, #0]
					CDC_Transmit_String("Yes,I feel good");
 8001880:	485e      	ldr	r0, [pc, #376]	; (80019fc <main+0x31c>)
 8001882:	f00a f911 	bl	800baa8 <CDC_Transmit_String>
 8001886:	e279      	b.n	8001d7c <main+0x69c>
					}
				else if(StrCmp(ReceivedData,"$SetCoilVoltage")>0)
 8001888:	495d      	ldr	r1, [pc, #372]	; (8001a00 <main+0x320>)
 800188a:	4851      	ldr	r0, [pc, #324]	; (80019d0 <main+0x2f0>)
 800188c:	f001 f810 	bl	80028b0 <StrCmp>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d03a      	beq.n	800190c <main+0x22c>
					{ 
					CoilVoltageSetFl = StrToFloat(ReceivedData);
 8001896:	484e      	ldr	r0, [pc, #312]	; (80019d0 <main+0x2f0>)
 8001898:	f000 ff62 	bl	8002760 <StrToFloat>
 800189c:	4602      	mov	r2, r0
 800189e:	4b59      	ldr	r3, [pc, #356]	; (8001a04 <main+0x324>)
 80018a0:	601a      	str	r2, [r3, #0]
					if (CoilVoltageSetFl == PrevCoilVoltageSetFl)
 80018a2:	4b58      	ldr	r3, [pc, #352]	; (8001a04 <main+0x324>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	4b58      	ldr	r3, [pc, #352]	; (8001a08 <main+0x328>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4619      	mov	r1, r3
 80018ac:	4610      	mov	r0, r2
 80018ae:	f7ff fc49 	bl	8001144 <__aeabi_fcmpeq>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d00f      	beq.n	80018d8 <main+0x1f8>
						{
						CoilVoltageSet = PrevCoilVoltageSet;
 80018b8:	4b54      	ldr	r3, [pc, #336]	; (8001a0c <main+0x32c>)
 80018ba:	881a      	ldrh	r2, [r3, #0]
 80018bc:	4b54      	ldr	r3, [pc, #336]	; (8001a10 <main+0x330>)
 80018be:	801a      	strh	r2, [r3, #0]
						TesterMode = 1;
 80018c0:	4b4a      	ldr	r3, [pc, #296]	; (80019ec <main+0x30c>)
 80018c2:	2201      	movs	r2, #1
 80018c4:	701a      	strb	r2, [r3, #0]
						__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,CoilVoltageSet);
 80018c6:	4b52      	ldr	r3, [pc, #328]	; (8001a10 <main+0x330>)
 80018c8:	881a      	ldrh	r2, [r3, #0]
 80018ca:	4b36      	ldr	r3, [pc, #216]	; (80019a4 <main+0x2c4>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	63da      	str	r2, [r3, #60]	; 0x3c
						CDC_Transmit_String("$SetCoilVoltageOK");
 80018d0:	4850      	ldr	r0, [pc, #320]	; (8001a14 <main+0x334>)
 80018d2:	f00a f8e9 	bl	800baa8 <CDC_Transmit_String>
 80018d6:	e251      	b.n	8001d7c <main+0x69c>
						}
						else
						{
						CoilVoltageSet = CoilVoltageSetFl*15;            // 25 - index, need to be changed
 80018d8:	4b4a      	ldr	r3, [pc, #296]	; (8001a04 <main+0x324>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	494e      	ldr	r1, [pc, #312]	; (8001a18 <main+0x338>)
 80018de:	4618      	mov	r0, r3
 80018e0:	f7ff fa9c 	bl	8000e1c <__aeabi_fmul>
 80018e4:	4603      	mov	r3, r0
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7ff fc5e 	bl	80011a8 <__aeabi_f2uiz>
 80018ec:	4603      	mov	r3, r0
 80018ee:	b29a      	uxth	r2, r3
 80018f0:	4b47      	ldr	r3, [pc, #284]	; (8001a10 <main+0x330>)
 80018f2:	801a      	strh	r2, [r3, #0]
						__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,CoilVoltageSet);
 80018f4:	4b46      	ldr	r3, [pc, #280]	; (8001a10 <main+0x330>)
 80018f6:	881a      	ldrh	r2, [r3, #0]
 80018f8:	4b2a      	ldr	r3, [pc, #168]	; (80019a4 <main+0x2c4>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	63da      	str	r2, [r3, #60]	; 0x3c
						selfCalibration = 1;
 80018fe:	4b32      	ldr	r3, [pc, #200]	; (80019c8 <main+0x2e8>)
 8001900:	2201      	movs	r2, #1
 8001902:	701a      	strb	r2, [r3, #0]
						HAL_Delay(250);
 8001904:	20fa      	movs	r0, #250	; 0xfa
 8001906:	f001 fe87 	bl	8003618 <HAL_Delay>
 800190a:	e237      	b.n	8001d7c <main+0x69c>
						}
					}	
				else if(StrCmp(ReceivedData,"$SetRelCurrent")>0)
 800190c:	4943      	ldr	r1, [pc, #268]	; (8001a1c <main+0x33c>)
 800190e:	4830      	ldr	r0, [pc, #192]	; (80019d0 <main+0x2f0>)
 8001910:	f000 ffce 	bl	80028b0 <StrCmp>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d024      	beq.n	8001964 <main+0x284>
					{
					PWMVoltageSetFl = StrToFloat(ReceivedData);      // current, not voltage
 800191a:	482d      	ldr	r0, [pc, #180]	; (80019d0 <main+0x2f0>)
 800191c:	f000 ff20 	bl	8002760 <StrToFloat>
 8001920:	4602      	mov	r2, r0
 8001922:	4b3f      	ldr	r3, [pc, #252]	; (8001a20 <main+0x340>)
 8001924:	601a      	str	r2, [r3, #0]
					PWMVoltageSet = PWMVoltageSetFl*26*PWMVoltageSetFl;            // 145 - index, need to be changed
 8001926:	4b3e      	ldr	r3, [pc, #248]	; (8001a20 <main+0x340>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	493e      	ldr	r1, [pc, #248]	; (8001a24 <main+0x344>)
 800192c:	4618      	mov	r0, r3
 800192e:	f7ff fa75 	bl	8000e1c <__aeabi_fmul>
 8001932:	4603      	mov	r3, r0
 8001934:	461a      	mov	r2, r3
 8001936:	4b3a      	ldr	r3, [pc, #232]	; (8001a20 <main+0x340>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4619      	mov	r1, r3
 800193c:	4610      	mov	r0, r2
 800193e:	f7ff fa6d 	bl	8000e1c <__aeabi_fmul>
 8001942:	4603      	mov	r3, r0
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff fc2f 	bl	80011a8 <__aeabi_f2uiz>
 800194a:	4603      	mov	r3, r0
 800194c:	b29a      	uxth	r2, r3
 800194e:	4b36      	ldr	r3, [pc, #216]	; (8001a28 <main+0x348>)
 8001950:	801a      	strh	r2, [r3, #0]
					__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,PWMVoltageSet);
 8001952:	4b35      	ldr	r3, [pc, #212]	; (8001a28 <main+0x348>)
 8001954:	881a      	ldrh	r2, [r3, #0]
 8001956:	4b12      	ldr	r3, [pc, #72]	; (80019a0 <main+0x2c0>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	639a      	str	r2, [r3, #56]	; 0x38
					CDC_Transmit_String("$SetRelCurrentOK");
 800195c:	4833      	ldr	r0, [pc, #204]	; (8001a2c <main+0x34c>)
 800195e:	f00a f8a3 	bl	800baa8 <CDC_Transmit_String>
 8001962:	e20b      	b.n	8001d7c <main+0x69c>
					}
				else if(StrCmp(ReceivedData,"$DIOON")>0)
 8001964:	4932      	ldr	r1, [pc, #200]	; (8001a30 <main+0x350>)
 8001966:	481a      	ldr	r0, [pc, #104]	; (80019d0 <main+0x2f0>)
 8001968:	f000 ffa2 	bl	80028b0 <StrCmp>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d064      	beq.n	8001a3c <main+0x35c>
					{ 
					DioOn(StrToInt(ReceivedData));	
 8001972:	4817      	ldr	r0, [pc, #92]	; (80019d0 <main+0x2f0>)
 8001974:	f000 feb0 	bl	80026d8 <StrToInt>
 8001978:	4603      	mov	r3, r0
 800197a:	b2db      	uxtb	r3, r3
 800197c:	4618      	mov	r0, r3
 800197e:	f000 ffcd 	bl	800291c <DioOn>
					sprintf(Temp,"$DIOON%u", StrToInt(ReceivedData));	
 8001982:	4813      	ldr	r0, [pc, #76]	; (80019d0 <main+0x2f0>)
 8001984:	f000 fea8 	bl	80026d8 <StrToInt>
 8001988:	4603      	mov	r3, r0
 800198a:	461a      	mov	r2, r3
 800198c:	4929      	ldr	r1, [pc, #164]	; (8001a34 <main+0x354>)
 800198e:	482a      	ldr	r0, [pc, #168]	; (8001a38 <main+0x358>)
 8001990:	f00b f8f6 	bl	800cb80 <siprintf>
					CDC_Transmit_String(Temp);
 8001994:	4828      	ldr	r0, [pc, #160]	; (8001a38 <main+0x358>)
 8001996:	f00a f887 	bl	800baa8 <CDC_Transmit_String>
 800199a:	e1ef      	b.n	8001d7c <main+0x69c>
 800199c:	40021000 	.word	0x40021000
 80019a0:	2000066c 	.word	0x2000066c
 80019a4:	20000f98 	.word	0x20000f98
 80019a8:	20000f50 	.word	0x20000f50
 80019ac:	0800f42c 	.word	0x0800f42c
 80019b0:	0800f440 	.word	0x0800f440
 80019b4:	0800f454 	.word	0x0800f454
 80019b8:	0800f468 	.word	0x0800f468
 80019bc:	20000fe4 	.word	0x20000fe4
 80019c0:	200006b8 	.word	0x200006b8
 80019c4:	20000378 	.word	0x20000378
 80019c8:	20000389 	.word	0x20000389
 80019cc:	0800f47c 	.word	0x0800f47c
 80019d0:	20000f18 	.word	0x20000f18
 80019d4:	0800f480 	.word	0x0800f480
 80019d8:	0800f484 	.word	0x0800f484
 80019dc:	20000ff8 	.word	0x20000ff8
 80019e0:	0800f48c 	.word	0x0800f48c
 80019e4:	0800f4a0 	.word	0x0800f4a0
 80019e8:	0800f4ac 	.word	0x0800f4ac
 80019ec:	20000379 	.word	0x20000379
 80019f0:	0800f4c0 	.word	0x0800f4c0
 80019f4:	0800f4cc 	.word	0x0800f4cc
 80019f8:	0800f4e8 	.word	0x0800f4e8
 80019fc:	0800f4f8 	.word	0x0800f4f8
 8001a00:	0800f508 	.word	0x0800f508
 8001a04:	20000658 	.word	0x20000658
 8001a08:	2000037c 	.word	0x2000037c
 8001a0c:	20000380 	.word	0x20000380
 8001a10:	20000f14 	.word	0x20000f14
 8001a14:	0800f518 	.word	0x0800f518
 8001a18:	41700000 	.word	0x41700000
 8001a1c:	0800f52c 	.word	0x0800f52c
 8001a20:	20001018 	.word	0x20001018
 8001a24:	41d00000 	.word	0x41d00000
 8001a28:	20001022 	.word	0x20001022
 8001a2c:	0800f53c 	.word	0x0800f53c
 8001a30:	0800f550 	.word	0x0800f550
 8001a34:	0800f558 	.word	0x0800f558
 8001a38:	20000618 	.word	0x20000618
					}
				else if(StrCmp(ReceivedData,"$RelON")>0)
 8001a3c:	49ac      	ldr	r1, [pc, #688]	; (8001cf0 <main+0x610>)
 8001a3e:	48ad      	ldr	r0, [pc, #692]	; (8001cf4 <main+0x614>)
 8001a40:	f000 ff36 	bl	80028b0 <StrCmp>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d014      	beq.n	8001a74 <main+0x394>
					{ 
					RelOn(StrToInt(ReceivedData));	
 8001a4a:	48aa      	ldr	r0, [pc, #680]	; (8001cf4 <main+0x614>)
 8001a4c:	f000 fe44 	bl	80026d8 <StrToInt>
 8001a50:	4603      	mov	r3, r0
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	4618      	mov	r0, r3
 8001a56:	f001 f8b1 	bl	8002bbc <RelOn>
					sprintf(Temp,"$RelOn%u", StrToInt(ReceivedData));	
 8001a5a:	48a6      	ldr	r0, [pc, #664]	; (8001cf4 <main+0x614>)
 8001a5c:	f000 fe3c 	bl	80026d8 <StrToInt>
 8001a60:	4603      	mov	r3, r0
 8001a62:	461a      	mov	r2, r3
 8001a64:	49a4      	ldr	r1, [pc, #656]	; (8001cf8 <main+0x618>)
 8001a66:	48a5      	ldr	r0, [pc, #660]	; (8001cfc <main+0x61c>)
 8001a68:	f00b f88a 	bl	800cb80 <siprintf>
					CDC_Transmit_String(Temp);
 8001a6c:	48a3      	ldr	r0, [pc, #652]	; (8001cfc <main+0x61c>)
 8001a6e:	f00a f81b 	bl	800baa8 <CDC_Transmit_String>
 8001a72:	e183      	b.n	8001d7c <main+0x69c>
					}
				else if(StrCmp(ReceivedData,"$DIOOFF")>0)
 8001a74:	49a2      	ldr	r1, [pc, #648]	; (8001d00 <main+0x620>)
 8001a76:	489f      	ldr	r0, [pc, #636]	; (8001cf4 <main+0x614>)
 8001a78:	f000 ff1a 	bl	80028b0 <StrCmp>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d014      	beq.n	8001aac <main+0x3cc>
					{ 
					DioOff(StrToInt(ReceivedData));	
 8001a82:	489c      	ldr	r0, [pc, #624]	; (8001cf4 <main+0x614>)
 8001a84:	f000 fe28 	bl	80026d8 <StrToInt>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f000 ffe5 	bl	8002a5c <DioOff>
					sprintf(Temp,"$DIOOFF%u", StrToInt(ReceivedData));	
 8001a92:	4898      	ldr	r0, [pc, #608]	; (8001cf4 <main+0x614>)
 8001a94:	f000 fe20 	bl	80026d8 <StrToInt>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	4999      	ldr	r1, [pc, #612]	; (8001d04 <main+0x624>)
 8001a9e:	4897      	ldr	r0, [pc, #604]	; (8001cfc <main+0x61c>)
 8001aa0:	f00b f86e 	bl	800cb80 <siprintf>
					CDC_Transmit_String(Temp);
 8001aa4:	4895      	ldr	r0, [pc, #596]	; (8001cfc <main+0x61c>)
 8001aa6:	f009 ffff 	bl	800baa8 <CDC_Transmit_String>
 8001aaa:	e167      	b.n	8001d7c <main+0x69c>
					}
				else if(StrCmp(ReceivedData,"$RelOFF")>0)
 8001aac:	4996      	ldr	r1, [pc, #600]	; (8001d08 <main+0x628>)
 8001aae:	4891      	ldr	r0, [pc, #580]	; (8001cf4 <main+0x614>)
 8001ab0:	f000 fefe 	bl	80028b0 <StrCmp>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d014      	beq.n	8001ae4 <main+0x404>
					{ 
					RelOff(StrToInt(ReceivedData));	
 8001aba:	488e      	ldr	r0, [pc, #568]	; (8001cf4 <main+0x614>)
 8001abc:	f000 fe0c 	bl	80026d8 <StrToInt>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f001 f8e7 	bl	8002c98 <RelOff>
					sprintf(Temp,"$RelOff%u", StrToInt(ReceivedData));	
 8001aca:	488a      	ldr	r0, [pc, #552]	; (8001cf4 <main+0x614>)
 8001acc:	f000 fe04 	bl	80026d8 <StrToInt>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	498d      	ldr	r1, [pc, #564]	; (8001d0c <main+0x62c>)
 8001ad6:	4889      	ldr	r0, [pc, #548]	; (8001cfc <main+0x61c>)
 8001ad8:	f00b f852 	bl	800cb80 <siprintf>
					CDC_Transmit_String(Temp);
 8001adc:	4887      	ldr	r0, [pc, #540]	; (8001cfc <main+0x61c>)
 8001ade:	f009 ffe3 	bl	800baa8 <CDC_Transmit_String>
 8001ae2:	e14b      	b.n	8001d7c <main+0x69c>
					}
				else if(StrCmp(ReceivedData,"@GetCurrentOFF")>0)
 8001ae4:	498a      	ldr	r1, [pc, #552]	; (8001d10 <main+0x630>)
 8001ae6:	4883      	ldr	r0, [pc, #524]	; (8001cf4 <main+0x614>)
 8001ae8:	f000 fee2 	bl	80028b0 <StrCmp>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d013      	beq.n	8001b1a <main+0x43a>
					{ 
					ConvertData();
 8001af2:	f001 f959 	bl	8002da8 <ConvertData>
					sprintf(Temp,"@CurrentOFF%.*f",4, adcConverted[3]);	
 8001af6:	4b87      	ldr	r3, [pc, #540]	; (8001d14 <main+0x634>)
 8001af8:	68db      	ldr	r3, [r3, #12]
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7fe fd00 	bl	8000500 <__aeabi_f2d>
 8001b00:	4603      	mov	r3, r0
 8001b02:	460c      	mov	r4, r1
 8001b04:	e9cd 3400 	strd	r3, r4, [sp]
 8001b08:	2204      	movs	r2, #4
 8001b0a:	4983      	ldr	r1, [pc, #524]	; (8001d18 <main+0x638>)
 8001b0c:	487b      	ldr	r0, [pc, #492]	; (8001cfc <main+0x61c>)
 8001b0e:	f00b f837 	bl	800cb80 <siprintf>
					CDC_Transmit_String(Temp);
 8001b12:	487a      	ldr	r0, [pc, #488]	; (8001cfc <main+0x61c>)
 8001b14:	f009 ffc8 	bl	800baa8 <CDC_Transmit_String>
 8001b18:	e130      	b.n	8001d7c <main+0x69c>
					}
				else if(StrCmp(ReceivedData,"@GetVoltageOFF")>0)
 8001b1a:	4980      	ldr	r1, [pc, #512]	; (8001d1c <main+0x63c>)
 8001b1c:	4875      	ldr	r0, [pc, #468]	; (8001cf4 <main+0x614>)
 8001b1e:	f000 fec7 	bl	80028b0 <StrCmp>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d013      	beq.n	8001b50 <main+0x470>
					{
					ConvertData();
 8001b28:	f001 f93e 	bl	8002da8 <ConvertData>
					sprintf(Temp,"@VoltageOFF%.*f",4, adcConverted[2]);	
 8001b2c:	4b79      	ldr	r3, [pc, #484]	; (8001d14 <main+0x634>)
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7fe fce5 	bl	8000500 <__aeabi_f2d>
 8001b36:	4603      	mov	r3, r0
 8001b38:	460c      	mov	r4, r1
 8001b3a:	e9cd 3400 	strd	r3, r4, [sp]
 8001b3e:	2204      	movs	r2, #4
 8001b40:	4977      	ldr	r1, [pc, #476]	; (8001d20 <main+0x640>)
 8001b42:	486e      	ldr	r0, [pc, #440]	; (8001cfc <main+0x61c>)
 8001b44:	f00b f81c 	bl	800cb80 <siprintf>
					CDC_Transmit_String(Temp);
 8001b48:	486c      	ldr	r0, [pc, #432]	; (8001cfc <main+0x61c>)
 8001b4a:	f009 ffad 	bl	800baa8 <CDC_Transmit_String>
 8001b4e:	e115      	b.n	8001d7c <main+0x69c>
					}
				else if(StrCmp(ReceivedData,"@GetCurrentON")>0)
 8001b50:	4974      	ldr	r1, [pc, #464]	; (8001d24 <main+0x644>)
 8001b52:	4868      	ldr	r0, [pc, #416]	; (8001cf4 <main+0x614>)
 8001b54:	f000 feac 	bl	80028b0 <StrCmp>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d013      	beq.n	8001b86 <main+0x4a6>
					{ 
					ConvertData();
 8001b5e:	f001 f923 	bl	8002da8 <ConvertData>
					sprintf(Temp,"@CurrentON%.*f",4, adcConverted[3]);
 8001b62:	4b6c      	ldr	r3, [pc, #432]	; (8001d14 <main+0x634>)
 8001b64:	68db      	ldr	r3, [r3, #12]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7fe fcca 	bl	8000500 <__aeabi_f2d>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	460c      	mov	r4, r1
 8001b70:	e9cd 3400 	strd	r3, r4, [sp]
 8001b74:	2204      	movs	r2, #4
 8001b76:	496c      	ldr	r1, [pc, #432]	; (8001d28 <main+0x648>)
 8001b78:	4860      	ldr	r0, [pc, #384]	; (8001cfc <main+0x61c>)
 8001b7a:	f00b f801 	bl	800cb80 <siprintf>
					CDC_Transmit_String(Temp);
 8001b7e:	485f      	ldr	r0, [pc, #380]	; (8001cfc <main+0x61c>)
 8001b80:	f009 ff92 	bl	800baa8 <CDC_Transmit_String>
 8001b84:	e0fa      	b.n	8001d7c <main+0x69c>
					}
				else if(StrCmp(ReceivedData,"@GetVoltageON")>0)
 8001b86:	4969      	ldr	r1, [pc, #420]	; (8001d2c <main+0x64c>)
 8001b88:	485a      	ldr	r0, [pc, #360]	; (8001cf4 <main+0x614>)
 8001b8a:	f000 fe91 	bl	80028b0 <StrCmp>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d013      	beq.n	8001bbc <main+0x4dc>
					{
					ConvertData();
 8001b94:	f001 f908 	bl	8002da8 <ConvertData>
					sprintf(Temp,"@VoltageON%.*f",4, adcConverted[2]);	
 8001b98:	4b5e      	ldr	r3, [pc, #376]	; (8001d14 <main+0x634>)
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7fe fcaf 	bl	8000500 <__aeabi_f2d>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	460c      	mov	r4, r1
 8001ba6:	e9cd 3400 	strd	r3, r4, [sp]
 8001baa:	2204      	movs	r2, #4
 8001bac:	4960      	ldr	r1, [pc, #384]	; (8001d30 <main+0x650>)
 8001bae:	4853      	ldr	r0, [pc, #332]	; (8001cfc <main+0x61c>)
 8001bb0:	f00a ffe6 	bl	800cb80 <siprintf>
					CDC_Transmit_String(Temp);
 8001bb4:	4851      	ldr	r0, [pc, #324]	; (8001cfc <main+0x61c>)
 8001bb6:	f009 ff77 	bl	800baa8 <CDC_Transmit_String>
 8001bba:	e0df      	b.n	8001d7c <main+0x69c>
					}	
				else if(StrCmp(ReceivedData,"@RelTimeON")>0) //turn rel ON and measure time
 8001bbc:	495d      	ldr	r1, [pc, #372]	; (8001d34 <main+0x654>)
 8001bbe:	484d      	ldr	r0, [pc, #308]	; (8001cf4 <main+0x614>)
 8001bc0:	f000 fe76 	bl	80028b0 <StrCmp>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d045      	beq.n	8001c56 <main+0x576>
					{ 
					sampleCurrent();
 8001bca:	f001 f9d9 	bl	8002f80 <sampleCurrent>
					countTime = 0;
 8001bce:	4b5a      	ldr	r3, [pc, #360]	; (8001d38 <main+0x658>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]
					RelOn(StrToInt(ReceivedData));
 8001bd4:	4847      	ldr	r0, [pc, #284]	; (8001cf4 <main+0x614>)
 8001bd6:	f000 fd7f 	bl	80026d8 <StrToInt>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	4618      	mov	r0, r3
 8001be0:	f000 ffec 	bl	8002bbc <RelOn>
					for(uint32_t i =0; i < 10000 ; i++)
 8001be4:	2300      	movs	r3, #0
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	e011      	b.n	8001c0e <main+0x52e>
						{
							if(adcRawCurrent<OnLimit)
 8001bea:	4b54      	ldr	r3, [pc, #336]	; (8001d3c <main+0x65c>)
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	4b54      	ldr	r3, [pc, #336]	; (8001d40 <main+0x660>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	d206      	bcs.n	8001c04 <main+0x524>
							{
								countTime=i;
 8001bf6:	4a50      	ldr	r2, [pc, #320]	; (8001d38 <main+0x658>)
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	6013      	str	r3, [r2, #0]
								i = 10000;
 8001bfc:	f242 7310 	movw	r3, #10000	; 0x2710
 8001c00:	60fb      	str	r3, [r7, #12]
 8001c02:	e001      	b.n	8001c08 <main+0x528>
							}
							else sampleCurrent();
 8001c04:	f001 f9bc 	bl	8002f80 <sampleCurrent>
					for(uint32_t i =0; i < 10000 ; i++)
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	60fb      	str	r3, [r7, #12]
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	f242 720f 	movw	r2, #9999	; 0x270f
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d9e8      	bls.n	8001bea <main+0x50a>
						}
					if (adcRawCurrent<OnLimit)sprintf(Temp,"@RelTimeON%lu",countTime);
 8001c18:	4b48      	ldr	r3, [pc, #288]	; (8001d3c <main+0x65c>)
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	4b48      	ldr	r3, [pc, #288]	; (8001d40 <main+0x660>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d207      	bcs.n	8001c34 <main+0x554>
 8001c24:	4b44      	ldr	r3, [pc, #272]	; (8001d38 <main+0x658>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	461a      	mov	r2, r3
 8001c2a:	4946      	ldr	r1, [pc, #280]	; (8001d44 <main+0x664>)
 8001c2c:	4833      	ldr	r0, [pc, #204]	; (8001cfc <main+0x61c>)
 8001c2e:	f00a ffa7 	bl	800cb80 <siprintf>
 8001c32:	e009      	b.n	8001c48 <main+0x568>
					else sprintf(Temp,"@RelTimeON%lu",adcRawCurrent+10001);
 8001c34:	4b41      	ldr	r3, [pc, #260]	; (8001d3c <main+0x65c>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8001c3c:	3311      	adds	r3, #17
 8001c3e:	461a      	mov	r2, r3
 8001c40:	4940      	ldr	r1, [pc, #256]	; (8001d44 <main+0x664>)
 8001c42:	482e      	ldr	r0, [pc, #184]	; (8001cfc <main+0x61c>)
 8001c44:	f00a ff9c 	bl	800cb80 <siprintf>
					CDC_Transmit_String(Temp);
 8001c48:	482c      	ldr	r0, [pc, #176]	; (8001cfc <main+0x61c>)
 8001c4a:	f009 ff2d 	bl	800baa8 <CDC_Transmit_String>
					countTime = 0;
 8001c4e:	4b3a      	ldr	r3, [pc, #232]	; (8001d38 <main+0x658>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	601a      	str	r2, [r3, #0]
 8001c54:	e092      	b.n	8001d7c <main+0x69c>
					}
			 else if(StrCmp(ReceivedData,"@RelTimeOFF")>0) //turn rel ON and measure time
 8001c56:	493c      	ldr	r1, [pc, #240]	; (8001d48 <main+0x668>)
 8001c58:	4826      	ldr	r0, [pc, #152]	; (8001cf4 <main+0x614>)
 8001c5a:	f000 fe29 	bl	80028b0 <StrCmp>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d077      	beq.n	8001d54 <main+0x674>
					{ 
					sampleCurrent();
 8001c64:	f001 f98c 	bl	8002f80 <sampleCurrent>
					countTime = 0;
 8001c68:	4b33      	ldr	r3, [pc, #204]	; (8001d38 <main+0x658>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	601a      	str	r2, [r3, #0]
					RelOff(StrToInt(ReceivedData));
 8001c6e:	4821      	ldr	r0, [pc, #132]	; (8001cf4 <main+0x614>)
 8001c70:	f000 fd32 	bl	80026d8 <StrToInt>
 8001c74:	4603      	mov	r3, r0
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f001 f80d 	bl	8002c98 <RelOff>
					for(uint32_t i =0; i < 10000 ; i++)
 8001c7e:	2300      	movs	r3, #0
 8001c80:	60bb      	str	r3, [r7, #8]
 8001c82:	e011      	b.n	8001ca8 <main+0x5c8>
						{
							if(adcRawCurrent>OffLimit)
 8001c84:	4b2d      	ldr	r3, [pc, #180]	; (8001d3c <main+0x65c>)
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	4b30      	ldr	r3, [pc, #192]	; (8001d4c <main+0x66c>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d906      	bls.n	8001c9e <main+0x5be>
							{
								countTime=i;
 8001c90:	4a29      	ldr	r2, [pc, #164]	; (8001d38 <main+0x658>)
 8001c92:	68bb      	ldr	r3, [r7, #8]
 8001c94:	6013      	str	r3, [r2, #0]
								i = 10000;
 8001c96:	f242 7310 	movw	r3, #10000	; 0x2710
 8001c9a:	60bb      	str	r3, [r7, #8]
 8001c9c:	e001      	b.n	8001ca2 <main+0x5c2>
							}
							else sampleCurrent();
 8001c9e:	f001 f96f 	bl	8002f80 <sampleCurrent>
					for(uint32_t i =0; i < 10000 ; i++)
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	3301      	adds	r3, #1
 8001ca6:	60bb      	str	r3, [r7, #8]
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	f242 720f 	movw	r2, #9999	; 0x270f
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d9e8      	bls.n	8001c84 <main+0x5a4>
						}
					if (adcRawCurrent>OffLimit)sprintf(Temp,"@RelTimeOFF%lu",countTime);
 8001cb2:	4b22      	ldr	r3, [pc, #136]	; (8001d3c <main+0x65c>)
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	4b25      	ldr	r3, [pc, #148]	; (8001d4c <main+0x66c>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	d907      	bls.n	8001cce <main+0x5ee>
 8001cbe:	4b1e      	ldr	r3, [pc, #120]	; (8001d38 <main+0x658>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	4922      	ldr	r1, [pc, #136]	; (8001d50 <main+0x670>)
 8001cc6:	480d      	ldr	r0, [pc, #52]	; (8001cfc <main+0x61c>)
 8001cc8:	f00a ff5a 	bl	800cb80 <siprintf>
 8001ccc:	e009      	b.n	8001ce2 <main+0x602>
					else sprintf(Temp,"@RelTimeOFF%lu",adcRawCurrent+10001);
 8001cce:	4b1b      	ldr	r3, [pc, #108]	; (8001d3c <main+0x65c>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8001cd6:	3311      	adds	r3, #17
 8001cd8:	461a      	mov	r2, r3
 8001cda:	491d      	ldr	r1, [pc, #116]	; (8001d50 <main+0x670>)
 8001cdc:	4807      	ldr	r0, [pc, #28]	; (8001cfc <main+0x61c>)
 8001cde:	f00a ff4f 	bl	800cb80 <siprintf>
					CDC_Transmit_String(Temp);
 8001ce2:	4806      	ldr	r0, [pc, #24]	; (8001cfc <main+0x61c>)
 8001ce4:	f009 fee0 	bl	800baa8 <CDC_Transmit_String>
					countTime = 0;
 8001ce8:	4b13      	ldr	r3, [pc, #76]	; (8001d38 <main+0x658>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	601a      	str	r2, [r3, #0]
 8001cee:	e045      	b.n	8001d7c <main+0x69c>
 8001cf0:	0800f564 	.word	0x0800f564
 8001cf4:	20000f18 	.word	0x20000f18
 8001cf8:	0800f56c 	.word	0x0800f56c
 8001cfc:	20000618 	.word	0x20000618
 8001d00:	0800f578 	.word	0x0800f578
 8001d04:	0800f580 	.word	0x0800f580
 8001d08:	0800f58c 	.word	0x0800f58c
 8001d0c:	0800f594 	.word	0x0800f594
 8001d10:	0800f5a0 	.word	0x0800f5a0
 8001d14:	20000f40 	.word	0x20000f40
 8001d18:	0800f5b0 	.word	0x0800f5b0
 8001d1c:	0800f5c0 	.word	0x0800f5c0
 8001d20:	0800f5d0 	.word	0x0800f5d0
 8001d24:	0800f5e0 	.word	0x0800f5e0
 8001d28:	0800f5f0 	.word	0x0800f5f0
 8001d2c:	0800f600 	.word	0x0800f600
 8001d30:	0800f610 	.word	0x0800f610
 8001d34:	0800f620 	.word	0x0800f620
 8001d38:	20000384 	.word	0x20000384
 8001d3c:	2000038c 	.word	0x2000038c
 8001d40:	20000004 	.word	0x20000004
 8001d44:	0800f62c 	.word	0x0800f62c
 8001d48:	0800f63c 	.word	0x0800f63c
 8001d4c:	20000008 	.word	0x20000008
 8001d50:	0800f648 	.word	0x0800f648
					}
				else if(StrCmp(ReceivedData,"$AllOFF")>0)   // Turn All DIO OFF, Relays after last step
 8001d54:	4974      	ldr	r1, [pc, #464]	; (8001f28 <main+0x848>)
 8001d56:	4875      	ldr	r0, [pc, #468]	; (8001f2c <main+0x84c>)
 8001d58:	f000 fdaa 	bl	80028b0 <StrCmp>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d00c      	beq.n	8001d7c <main+0x69c>
					{
					AllOff();
 8001d62:	f000 fdcb 	bl	80028fc <AllOff>
					sprintf(LCDMessage[0]," Test completed ");
 8001d66:	4a72      	ldr	r2, [pc, #456]	; (8001f30 <main+0x850>)
 8001d68:	4b72      	ldr	r3, [pc, #456]	; (8001f34 <main+0x854>)
 8001d6a:	4615      	mov	r5, r2
 8001d6c:	461c      	mov	r4, r3
 8001d6e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d70:	6028      	str	r0, [r5, #0]
 8001d72:	6069      	str	r1, [r5, #4]
 8001d74:	60aa      	str	r2, [r5, #8]
 8001d76:	60eb      	str	r3, [r5, #12]
 8001d78:	7823      	ldrb	r3, [r4, #0]
 8001d7a:	742b      	strb	r3, [r5, #16]
					}
					
			ReceivedDataFlag = 0;
 8001d7c:	4b6e      	ldr	r3, [pc, #440]	; (8001f38 <main+0x858>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	701a      	strb	r2, [r3, #0]
				}	


		
	if (selfCalibration == 1)
 8001d82:	4b6e      	ldr	r3, [pc, #440]	; (8001f3c <main+0x85c>)
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	f040 8141 	bne.w	800200e <main+0x92e>
	{
		sprintf(LCDMessage[0],"Self Calibration");
 8001d8c:	4a68      	ldr	r2, [pc, #416]	; (8001f30 <main+0x850>)
 8001d8e:	4b6c      	ldr	r3, [pc, #432]	; (8001f40 <main+0x860>)
 8001d90:	4615      	mov	r5, r2
 8001d92:	461c      	mov	r4, r3
 8001d94:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d96:	6028      	str	r0, [r5, #0]
 8001d98:	6069      	str	r1, [r5, #4]
 8001d9a:	60aa      	str	r2, [r5, #8]
 8001d9c:	60eb      	str	r3, [r5, #12]
 8001d9e:	7823      	ldrb	r3, [r4, #0]
 8001da0:	742b      	strb	r3, [r5, #16]
		sprintf(LCDMessage[1],"Coil Volt.=%.*f",2, adcConverted[0]);
 8001da2:	4b68      	ldr	r3, [pc, #416]	; (8001f44 <main+0x864>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7fe fbaa 	bl	8000500 <__aeabi_f2d>
 8001dac:	4603      	mov	r3, r0
 8001dae:	460c      	mov	r4, r1
 8001db0:	e9cd 3400 	strd	r3, r4, [sp]
 8001db4:	2202      	movs	r2, #2
 8001db6:	4964      	ldr	r1, [pc, #400]	; (8001f48 <main+0x868>)
 8001db8:	4864      	ldr	r0, [pc, #400]	; (8001f4c <main+0x86c>)
 8001dba:	f00a fee1 	bl	800cb80 <siprintf>
		if ((adcConverted[0]-1) >= CoilVoltageSetFl && CoilVoltageSet > 16)
 8001dbe:	4b61      	ldr	r3, [pc, #388]	; (8001f44 <main+0x864>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7fe ff1e 	bl	8000c08 <__aeabi_fsub>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	461a      	mov	r2, r3
 8001dd0:	4b5f      	ldr	r3, [pc, #380]	; (8001f50 <main+0x870>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	4610      	mov	r0, r2
 8001dd8:	f7ff f9d2 	bl	8001180 <__aeabi_fcmpge>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d012      	beq.n	8001e08 <main+0x728>
 8001de2:	4b5c      	ldr	r3, [pc, #368]	; (8001f54 <main+0x874>)
 8001de4:	881b      	ldrh	r3, [r3, #0]
 8001de6:	2b10      	cmp	r3, #16
 8001de8:	d90e      	bls.n	8001e08 <main+0x728>
		{
		selfCalibCheck = 0;
 8001dea:	4b5b      	ldr	r3, [pc, #364]	; (8001f58 <main+0x878>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	701a      	strb	r2, [r3, #0]
		CoilVoltageSet -= 9;
 8001df0:	4b58      	ldr	r3, [pc, #352]	; (8001f54 <main+0x874>)
 8001df2:	881b      	ldrh	r3, [r3, #0]
 8001df4:	3b09      	subs	r3, #9
 8001df6:	b29a      	uxth	r2, r3
 8001df8:	4b56      	ldr	r3, [pc, #344]	; (8001f54 <main+0x874>)
 8001dfa:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,CoilVoltageSet);
 8001dfc:	4b55      	ldr	r3, [pc, #340]	; (8001f54 <main+0x874>)
 8001dfe:	881a      	ldrh	r2, [r3, #0]
 8001e00:	4b56      	ldr	r3, [pc, #344]	; (8001f5c <main+0x87c>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	63da      	str	r2, [r3, #60]	; 0x3c
 8001e06:	e102      	b.n	800200e <main+0x92e>
		}
		else if ((adcConverted[0]+1) <= CoilVoltageSetFl && CoilVoltageSet < 450)
 8001e08:	4b4e      	ldr	r3, [pc, #312]	; (8001f44 <main+0x864>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001e10:	4618      	mov	r0, r3
 8001e12:	f7fe fefb 	bl	8000c0c <__addsf3>
 8001e16:	4603      	mov	r3, r0
 8001e18:	461a      	mov	r2, r3
 8001e1a:	4b4d      	ldr	r3, [pc, #308]	; (8001f50 <main+0x870>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4619      	mov	r1, r3
 8001e20:	4610      	mov	r0, r2
 8001e22:	f7ff f9a3 	bl	800116c <__aeabi_fcmple>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d013      	beq.n	8001e54 <main+0x774>
 8001e2c:	4b49      	ldr	r3, [pc, #292]	; (8001f54 <main+0x874>)
 8001e2e:	881b      	ldrh	r3, [r3, #0]
 8001e30:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 8001e34:	d20e      	bcs.n	8001e54 <main+0x774>
		{
		selfCalibCheck = 0;
 8001e36:	4b48      	ldr	r3, [pc, #288]	; (8001f58 <main+0x878>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	701a      	strb	r2, [r3, #0]
		CoilVoltageSet += 10;
 8001e3c:	4b45      	ldr	r3, [pc, #276]	; (8001f54 <main+0x874>)
 8001e3e:	881b      	ldrh	r3, [r3, #0]
 8001e40:	330a      	adds	r3, #10
 8001e42:	b29a      	uxth	r2, r3
 8001e44:	4b43      	ldr	r3, [pc, #268]	; (8001f54 <main+0x874>)
 8001e46:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,CoilVoltageSet);
 8001e48:	4b42      	ldr	r3, [pc, #264]	; (8001f54 <main+0x874>)
 8001e4a:	881a      	ldrh	r2, [r3, #0]
 8001e4c:	4b43      	ldr	r3, [pc, #268]	; (8001f5c <main+0x87c>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	63da      	str	r2, [r3, #60]	; 0x3c
 8001e52:	e0dc      	b.n	800200e <main+0x92e>
		}
		else if ((adcConverted[0]-0.15) >= CoilVoltageSetFl && CoilVoltageSet > 8)
 8001e54:	4b3b      	ldr	r3, [pc, #236]	; (8001f44 <main+0x864>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7fe fb51 	bl	8000500 <__aeabi_f2d>
 8001e5e:	a32e      	add	r3, pc, #184	; (adr r3, 8001f18 <main+0x838>)
 8001e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e64:	f7fe f9ec 	bl	8000240 <__aeabi_dsub>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	460c      	mov	r4, r1
 8001e6c:	4625      	mov	r5, r4
 8001e6e:	461c      	mov	r4, r3
 8001e70:	4b37      	ldr	r3, [pc, #220]	; (8001f50 <main+0x870>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7fe fb43 	bl	8000500 <__aeabi_f2d>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	4620      	mov	r0, r4
 8001e80:	4629      	mov	r1, r5
 8001e82:	f7fe fe1b 	bl	8000abc <__aeabi_dcmpge>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d012      	beq.n	8001eb2 <main+0x7d2>
 8001e8c:	4b31      	ldr	r3, [pc, #196]	; (8001f54 <main+0x874>)
 8001e8e:	881b      	ldrh	r3, [r3, #0]
 8001e90:	2b08      	cmp	r3, #8
 8001e92:	d90e      	bls.n	8001eb2 <main+0x7d2>
		{
		selfCalibCheck = 0;
 8001e94:	4b30      	ldr	r3, [pc, #192]	; (8001f58 <main+0x878>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	701a      	strb	r2, [r3, #0]
		CoilVoltageSet -= 1;
 8001e9a:	4b2e      	ldr	r3, [pc, #184]	; (8001f54 <main+0x874>)
 8001e9c:	881b      	ldrh	r3, [r3, #0]
 8001e9e:	3b01      	subs	r3, #1
 8001ea0:	b29a      	uxth	r2, r3
 8001ea2:	4b2c      	ldr	r3, [pc, #176]	; (8001f54 <main+0x874>)
 8001ea4:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,CoilVoltageSet);
 8001ea6:	4b2b      	ldr	r3, [pc, #172]	; (8001f54 <main+0x874>)
 8001ea8:	881a      	ldrh	r2, [r3, #0]
 8001eaa:	4b2c      	ldr	r3, [pc, #176]	; (8001f5c <main+0x87c>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	63da      	str	r2, [r3, #60]	; 0x3c
 8001eb0:	e0ad      	b.n	800200e <main+0x92e>
		}
		else if ((adcConverted[0]+0.05 ) <= CoilVoltageSetFl && CoilVoltageSet < 450)
 8001eb2:	4b24      	ldr	r3, [pc, #144]	; (8001f44 <main+0x864>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7fe fb22 	bl	8000500 <__aeabi_f2d>
 8001ebc:	a318      	add	r3, pc, #96	; (adr r3, 8001f20 <main+0x840>)
 8001ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ec2:	f7fe f9bf 	bl	8000244 <__adddf3>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	460c      	mov	r4, r1
 8001eca:	4625      	mov	r5, r4
 8001ecc:	461c      	mov	r4, r3
 8001ece:	4b20      	ldr	r3, [pc, #128]	; (8001f50 <main+0x870>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7fe fb14 	bl	8000500 <__aeabi_f2d>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	460b      	mov	r3, r1
 8001edc:	4620      	mov	r0, r4
 8001ede:	4629      	mov	r1, r5
 8001ee0:	f7fe fde2 	bl	8000aa8 <__aeabi_dcmple>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d03a      	beq.n	8001f60 <main+0x880>
 8001eea:	4b1a      	ldr	r3, [pc, #104]	; (8001f54 <main+0x874>)
 8001eec:	881b      	ldrh	r3, [r3, #0]
 8001eee:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 8001ef2:	d235      	bcs.n	8001f60 <main+0x880>
		{
		selfCalibCheck = 0;
 8001ef4:	4b18      	ldr	r3, [pc, #96]	; (8001f58 <main+0x878>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	701a      	strb	r2, [r3, #0]
		CoilVoltageSet += 2;
 8001efa:	4b16      	ldr	r3, [pc, #88]	; (8001f54 <main+0x874>)
 8001efc:	881b      	ldrh	r3, [r3, #0]
 8001efe:	3302      	adds	r3, #2
 8001f00:	b29a      	uxth	r2, r3
 8001f02:	4b14      	ldr	r3, [pc, #80]	; (8001f54 <main+0x874>)
 8001f04:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,CoilVoltageSet);
 8001f06:	4b13      	ldr	r3, [pc, #76]	; (8001f54 <main+0x874>)
 8001f08:	881a      	ldrh	r2, [r3, #0]
 8001f0a:	4b14      	ldr	r3, [pc, #80]	; (8001f5c <main+0x87c>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001f10:	e07d      	b.n	800200e <main+0x92e>
 8001f12:	bf00      	nop
 8001f14:	f3af 8000 	nop.w
 8001f18:	33333333 	.word	0x33333333
 8001f1c:	3fc33333 	.word	0x3fc33333
 8001f20:	9999999a 	.word	0x9999999a
 8001f24:	3fa99999 	.word	0x3fa99999
 8001f28:	0800f484 	.word	0x0800f484
 8001f2c:	20000f18 	.word	0x20000f18
 8001f30:	20000ff8 	.word	0x20000ff8
 8001f34:	0800f658 	.word	0x0800f658
 8001f38:	20000378 	.word	0x20000378
 8001f3c:	20000389 	.word	0x20000389
 8001f40:	0800f66c 	.word	0x0800f66c
 8001f44:	20000f40 	.word	0x20000f40
 8001f48:	0800f680 	.word	0x0800f680
 8001f4c:	20001008 	.word	0x20001008
 8001f50:	20000658 	.word	0x20000658
 8001f54:	20000f14 	.word	0x20000f14
 8001f58:	2000038a 	.word	0x2000038a
 8001f5c:	20000f98 	.word	0x20000f98
		}else if (adcConverted[0] >= (CoilVoltageSetFl - 0.06) && adcConverted[0] <= (CoilVoltageSetFl+0.16))
 8001f60:	4b3f      	ldr	r3, [pc, #252]	; (8002060 <main+0x980>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4618      	mov	r0, r3
 8001f66:	f7fe facb 	bl	8000500 <__aeabi_f2d>
 8001f6a:	4604      	mov	r4, r0
 8001f6c:	460d      	mov	r5, r1
 8001f6e:	4b3d      	ldr	r3, [pc, #244]	; (8002064 <main+0x984>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7fe fac4 	bl	8000500 <__aeabi_f2d>
 8001f78:	a335      	add	r3, pc, #212	; (adr r3, 8002050 <main+0x970>)
 8001f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f7e:	f7fe f95f 	bl	8000240 <__aeabi_dsub>
 8001f82:	4602      	mov	r2, r0
 8001f84:	460b      	mov	r3, r1
 8001f86:	4620      	mov	r0, r4
 8001f88:	4629      	mov	r1, r5
 8001f8a:	f7fe fd97 	bl	8000abc <__aeabi_dcmpge>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d03c      	beq.n	800200e <main+0x92e>
 8001f94:	4b32      	ldr	r3, [pc, #200]	; (8002060 <main+0x980>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7fe fab1 	bl	8000500 <__aeabi_f2d>
 8001f9e:	4604      	mov	r4, r0
 8001fa0:	460d      	mov	r5, r1
 8001fa2:	4b30      	ldr	r3, [pc, #192]	; (8002064 <main+0x984>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7fe faaa 	bl	8000500 <__aeabi_f2d>
 8001fac:	a32a      	add	r3, pc, #168	; (adr r3, 8002058 <main+0x978>)
 8001fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fb2:	f7fe f947 	bl	8000244 <__adddf3>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	460b      	mov	r3, r1
 8001fba:	4620      	mov	r0, r4
 8001fbc:	4629      	mov	r1, r5
 8001fbe:	f7fe fd73 	bl	8000aa8 <__aeabi_dcmple>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d022      	beq.n	800200e <main+0x92e>
		{
		selfCalibCheck++;
 8001fc8:	4b27      	ldr	r3, [pc, #156]	; (8002068 <main+0x988>)
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	3301      	adds	r3, #1
 8001fce:	b2da      	uxtb	r2, r3
 8001fd0:	4b25      	ldr	r3, [pc, #148]	; (8002068 <main+0x988>)
 8001fd2:	701a      	strb	r2, [r3, #0]
		if(selfCalibCheck == 15)
 8001fd4:	4b24      	ldr	r3, [pc, #144]	; (8002068 <main+0x988>)
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	2b0f      	cmp	r3, #15
 8001fda:	d118      	bne.n	800200e <main+0x92e>
			{
			selfCalibCheck = 0;
 8001fdc:	4b22      	ldr	r3, [pc, #136]	; (8002068 <main+0x988>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	701a      	strb	r2, [r3, #0]
			TesterMode = 1;
 8001fe2:	4b22      	ldr	r3, [pc, #136]	; (800206c <main+0x98c>)
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,CoilVoltageSet);
 8001fe8:	4b21      	ldr	r3, [pc, #132]	; (8002070 <main+0x990>)
 8001fea:	881a      	ldrh	r2, [r3, #0]
 8001fec:	4b21      	ldr	r3, [pc, #132]	; (8002074 <main+0x994>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	63da      	str	r2, [r3, #60]	; 0x3c
			CDC_Transmit_String("$SetCoilVoltageOK");
 8001ff2:	4821      	ldr	r0, [pc, #132]	; (8002078 <main+0x998>)
 8001ff4:	f009 fd58 	bl	800baa8 <CDC_Transmit_String>
			PrevCoilVoltageSet = CoilVoltageSet;
 8001ff8:	4b1d      	ldr	r3, [pc, #116]	; (8002070 <main+0x990>)
 8001ffa:	881a      	ldrh	r2, [r3, #0]
 8001ffc:	4b1f      	ldr	r3, [pc, #124]	; (800207c <main+0x99c>)
 8001ffe:	801a      	strh	r2, [r3, #0]
			PrevCoilVoltageSetFl = CoilVoltageSetFl;
 8002000:	4b18      	ldr	r3, [pc, #96]	; (8002064 <main+0x984>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a1e      	ldr	r2, [pc, #120]	; (8002080 <main+0x9a0>)
 8002006:	6013      	str	r3, [r2, #0]
			selfCalibration = 0;
 8002008:	4b1e      	ldr	r3, [pc, #120]	; (8002084 <main+0x9a4>)
 800200a:	2200      	movs	r2, #0
 800200c:	701a      	strb	r2, [r3, #0]
			}
		}
	}		
				
	if(TesterMode == 0 || StrCmp(ReceivedData,"$SetRelCurrent"))
 800200e:	4b17      	ldr	r3, [pc, #92]	; (800206c <main+0x98c>)
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	f083 0301 	eor.w	r3, r3, #1
 8002016:	b2db      	uxtb	r3, r3
 8002018:	2b00      	cmp	r3, #0
 800201a:	d107      	bne.n	800202c <main+0x94c>
 800201c:	491a      	ldr	r1, [pc, #104]	; (8002088 <main+0x9a8>)
 800201e:	481b      	ldr	r0, [pc, #108]	; (800208c <main+0x9ac>)
 8002020:	f000 fc46 	bl	80028b0 <StrCmp>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	f43f abcf 	beq.w	80017ca <main+0xea>
	{
		ConvertData();
 800202c:	f000 febc 	bl	8002da8 <ConvertData>
		FirstString();
 8002030:	f7ff f957 	bl	80012e2 <FirstString>
		LCDPrint(LCDMessage[0]);
 8002034:	4816      	ldr	r0, [pc, #88]	; (8002090 <main+0x9b0>)
 8002036:	f7ff f96b 	bl	8001310 <LCDPrint>
		SecString();
 800203a:	f7ff f93b 	bl	80012b4 <SecString>
		LCDPrint(LCDMessage[1]);
 800203e:	4815      	ldr	r0, [pc, #84]	; (8002094 <main+0x9b4>)
 8002040:	f7ff f966 	bl	8001310 <LCDPrint>

		HAL_Delay(50);
 8002044:	2032      	movs	r0, #50	; 0x32
 8002046:	f001 fae7 	bl	8003618 <HAL_Delay>
	  		if(ReceivedDataFlag == 1 && selfCalibration!=1)//&& NormalTestFlag == 0		
 800204a:	f7ff bbbe 	b.w	80017ca <main+0xea>
 800204e:	bf00      	nop
 8002050:	eb851eb8 	.word	0xeb851eb8
 8002054:	3faeb851 	.word	0x3faeb851
 8002058:	47ae147b 	.word	0x47ae147b
 800205c:	3fc47ae1 	.word	0x3fc47ae1
 8002060:	20000f40 	.word	0x20000f40
 8002064:	20000658 	.word	0x20000658
 8002068:	2000038a 	.word	0x2000038a
 800206c:	20000379 	.word	0x20000379
 8002070:	20000f14 	.word	0x20000f14
 8002074:	20000f98 	.word	0x20000f98
 8002078:	0800f518 	.word	0x0800f518
 800207c:	20000380 	.word	0x20000380
 8002080:	2000037c 	.word	0x2000037c
 8002084:	20000389 	.word	0x20000389
 8002088:	0800f52c 	.word	0x0800f52c
 800208c:	20000f18 	.word	0x20000f18
 8002090:	20000ff8 	.word	0x20000ff8
 8002094:	20001008 	.word	0x20001008

08002098 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b096      	sub	sp, #88	; 0x58
 800209c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800209e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80020a2:	2228      	movs	r2, #40	; 0x28
 80020a4:	2100      	movs	r1, #0
 80020a6:	4618      	mov	r0, r3
 80020a8:	f00a f913 	bl	800c2d2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020ac:	f107 031c 	add.w	r3, r7, #28
 80020b0:	2200      	movs	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]
 80020b4:	605a      	str	r2, [r3, #4]
 80020b6:	609a      	str	r2, [r3, #8]
 80020b8:	60da      	str	r2, [r3, #12]
 80020ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020bc:	1d3b      	adds	r3, r7, #4
 80020be:	2200      	movs	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]
 80020c2:	605a      	str	r2, [r3, #4]
 80020c4:	609a      	str	r2, [r3, #8]
 80020c6:	60da      	str	r2, [r3, #12]
 80020c8:	611a      	str	r2, [r3, #16]
 80020ca:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80020cc:	2301      	movs	r3, #1
 80020ce:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80020d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020d4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80020d6:	2300      	movs	r3, #0
 80020d8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020da:	2301      	movs	r3, #1
 80020dc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020de:	2302      	movs	r3, #2
 80020e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80020e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020e6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80020e8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80020ec:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020ee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80020f2:	4618      	mov	r0, r3
 80020f4:	f004 fc2a 	bl	800694c <HAL_RCC_OscConfig>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80020fe:	f000 ff6b 	bl	8002fd8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002102:	230f      	movs	r3, #15
 8002104:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002106:	2302      	movs	r3, #2
 8002108:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800210a:	2300      	movs	r3, #0
 800210c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800210e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002112:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002114:	2300      	movs	r3, #0
 8002116:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002118:	f107 031c 	add.w	r3, r7, #28
 800211c:	2102      	movs	r1, #2
 800211e:	4618      	mov	r0, r3
 8002120:	f004 fe94 	bl	8006e4c <HAL_RCC_ClockConfig>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800212a:	f000 ff55 	bl	8002fd8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 800212e:	2312      	movs	r3, #18
 8002130:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002132:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002136:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8002138:	2300      	movs	r3, #0
 800213a:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800213c:	1d3b      	adds	r3, r7, #4
 800213e:	4618      	mov	r0, r3
 8002140:	f005 f80c 	bl	800715c <HAL_RCCEx_PeriphCLKConfig>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800214a:	f000 ff45 	bl	8002fd8 <Error_Handler>
  }
}
 800214e:	bf00      	nop
 8002150:	3758      	adds	r7, #88	; 0x58
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
	...

08002158 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b084      	sub	sp, #16
 800215c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800215e:	1d3b      	adds	r3, r7, #4
 8002160:	2200      	movs	r2, #0
 8002162:	601a      	str	r2, [r3, #0]
 8002164:	605a      	str	r2, [r3, #4]
 8002166:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8002168:	4b35      	ldr	r3, [pc, #212]	; (8002240 <MX_ADC1_Init+0xe8>)
 800216a:	4a36      	ldr	r2, [pc, #216]	; (8002244 <MX_ADC1_Init+0xec>)
 800216c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800216e:	4b34      	ldr	r3, [pc, #208]	; (8002240 <MX_ADC1_Init+0xe8>)
 8002170:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002174:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002176:	4b32      	ldr	r3, [pc, #200]	; (8002240 <MX_ADC1_Init+0xe8>)
 8002178:	2201      	movs	r2, #1
 800217a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800217c:	4b30      	ldr	r3, [pc, #192]	; (8002240 <MX_ADC1_Init+0xe8>)
 800217e:	2200      	movs	r2, #0
 8002180:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002182:	4b2f      	ldr	r3, [pc, #188]	; (8002240 <MX_ADC1_Init+0xe8>)
 8002184:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002188:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800218a:	4b2d      	ldr	r3, [pc, #180]	; (8002240 <MX_ADC1_Init+0xe8>)
 800218c:	2200      	movs	r2, #0
 800218e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 5;
 8002190:	4b2b      	ldr	r3, [pc, #172]	; (8002240 <MX_ADC1_Init+0xe8>)
 8002192:	2205      	movs	r2, #5
 8002194:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002196:	482a      	ldr	r0, [pc, #168]	; (8002240 <MX_ADC1_Init+0xe8>)
 8002198:	f001 fa60 	bl	800365c <HAL_ADC_Init>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80021a2:	f000 ff19 	bl	8002fd8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80021a6:	2300      	movs	r3, #0
 80021a8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80021aa:	2301      	movs	r3, #1
 80021ac:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 80021ae:	2303      	movs	r3, #3
 80021b0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021b2:	1d3b      	adds	r3, r7, #4
 80021b4:	4619      	mov	r1, r3
 80021b6:	4822      	ldr	r0, [pc, #136]	; (8002240 <MX_ADC1_Init+0xe8>)
 80021b8:	f001 fc2a 	bl	8003a10 <HAL_ADC_ConfigChannel>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80021c2:	f000 ff09 	bl	8002fd8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80021c6:	2301      	movs	r3, #1
 80021c8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80021ca:	2302      	movs	r3, #2
 80021cc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021ce:	1d3b      	adds	r3, r7, #4
 80021d0:	4619      	mov	r1, r3
 80021d2:	481b      	ldr	r0, [pc, #108]	; (8002240 <MX_ADC1_Init+0xe8>)
 80021d4:	f001 fc1c 	bl	8003a10 <HAL_ADC_ConfigChannel>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80021de:	f000 fefb 	bl	8002fd8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80021e2:	2302      	movs	r3, #2
 80021e4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80021e6:	2303      	movs	r3, #3
 80021e8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021ea:	1d3b      	adds	r3, r7, #4
 80021ec:	4619      	mov	r1, r3
 80021ee:	4814      	ldr	r0, [pc, #80]	; (8002240 <MX_ADC1_Init+0xe8>)
 80021f0:	f001 fc0e 	bl	8003a10 <HAL_ADC_ConfigChannel>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80021fa:	f000 feed 	bl	8002fd8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80021fe:	2303      	movs	r3, #3
 8002200:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002202:	2304      	movs	r3, #4
 8002204:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002206:	1d3b      	adds	r3, r7, #4
 8002208:	4619      	mov	r1, r3
 800220a:	480d      	ldr	r0, [pc, #52]	; (8002240 <MX_ADC1_Init+0xe8>)
 800220c:	f001 fc00 	bl	8003a10 <HAL_ADC_ConfigChannel>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8002216:	f000 fedf 	bl	8002fd8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800221a:	2310      	movs	r3, #16
 800221c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800221e:	2305      	movs	r3, #5
 8002220:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002222:	1d3b      	adds	r3, r7, #4
 8002224:	4619      	mov	r1, r3
 8002226:	4806      	ldr	r0, [pc, #24]	; (8002240 <MX_ADC1_Init+0xe8>)
 8002228:	f001 fbf2 	bl	8003a10 <HAL_ADC_ConfigChannel>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8002232:	f000 fed1 	bl	8002fd8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002236:	bf00      	nop
 8002238:	3710      	adds	r7, #16
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	200006b8 	.word	0x200006b8
 8002244:	40012400 	.word	0x40012400

08002248 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800224c:	4b12      	ldr	r3, [pc, #72]	; (8002298 <MX_I2C1_Init+0x50>)
 800224e:	4a13      	ldr	r2, [pc, #76]	; (800229c <MX_I2C1_Init+0x54>)
 8002250:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002252:	4b11      	ldr	r3, [pc, #68]	; (8002298 <MX_I2C1_Init+0x50>)
 8002254:	4a12      	ldr	r2, [pc, #72]	; (80022a0 <MX_I2C1_Init+0x58>)
 8002256:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002258:	4b0f      	ldr	r3, [pc, #60]	; (8002298 <MX_I2C1_Init+0x50>)
 800225a:	2200      	movs	r2, #0
 800225c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800225e:	4b0e      	ldr	r3, [pc, #56]	; (8002298 <MX_I2C1_Init+0x50>)
 8002260:	2200      	movs	r2, #0
 8002262:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002264:	4b0c      	ldr	r3, [pc, #48]	; (8002298 <MX_I2C1_Init+0x50>)
 8002266:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800226a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800226c:	4b0a      	ldr	r3, [pc, #40]	; (8002298 <MX_I2C1_Init+0x50>)
 800226e:	2200      	movs	r2, #0
 8002270:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002272:	4b09      	ldr	r3, [pc, #36]	; (8002298 <MX_I2C1_Init+0x50>)
 8002274:	2200      	movs	r2, #0
 8002276:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002278:	4b07      	ldr	r3, [pc, #28]	; (8002298 <MX_I2C1_Init+0x50>)
 800227a:	2200      	movs	r2, #0
 800227c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800227e:	4b06      	ldr	r3, [pc, #24]	; (8002298 <MX_I2C1_Init+0x50>)
 8002280:	2200      	movs	r2, #0
 8002282:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002284:	4804      	ldr	r0, [pc, #16]	; (8002298 <MX_I2C1_Init+0x50>)
 8002286:	f002 fb9f 	bl	80049c8 <HAL_I2C_Init>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002290:	f000 fea2 	bl	8002fd8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002294:	bf00      	nop
 8002296:	bd80      	pop	{r7, pc}
 8002298:	200005c0 	.word	0x200005c0
 800229c:	40005400 	.word	0x40005400
 80022a0:	000186a0 	.word	0x000186a0

080022a4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b092      	sub	sp, #72	; 0x48
 80022a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022aa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80022ae:	2200      	movs	r2, #0
 80022b0:	601a      	str	r2, [r3, #0]
 80022b2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022b8:	2200      	movs	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	605a      	str	r2, [r3, #4]
 80022be:	609a      	str	r2, [r3, #8]
 80022c0:	60da      	str	r2, [r3, #12]
 80022c2:	611a      	str	r2, [r3, #16]
 80022c4:	615a      	str	r2, [r3, #20]
 80022c6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80022c8:	1d3b      	adds	r3, r7, #4
 80022ca:	2220      	movs	r2, #32
 80022cc:	2100      	movs	r1, #0
 80022ce:	4618      	mov	r0, r3
 80022d0:	f009 ffff 	bl	800c2d2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80022d4:	4b33      	ldr	r3, [pc, #204]	; (80023a4 <MX_TIM1_Init+0x100>)
 80022d6:	4a34      	ldr	r2, [pc, #208]	; (80023a8 <MX_TIM1_Init+0x104>)
 80022d8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80022da:	4b32      	ldr	r3, [pc, #200]	; (80023a4 <MX_TIM1_Init+0x100>)
 80022dc:	2200      	movs	r2, #0
 80022de:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022e0:	4b30      	ldr	r3, [pc, #192]	; (80023a4 <MX_TIM1_Init+0x100>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 720;
 80022e6:	4b2f      	ldr	r3, [pc, #188]	; (80023a4 <MX_TIM1_Init+0x100>)
 80022e8:	f44f 7234 	mov.w	r2, #720	; 0x2d0
 80022ec:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022ee:	4b2d      	ldr	r3, [pc, #180]	; (80023a4 <MX_TIM1_Init+0x100>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80022f4:	4b2b      	ldr	r3, [pc, #172]	; (80023a4 <MX_TIM1_Init+0x100>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022fa:	4b2a      	ldr	r3, [pc, #168]	; (80023a4 <MX_TIM1_Init+0x100>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002300:	4828      	ldr	r0, [pc, #160]	; (80023a4 <MX_TIM1_Init+0x100>)
 8002302:	f005 f8e9 	bl	80074d8 <HAL_TIM_PWM_Init>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 800230c:	f000 fe64 	bl	8002fd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002310:	2300      	movs	r3, #0
 8002312:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002314:	2300      	movs	r3, #0
 8002316:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002318:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800231c:	4619      	mov	r1, r3
 800231e:	4821      	ldr	r0, [pc, #132]	; (80023a4 <MX_TIM1_Init+0x100>)
 8002320:	f005 fe22 	bl	8007f68 <HAL_TIMEx_MasterConfigSynchronization>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d001      	beq.n	800232e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800232a:	f000 fe55 	bl	8002fd8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800232e:	2360      	movs	r3, #96	; 0x60
 8002330:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002332:	2300      	movs	r3, #0
 8002334:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002336:	2300      	movs	r3, #0
 8002338:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800233a:	2300      	movs	r3, #0
 800233c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800233e:	2300      	movs	r3, #0
 8002340:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002342:	2300      	movs	r3, #0
 8002344:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002346:	2300      	movs	r3, #0
 8002348:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800234a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800234e:	2208      	movs	r2, #8
 8002350:	4619      	mov	r1, r3
 8002352:	4814      	ldr	r0, [pc, #80]	; (80023a4 <MX_TIM1_Init+0x100>)
 8002354:	f005 fad2 	bl	80078fc <HAL_TIM_PWM_ConfigChannel>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 800235e:	f000 fe3b 	bl	8002fd8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002362:	2300      	movs	r3, #0
 8002364:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002366:	2300      	movs	r3, #0
 8002368:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800236a:	2300      	movs	r3, #0
 800236c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800236e:	2300      	movs	r3, #0
 8002370:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002372:	2300      	movs	r3, #0
 8002374:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002376:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800237a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800237c:	2300      	movs	r3, #0
 800237e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002380:	1d3b      	adds	r3, r7, #4
 8002382:	4619      	mov	r1, r3
 8002384:	4807      	ldr	r0, [pc, #28]	; (80023a4 <MX_TIM1_Init+0x100>)
 8002386:	f005 fe5b 	bl	8008040 <HAL_TIMEx_ConfigBreakDeadTime>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d001      	beq.n	8002394 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8002390:	f000 fe22 	bl	8002fd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002394:	4803      	ldr	r0, [pc, #12]	; (80023a4 <MX_TIM1_Init+0x100>)
 8002396:	f000 ff6f 	bl	8003278 <HAL_TIM_MspPostInit>

}
 800239a:	bf00      	nop
 800239c:	3748      	adds	r7, #72	; 0x48
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	20000f98 	.word	0x20000f98
 80023a8:	40012c00 	.word	0x40012c00

080023ac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b08a      	sub	sp, #40	; 0x28
 80023b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023b2:	f107 0320 	add.w	r3, r7, #32
 80023b6:	2200      	movs	r2, #0
 80023b8:	601a      	str	r2, [r3, #0]
 80023ba:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023bc:	1d3b      	adds	r3, r7, #4
 80023be:	2200      	movs	r2, #0
 80023c0:	601a      	str	r2, [r3, #0]
 80023c2:	605a      	str	r2, [r3, #4]
 80023c4:	609a      	str	r2, [r3, #8]
 80023c6:	60da      	str	r2, [r3, #12]
 80023c8:	611a      	str	r2, [r3, #16]
 80023ca:	615a      	str	r2, [r3, #20]
 80023cc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80023ce:	4b22      	ldr	r3, [pc, #136]	; (8002458 <MX_TIM3_Init+0xac>)
 80023d0:	4a22      	ldr	r2, [pc, #136]	; (800245c <MX_TIM3_Init+0xb0>)
 80023d2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80023d4:	4b20      	ldr	r3, [pc, #128]	; (8002458 <MX_TIM3_Init+0xac>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023da:	4b1f      	ldr	r3, [pc, #124]	; (8002458 <MX_TIM3_Init+0xac>)
 80023dc:	2200      	movs	r2, #0
 80023de:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 400;
 80023e0:	4b1d      	ldr	r3, [pc, #116]	; (8002458 <MX_TIM3_Init+0xac>)
 80023e2:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80023e6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023e8:	4b1b      	ldr	r3, [pc, #108]	; (8002458 <MX_TIM3_Init+0xac>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023ee:	4b1a      	ldr	r3, [pc, #104]	; (8002458 <MX_TIM3_Init+0xac>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80023f4:	4818      	ldr	r0, [pc, #96]	; (8002458 <MX_TIM3_Init+0xac>)
 80023f6:	f005 f86f 	bl	80074d8 <HAL_TIM_PWM_Init>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d001      	beq.n	8002404 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002400:	f000 fdea 	bl	8002fd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002404:	2300      	movs	r3, #0
 8002406:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002408:	2300      	movs	r3, #0
 800240a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800240c:	f107 0320 	add.w	r3, r7, #32
 8002410:	4619      	mov	r1, r3
 8002412:	4811      	ldr	r0, [pc, #68]	; (8002458 <MX_TIM3_Init+0xac>)
 8002414:	f005 fda8 	bl	8007f68 <HAL_TIMEx_MasterConfigSynchronization>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800241e:	f000 fddb 	bl	8002fd8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002422:	2360      	movs	r3, #96	; 0x60
 8002424:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002426:	2300      	movs	r3, #0
 8002428:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800242a:	2300      	movs	r3, #0
 800242c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 800242e:	2304      	movs	r3, #4
 8002430:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002432:	1d3b      	adds	r3, r7, #4
 8002434:	2204      	movs	r2, #4
 8002436:	4619      	mov	r1, r3
 8002438:	4807      	ldr	r0, [pc, #28]	; (8002458 <MX_TIM3_Init+0xac>)
 800243a:	f005 fa5f 	bl	80078fc <HAL_TIM_PWM_ConfigChannel>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d001      	beq.n	8002448 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002444:	f000 fdc8 	bl	8002fd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002448:	4803      	ldr	r0, [pc, #12]	; (8002458 <MX_TIM3_Init+0xac>)
 800244a:	f000 ff15 	bl	8003278 <HAL_TIM_MspPostInit>

}
 800244e:	bf00      	nop
 8002450:	3728      	adds	r7, #40	; 0x28
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	2000066c 	.word	0x2000066c
 800245c:	40000400 	.word	0x40000400

08002460 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002466:	463b      	mov	r3, r7
 8002468:	2200      	movs	r2, #0
 800246a:	601a      	str	r2, [r3, #0]
 800246c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800246e:	4b15      	ldr	r3, [pc, #84]	; (80024c4 <MX_TIM6_Init+0x64>)
 8002470:	4a15      	ldr	r2, [pc, #84]	; (80024c8 <MX_TIM6_Init+0x68>)
 8002472:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 60000;
 8002474:	4b13      	ldr	r3, [pc, #76]	; (80024c4 <MX_TIM6_Init+0x64>)
 8002476:	f64e 2260 	movw	r2, #60000	; 0xea60
 800247a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800247c:	4b11      	ldr	r3, [pc, #68]	; (80024c4 <MX_TIM6_Init+0x64>)
 800247e:	2200      	movs	r2, #0
 8002480:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 2400;
 8002482:	4b10      	ldr	r3, [pc, #64]	; (80024c4 <MX_TIM6_Init+0x64>)
 8002484:	f44f 6216 	mov.w	r2, #2400	; 0x960
 8002488:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800248a:	4b0e      	ldr	r3, [pc, #56]	; (80024c4 <MX_TIM6_Init+0x64>)
 800248c:	2200      	movs	r2, #0
 800248e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002490:	480c      	ldr	r0, [pc, #48]	; (80024c4 <MX_TIM6_Init+0x64>)
 8002492:	f004 ff19 	bl	80072c8 <HAL_TIM_Base_Init>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d001      	beq.n	80024a0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800249c:	f000 fd9c 	bl	8002fd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80024a0:	2320      	movs	r3, #32
 80024a2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024a4:	2300      	movs	r3, #0
 80024a6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80024a8:	463b      	mov	r3, r7
 80024aa:	4619      	mov	r1, r3
 80024ac:	4805      	ldr	r0, [pc, #20]	; (80024c4 <MX_TIM6_Init+0x64>)
 80024ae:	f005 fd5b 	bl	8007f68 <HAL_TIMEx_MasterConfigSynchronization>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d001      	beq.n	80024bc <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80024b8:	f000 fd8e 	bl	8002fd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80024bc:	bf00      	nop
 80024be:	3708      	adds	r7, #8
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	20000f50 	.word	0x20000f50
 80024c8:	40001000 	.word	0x40001000

080024cc <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b082      	sub	sp, #8
 80024d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024d2:	463b      	mov	r3, r7
 80024d4:	2200      	movs	r2, #0
 80024d6:	601a      	str	r2, [r3, #0]
 80024d8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80024da:	4b14      	ldr	r3, [pc, #80]	; (800252c <MX_TIM7_Init+0x60>)
 80024dc:	4a14      	ldr	r2, [pc, #80]	; (8002530 <MX_TIM7_Init+0x64>)
 80024de:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 80024e0:	4b12      	ldr	r3, [pc, #72]	; (800252c <MX_TIM7_Init+0x60>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024e6:	4b11      	ldr	r3, [pc, #68]	; (800252c <MX_TIM7_Init+0x60>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 72;
 80024ec:	4b0f      	ldr	r3, [pc, #60]	; (800252c <MX_TIM7_Init+0x60>)
 80024ee:	2248      	movs	r2, #72	; 0x48
 80024f0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024f2:	4b0e      	ldr	r3, [pc, #56]	; (800252c <MX_TIM7_Init+0x60>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80024f8:	480c      	ldr	r0, [pc, #48]	; (800252c <MX_TIM7_Init+0x60>)
 80024fa:	f004 fee5 	bl	80072c8 <HAL_TIM_Base_Init>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8002504:	f000 fd68 	bl	8002fd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002508:	2300      	movs	r3, #0
 800250a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800250c:	2300      	movs	r3, #0
 800250e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002510:	463b      	mov	r3, r7
 8002512:	4619      	mov	r1, r3
 8002514:	4805      	ldr	r0, [pc, #20]	; (800252c <MX_TIM7_Init+0x60>)
 8002516:	f005 fd27 	bl	8007f68 <HAL_TIMEx_MasterConfigSynchronization>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d001      	beq.n	8002524 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8002520:	f000 fd5a 	bl	8002fd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002524:	bf00      	nop
 8002526:	3708      	adds	r7, #8
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	20001024 	.word	0x20001024
 8002530:	40001400 	.word	0x40001400

08002534 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800253a:	4b0c      	ldr	r3, [pc, #48]	; (800256c <MX_DMA_Init+0x38>)
 800253c:	695b      	ldr	r3, [r3, #20]
 800253e:	4a0b      	ldr	r2, [pc, #44]	; (800256c <MX_DMA_Init+0x38>)
 8002540:	f043 0301 	orr.w	r3, r3, #1
 8002544:	6153      	str	r3, [r2, #20]
 8002546:	4b09      	ldr	r3, [pc, #36]	; (800256c <MX_DMA_Init+0x38>)
 8002548:	695b      	ldr	r3, [r3, #20]
 800254a:	f003 0301 	and.w	r3, r3, #1
 800254e:	607b      	str	r3, [r7, #4]
 8002550:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002552:	2200      	movs	r2, #0
 8002554:	2100      	movs	r1, #0
 8002556:	200b      	movs	r0, #11
 8002558:	f001 fd1b 	bl	8003f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800255c:	200b      	movs	r0, #11
 800255e:	f001 fd34 	bl	8003fca <HAL_NVIC_EnableIRQ>

}
 8002562:	bf00      	nop
 8002564:	3708      	adds	r7, #8
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	40021000 	.word	0x40021000

08002570 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b088      	sub	sp, #32
 8002574:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002576:	f107 0310 	add.w	r3, r7, #16
 800257a:	2200      	movs	r2, #0
 800257c:	601a      	str	r2, [r3, #0]
 800257e:	605a      	str	r2, [r3, #4]
 8002580:	609a      	str	r2, [r3, #8]
 8002582:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002584:	4b4f      	ldr	r3, [pc, #316]	; (80026c4 <MX_GPIO_Init+0x154>)
 8002586:	699b      	ldr	r3, [r3, #24]
 8002588:	4a4e      	ldr	r2, [pc, #312]	; (80026c4 <MX_GPIO_Init+0x154>)
 800258a:	f043 0310 	orr.w	r3, r3, #16
 800258e:	6193      	str	r3, [r2, #24]
 8002590:	4b4c      	ldr	r3, [pc, #304]	; (80026c4 <MX_GPIO_Init+0x154>)
 8002592:	699b      	ldr	r3, [r3, #24]
 8002594:	f003 0310 	and.w	r3, r3, #16
 8002598:	60fb      	str	r3, [r7, #12]
 800259a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800259c:	4b49      	ldr	r3, [pc, #292]	; (80026c4 <MX_GPIO_Init+0x154>)
 800259e:	699b      	ldr	r3, [r3, #24]
 80025a0:	4a48      	ldr	r2, [pc, #288]	; (80026c4 <MX_GPIO_Init+0x154>)
 80025a2:	f043 0320 	orr.w	r3, r3, #32
 80025a6:	6193      	str	r3, [r2, #24]
 80025a8:	4b46      	ldr	r3, [pc, #280]	; (80026c4 <MX_GPIO_Init+0x154>)
 80025aa:	699b      	ldr	r3, [r3, #24]
 80025ac:	f003 0320 	and.w	r3, r3, #32
 80025b0:	60bb      	str	r3, [r7, #8]
 80025b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025b4:	4b43      	ldr	r3, [pc, #268]	; (80026c4 <MX_GPIO_Init+0x154>)
 80025b6:	699b      	ldr	r3, [r3, #24]
 80025b8:	4a42      	ldr	r2, [pc, #264]	; (80026c4 <MX_GPIO_Init+0x154>)
 80025ba:	f043 0304 	orr.w	r3, r3, #4
 80025be:	6193      	str	r3, [r2, #24]
 80025c0:	4b40      	ldr	r3, [pc, #256]	; (80026c4 <MX_GPIO_Init+0x154>)
 80025c2:	699b      	ldr	r3, [r3, #24]
 80025c4:	f003 0304 	and.w	r3, r3, #4
 80025c8:	607b      	str	r3, [r7, #4]
 80025ca:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025cc:	4b3d      	ldr	r3, [pc, #244]	; (80026c4 <MX_GPIO_Init+0x154>)
 80025ce:	699b      	ldr	r3, [r3, #24]
 80025d0:	4a3c      	ldr	r2, [pc, #240]	; (80026c4 <MX_GPIO_Init+0x154>)
 80025d2:	f043 0308 	orr.w	r3, r3, #8
 80025d6:	6193      	str	r3, [r2, #24]
 80025d8:	4b3a      	ldr	r3, [pc, #232]	; (80026c4 <MX_GPIO_Init+0x154>)
 80025da:	699b      	ldr	r3, [r3, #24]
 80025dc:	f003 0308 	and.w	r3, r3, #8
 80025e0:	603b      	str	r3, [r7, #0]
 80025e2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Out10_Pin|Out12_Pin|Out11_Pin|Out13_Pin
 80025e4:	2200      	movs	r2, #0
 80025e6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80025ea:	4837      	ldr	r0, [pc, #220]	; (80026c8 <MX_GPIO_Init+0x158>)
 80025ec:	f002 f9b2 	bl	8004954 <HAL_GPIO_WritePin>
                          |Out15_Pin|Out14_Pin|Out16_Pin|RelOn7_Pin
                          |RelOn8_Pin|Out1_Pin|Out3_Pin|Out2_Pin
                          |Out4_Pin|Out6_Pin|Out5_Pin|Out7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RelOn5_Pin|RelOn6_Pin|RelOn3_Pin|RelOn4_Pin
 80025f0:	2200      	movs	r2, #0
 80025f2:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 80025f6:	4835      	ldr	r0, [pc, #212]	; (80026cc <MX_GPIO_Init+0x15c>)
 80025f8:	f002 f9ac 	bl	8004954 <HAL_GPIO_WritePin>
                          |RelOn1_Pin|RelOn2_Pin|Out9_Pin|Out8_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RelOn9_Pin|RelOn10_Pin, GPIO_PIN_RESET);
 80025fc:	2200      	movs	r2, #0
 80025fe:	f44f 7140 	mov.w	r1, #768	; 0x300
 8002602:	4833      	ldr	r0, [pc, #204]	; (80026d0 <MX_GPIO_Init+0x160>)
 8002604:	f002 f9a6 	bl	8004954 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Out10_Pin Out12_Pin Out11_Pin Out13_Pin
                           Out15_Pin Out14_Pin Out16_Pin RelOn7_Pin
                           RelOn8_Pin Out1_Pin Out3_Pin Out2_Pin
                           Out4_Pin Out6_Pin Out5_Pin Out7_Pin */
  GPIO_InitStruct.Pin = Out10_Pin|Out12_Pin|Out11_Pin|Out13_Pin
 8002608:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800260c:	613b      	str	r3, [r7, #16]
                          |Out15_Pin|Out14_Pin|Out16_Pin|RelOn7_Pin
                          |RelOn8_Pin|Out1_Pin|Out3_Pin|Out2_Pin
                          |Out4_Pin|Out6_Pin|Out5_Pin|Out7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800260e:	2301      	movs	r3, #1
 8002610:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002612:	2300      	movs	r3, #0
 8002614:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002616:	2302      	movs	r3, #2
 8002618:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800261a:	f107 0310 	add.w	r3, r7, #16
 800261e:	4619      	mov	r1, r3
 8002620:	4829      	ldr	r0, [pc, #164]	; (80026c8 <MX_GPIO_Init+0x158>)
 8002622:	f002 f82d 	bl	8004680 <HAL_GPIO_Init>

  /*Configure GPIO pins : But1_Pin But2_Pin But3_Pin But4_Pin */
  GPIO_InitStruct.Pin = But1_Pin|But2_Pin|But3_Pin|But4_Pin;
 8002626:	2317      	movs	r3, #23
 8002628:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800262a:	4b2a      	ldr	r3, [pc, #168]	; (80026d4 <MX_GPIO_Init+0x164>)
 800262c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262e:	2300      	movs	r3, #0
 8002630:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002632:	f107 0310 	add.w	r3, r7, #16
 8002636:	4619      	mov	r1, r3
 8002638:	4824      	ldr	r0, [pc, #144]	; (80026cc <MX_GPIO_Init+0x15c>)
 800263a:	f002 f821 	bl	8004680 <HAL_GPIO_Init>

  /*Configure GPIO pins : RelOn5_Pin RelOn6_Pin RelOn3_Pin RelOn4_Pin
                           RelOn1_Pin RelOn2_Pin Out9_Pin Out8_Pin */
  GPIO_InitStruct.Pin = RelOn5_Pin|RelOn6_Pin|RelOn3_Pin|RelOn4_Pin
 800263e:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8002642:	613b      	str	r3, [r7, #16]
                          |RelOn1_Pin|RelOn2_Pin|Out9_Pin|Out8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002644:	2301      	movs	r3, #1
 8002646:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002648:	2300      	movs	r3, #0
 800264a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800264c:	2302      	movs	r3, #2
 800264e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002650:	f107 0310 	add.w	r3, r7, #16
 8002654:	4619      	mov	r1, r3
 8002656:	481d      	ldr	r0, [pc, #116]	; (80026cc <MX_GPIO_Init+0x15c>)
 8002658:	f002 f812 	bl	8004680 <HAL_GPIO_Init>

  /*Configure GPIO pins : RelOn9_Pin RelOn10_Pin */
  GPIO_InitStruct.Pin = RelOn9_Pin|RelOn10_Pin;
 800265c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002660:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002662:	2301      	movs	r3, #1
 8002664:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002666:	2300      	movs	r3, #0
 8002668:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800266a:	2302      	movs	r3, #2
 800266c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800266e:	f107 0310 	add.w	r3, r7, #16
 8002672:	4619      	mov	r1, r3
 8002674:	4816      	ldr	r0, [pc, #88]	; (80026d0 <MX_GPIO_Init+0x160>)
 8002676:	f002 f803 	bl	8004680 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800267a:	2200      	movs	r2, #0
 800267c:	2100      	movs	r1, #0
 800267e:	2006      	movs	r0, #6
 8002680:	f001 fc87 	bl	8003f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002684:	2006      	movs	r0, #6
 8002686:	f001 fca0 	bl	8003fca <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800268a:	2200      	movs	r2, #0
 800268c:	2100      	movs	r1, #0
 800268e:	2007      	movs	r0, #7
 8002690:	f001 fc7f 	bl	8003f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002694:	2007      	movs	r0, #7
 8002696:	f001 fc98 	bl	8003fca <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800269a:	2200      	movs	r2, #0
 800269c:	2100      	movs	r1, #0
 800269e:	2008      	movs	r0, #8
 80026a0:	f001 fc77 	bl	8003f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80026a4:	2008      	movs	r0, #8
 80026a6:	f001 fc90 	bl	8003fca <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80026aa:	2200      	movs	r2, #0
 80026ac:	2100      	movs	r1, #0
 80026ae:	200a      	movs	r0, #10
 80026b0:	f001 fc6f 	bl	8003f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80026b4:	200a      	movs	r0, #10
 80026b6:	f001 fc88 	bl	8003fca <HAL_NVIC_EnableIRQ>

}
 80026ba:	bf00      	nop
 80026bc:	3720      	adds	r7, #32
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	40021000 	.word	0x40021000
 80026c8:	40011000 	.word	0x40011000
 80026cc:	40010c00 	.word	0x40010c00
 80026d0:	40010800 	.word	0x40010800
 80026d4:	10110000 	.word	0x10110000

080026d8 <StrToInt>:

/* USER CODE BEGIN 4 */

uint16_t StrToInt(char* Buf)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b088      	sub	sp, #32
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
char IntMas[10] = {"0123456789"};
 80026e0:	4a1d      	ldr	r2, [pc, #116]	; (8002758 <StrToInt+0x80>)
 80026e2:	f107 030c 	add.w	r3, r7, #12
 80026e6:	ca07      	ldmia	r2, {r0, r1, r2}
 80026e8:	c303      	stmia	r3!, {r0, r1}
 80026ea:	801a      	strh	r2, [r3, #0]
uint16_t Len = strlen(Buf);
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f7fd fd9b 	bl	8000228 <strlen>
 80026f2:	4603      	mov	r3, r0
 80026f4:	82fb      	strh	r3, [r7, #22]
uint32_t TempInt = 0;
 80026f6:	2300      	movs	r3, #0
 80026f8:	61fb      	str	r3, [r7, #28]
for(uint16_t i = 0; i<Len;i++)
 80026fa:	2300      	movs	r3, #0
 80026fc:	837b      	strh	r3, [r7, #26]
 80026fe:	e021      	b.n	8002744 <StrToInt+0x6c>
{
	for(uint8_t j = 0; j<10;j++)
 8002700:	2300      	movs	r3, #0
 8002702:	767b      	strb	r3, [r7, #25]
 8002704:	e018      	b.n	8002738 <StrToInt+0x60>
	{
		if (Buf[i] == IntMas[j])
 8002706:	8b7b      	ldrh	r3, [r7, #26]
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	4413      	add	r3, r2
 800270c:	781a      	ldrb	r2, [r3, #0]
 800270e:	7e7b      	ldrb	r3, [r7, #25]
 8002710:	f107 0120 	add.w	r1, r7, #32
 8002714:	440b      	add	r3, r1
 8002716:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800271a:	429a      	cmp	r2, r3
 800271c:	d109      	bne.n	8002732 <StrToInt+0x5a>
		{
		TempInt = (TempInt*10)+j;
 800271e:	69fa      	ldr	r2, [r7, #28]
 8002720:	4613      	mov	r3, r2
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	4413      	add	r3, r2
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	461a      	mov	r2, r3
 800272a:	7e7b      	ldrb	r3, [r7, #25]
 800272c:	4413      	add	r3, r2
 800272e:	61fb      	str	r3, [r7, #28]
		break;
 8002730:	e005      	b.n	800273e <StrToInt+0x66>
	for(uint8_t j = 0; j<10;j++)
 8002732:	7e7b      	ldrb	r3, [r7, #25]
 8002734:	3301      	adds	r3, #1
 8002736:	767b      	strb	r3, [r7, #25]
 8002738:	7e7b      	ldrb	r3, [r7, #25]
 800273a:	2b09      	cmp	r3, #9
 800273c:	d9e3      	bls.n	8002706 <StrToInt+0x2e>
for(uint16_t i = 0; i<Len;i++)
 800273e:	8b7b      	ldrh	r3, [r7, #26]
 8002740:	3301      	adds	r3, #1
 8002742:	837b      	strh	r3, [r7, #26]
 8002744:	8b7a      	ldrh	r2, [r7, #26]
 8002746:	8afb      	ldrh	r3, [r7, #22]
 8002748:	429a      	cmp	r2, r3
 800274a:	d3d9      	bcc.n	8002700 <StrToInt+0x28>
		}
	}
}
return TempInt;
 800274c:	69fb      	ldr	r3, [r7, #28]
 800274e:	b29b      	uxth	r3, r3
}
 8002750:	4618      	mov	r0, r3
 8002752:	3720      	adds	r7, #32
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	0800f690 	.word	0x0800f690
 800275c:	00000000 	.word	0x00000000

08002760 <StrToFloat>:

float StrToFloat(char* Buf)
{
 8002760:	b5b0      	push	{r4, r5, r7, lr}
 8002762:	b088      	sub	sp, #32
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
char IntMas[10] = {"0123456789"};
 8002768:	4a4f      	ldr	r2, [pc, #316]	; (80028a8 <StrToFloat+0x148>)
 800276a:	f107 0308 	add.w	r3, r7, #8
 800276e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002770:	c303      	stmia	r3!, {r0, r1}
 8002772:	801a      	strh	r2, [r3, #0]
uint16_t Len = strlen(Buf);
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f7fd fd57 	bl	8000228 <strlen>
 800277a:	4603      	mov	r3, r0
 800277c:	82bb      	strh	r3, [r7, #20]
float TempInt = 0;
 800277e:	f04f 0300 	mov.w	r3, #0
 8002782:	61fb      	str	r3, [r7, #28]
uint8_t dotIndex = 0;
 8002784:	2300      	movs	r3, #0
 8002786:	76fb      	strb	r3, [r7, #27]

for(uint16_t i = 0; i<Len;i++)
 8002788:	2300      	movs	r3, #0
 800278a:	833b      	strh	r3, [r7, #24]
 800278c:	e07e      	b.n	800288c <StrToFloat+0x12c>
{
	if (Buf[i] == '.' || Buf[i] == ',')
 800278e:	8b3b      	ldrh	r3, [r7, #24]
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	4413      	add	r3, r2
 8002794:	781b      	ldrb	r3, [r3, #0]
 8002796:	2b2e      	cmp	r3, #46	; 0x2e
 8002798:	d005      	beq.n	80027a6 <StrToFloat+0x46>
 800279a:	8b3b      	ldrh	r3, [r7, #24]
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	4413      	add	r3, r2
 80027a0:	781b      	ldrb	r3, [r3, #0]
 80027a2:	2b2c      	cmp	r3, #44	; 0x2c
 80027a4:	d104      	bne.n	80027b0 <StrToFloat+0x50>
	{
	dotIndex = 1;
 80027a6:	2301      	movs	r3, #1
 80027a8:	76fb      	strb	r3, [r7, #27]
	i++;
 80027aa:	8b3b      	ldrh	r3, [r7, #24]
 80027ac:	3301      	adds	r3, #1
 80027ae:	833b      	strh	r3, [r7, #24]
	}
	for(uint8_t j = 0; j<10;j++)
 80027b0:	2300      	movs	r3, #0
 80027b2:	75fb      	strb	r3, [r7, #23]
 80027b4:	e064      	b.n	8002880 <StrToFloat+0x120>
	{
		if (Buf[i] == IntMas[j]&& dotIndex == 0)
 80027b6:	8b3b      	ldrh	r3, [r7, #24]
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	4413      	add	r3, r2
 80027bc:	781a      	ldrb	r2, [r3, #0]
 80027be:	7dfb      	ldrb	r3, [r7, #23]
 80027c0:	f107 0120 	add.w	r1, r7, #32
 80027c4:	440b      	add	r3, r1
 80027c6:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80027ca:	429a      	cmp	r2, r3
 80027cc:	d114      	bne.n	80027f8 <StrToFloat+0x98>
 80027ce:	7efb      	ldrb	r3, [r7, #27]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d111      	bne.n	80027f8 <StrToFloat+0x98>
		{
		TempInt = (TempInt*10)+j;
 80027d4:	4935      	ldr	r1, [pc, #212]	; (80028ac <StrToFloat+0x14c>)
 80027d6:	69f8      	ldr	r0, [r7, #28]
 80027d8:	f7fe fb20 	bl	8000e1c <__aeabi_fmul>
 80027dc:	4603      	mov	r3, r0
 80027de:	461c      	mov	r4, r3
 80027e0:	7dfb      	ldrb	r3, [r7, #23]
 80027e2:	4618      	mov	r0, r3
 80027e4:	f7fe fac6 	bl	8000d74 <__aeabi_i2f>
 80027e8:	4603      	mov	r3, r0
 80027ea:	4619      	mov	r1, r3
 80027ec:	4620      	mov	r0, r4
 80027ee:	f7fe fa0d 	bl	8000c0c <__addsf3>
 80027f2:	4603      	mov	r3, r0
 80027f4:	61fb      	str	r3, [r7, #28]
		break;
 80027f6:	e046      	b.n	8002886 <StrToFloat+0x126>
		}else if (Buf[i] == IntMas[j]&& dotIndex > 0)
 80027f8:	8b3b      	ldrh	r3, [r7, #24]
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	4413      	add	r3, r2
 80027fe:	781a      	ldrb	r2, [r3, #0]
 8002800:	7dfb      	ldrb	r3, [r7, #23]
 8002802:	f107 0120 	add.w	r1, r7, #32
 8002806:	440b      	add	r3, r1
 8002808:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800280c:	429a      	cmp	r2, r3
 800280e:	d134      	bne.n	800287a <StrToFloat+0x11a>
 8002810:	7efb      	ldrb	r3, [r7, #27]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d031      	beq.n	800287a <StrToFloat+0x11a>
		{
		TempInt = (pow(0.1, dotIndex)*j)+TempInt;
 8002816:	7efb      	ldrb	r3, [r7, #27]
 8002818:	4618      	mov	r0, r3
 800281a:	f7fd fe4f 	bl	80004bc <__aeabi_ui2d>
 800281e:	4603      	mov	r3, r0
 8002820:	460c      	mov	r4, r1
 8002822:	461a      	mov	r2, r3
 8002824:	4623      	mov	r3, r4
 8002826:	a11e      	add	r1, pc, #120	; (adr r1, 80028a0 <StrToFloat+0x140>)
 8002828:	e9d1 0100 	ldrd	r0, r1, [r1]
 800282c:	f00b fd8a 	bl	800e344 <pow>
 8002830:	4604      	mov	r4, r0
 8002832:	460d      	mov	r5, r1
 8002834:	7dfb      	ldrb	r3, [r7, #23]
 8002836:	4618      	mov	r0, r3
 8002838:	f7fd fe50 	bl	80004dc <__aeabi_i2d>
 800283c:	4602      	mov	r2, r0
 800283e:	460b      	mov	r3, r1
 8002840:	4620      	mov	r0, r4
 8002842:	4629      	mov	r1, r5
 8002844:	f7fd feb4 	bl	80005b0 <__aeabi_dmul>
 8002848:	4603      	mov	r3, r0
 800284a:	460c      	mov	r4, r1
 800284c:	4625      	mov	r5, r4
 800284e:	461c      	mov	r4, r3
 8002850:	69f8      	ldr	r0, [r7, #28]
 8002852:	f7fd fe55 	bl	8000500 <__aeabi_f2d>
 8002856:	4602      	mov	r2, r0
 8002858:	460b      	mov	r3, r1
 800285a:	4620      	mov	r0, r4
 800285c:	4629      	mov	r1, r5
 800285e:	f7fd fcf1 	bl	8000244 <__adddf3>
 8002862:	4603      	mov	r3, r0
 8002864:	460c      	mov	r4, r1
 8002866:	4618      	mov	r0, r3
 8002868:	4621      	mov	r1, r4
 800286a:	f7fe f979 	bl	8000b60 <__aeabi_d2f>
 800286e:	4603      	mov	r3, r0
 8002870:	61fb      	str	r3, [r7, #28]
		dotIndex++;
 8002872:	7efb      	ldrb	r3, [r7, #27]
 8002874:	3301      	adds	r3, #1
 8002876:	76fb      	strb	r3, [r7, #27]
		break;
 8002878:	e005      	b.n	8002886 <StrToFloat+0x126>
	for(uint8_t j = 0; j<10;j++)
 800287a:	7dfb      	ldrb	r3, [r7, #23]
 800287c:	3301      	adds	r3, #1
 800287e:	75fb      	strb	r3, [r7, #23]
 8002880:	7dfb      	ldrb	r3, [r7, #23]
 8002882:	2b09      	cmp	r3, #9
 8002884:	d997      	bls.n	80027b6 <StrToFloat+0x56>
for(uint16_t i = 0; i<Len;i++)
 8002886:	8b3b      	ldrh	r3, [r7, #24]
 8002888:	3301      	adds	r3, #1
 800288a:	833b      	strh	r3, [r7, #24]
 800288c:	8b3a      	ldrh	r2, [r7, #24]
 800288e:	8abb      	ldrh	r3, [r7, #20]
 8002890:	429a      	cmp	r2, r3
 8002892:	f4ff af7c 	bcc.w	800278e <StrToFloat+0x2e>
		}
	}
}
return TempInt;
 8002896:	69fb      	ldr	r3, [r7, #28]
}
 8002898:	4618      	mov	r0, r3
 800289a:	3720      	adds	r7, #32
 800289c:	46bd      	mov	sp, r7
 800289e:	bdb0      	pop	{r4, r5, r7, pc}
 80028a0:	9999999a 	.word	0x9999999a
 80028a4:	3fb99999 	.word	0x3fb99999
 80028a8:	0800f690 	.word	0x0800f690
 80028ac:	41200000 	.word	0x41200000

080028b0 <StrCmp>:

uint8_t StrCmp (char* Buf,char* cmpBuf)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]
	uint8_t Len = strlen(cmpBuf); 
 80028ba:	6838      	ldr	r0, [r7, #0]
 80028bc:	f7fd fcb4 	bl	8000228 <strlen>
 80028c0:	4603      	mov	r3, r0
 80028c2:	72fb      	strb	r3, [r7, #11]
	for(int i=0;i<Len;i++)
 80028c4:	2300      	movs	r3, #0
 80028c6:	60fb      	str	r3, [r7, #12]
 80028c8:	e00e      	b.n	80028e8 <StrCmp+0x38>
		{
			if (Buf[i]!=cmpBuf[i])
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	4413      	add	r3, r2
 80028d0:	781a      	ldrb	r2, [r3, #0]
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	6839      	ldr	r1, [r7, #0]
 80028d6:	440b      	add	r3, r1
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	429a      	cmp	r2, r3
 80028dc:	d001      	beq.n	80028e2 <StrCmp+0x32>
				{
					return 0;
 80028de:	2300      	movs	r3, #0
 80028e0:	e007      	b.n	80028f2 <StrCmp+0x42>
	for(int i=0;i<Len;i++)
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	3301      	adds	r3, #1
 80028e6:	60fb      	str	r3, [r7, #12]
 80028e8:	7afb      	ldrb	r3, [r7, #11]
 80028ea:	68fa      	ldr	r2, [r7, #12]
 80028ec:	429a      	cmp	r2, r3
 80028ee:	dbec      	blt.n	80028ca <StrCmp+0x1a>
				}
		}
	return 1;
 80028f0:	2301      	movs	r3, #1
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3710      	adds	r7, #16
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
	...

080028fc <AllOff>:

void AllOff(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0
DioOff(200);
 8002900:	20c8      	movs	r0, #200	; 0xc8
 8002902:	f000 f8ab 	bl	8002a5c <DioOff>
RelOff(200);
 8002906:	20c8      	movs	r0, #200	; 0xc8
 8002908:	f000 f9c6 	bl	8002c98 <RelOff>
__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,0);
 800290c:	4b02      	ldr	r3, [pc, #8]	; (8002918 <AllOff+0x1c>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2200      	movs	r2, #0
 8002912:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002914:	bf00      	nop
 8002916:	bd80      	pop	{r7, pc}
 8002918:	20000f98 	.word	0x20000f98

0800291c <DioOn>:



void DioOn(uint8_t DioNum)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b082      	sub	sp, #8
 8002920:	af00      	add	r7, sp, #0
 8002922:	4603      	mov	r3, r0
 8002924:	71fb      	strb	r3, [r7, #7]
    switch (DioNum)
 8002926:	79fb      	ldrb	r3, [r7, #7]
 8002928:	3b01      	subs	r3, #1
 800292a:	2b0f      	cmp	r3, #15
 800292c:	f200 808e 	bhi.w	8002a4c <DioOn+0x130>
 8002930:	a201      	add	r2, pc, #4	; (adr r2, 8002938 <DioOn+0x1c>)
 8002932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002936:	bf00      	nop
 8002938:	08002979 	.word	0x08002979
 800293c:	08002987 	.word	0x08002987
 8002940:	08002995 	.word	0x08002995
 8002944:	080029a1 	.word	0x080029a1
 8002948:	080029ad 	.word	0x080029ad
 800294c:	080029bb 	.word	0x080029bb
 8002950:	080029c9 	.word	0x080029c9
 8002954:	080029d7 	.word	0x080029d7
 8002958:	080029e5 	.word	0x080029e5
 800295c:	080029f3 	.word	0x080029f3
 8002960:	08002a01 	.word	0x08002a01
 8002964:	08002a0f 	.word	0x08002a0f
 8002968:	08002a1d 	.word	0x08002a1d
 800296c:	08002a29 	.word	0x08002a29
 8002970:	08002a35 	.word	0x08002a35
 8002974:	08002a41 	.word	0x08002a41
		{
			case 1:   HAL_GPIO_WritePin(GPIOC, Out2_Pin, GPIO_PIN_SET); break; 
 8002978:	2201      	movs	r2, #1
 800297a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800297e:	4835      	ldr	r0, [pc, #212]	; (8002a54 <DioOn+0x138>)
 8002980:	f001 ffe8 	bl	8004954 <HAL_GPIO_WritePin>
 8002984:	e062      	b.n	8002a4c <DioOn+0x130>
			case 2:   HAL_GPIO_WritePin(GPIOC, Out4_Pin, GPIO_PIN_SET); break; 
 8002986:	2201      	movs	r2, #1
 8002988:	f44f 7100 	mov.w	r1, #512	; 0x200
 800298c:	4831      	ldr	r0, [pc, #196]	; (8002a54 <DioOn+0x138>)
 800298e:	f001 ffe1 	bl	8004954 <HAL_GPIO_WritePin>
 8002992:	e05b      	b.n	8002a4c <DioOn+0x130>
			case 3:   HAL_GPIO_WritePin(GPIOC, Out1_Pin, GPIO_PIN_SET); break; 
 8002994:	2201      	movs	r2, #1
 8002996:	2140      	movs	r1, #64	; 0x40
 8002998:	482e      	ldr	r0, [pc, #184]	; (8002a54 <DioOn+0x138>)
 800299a:	f001 ffdb 	bl	8004954 <HAL_GPIO_WritePin>
 800299e:	e055      	b.n	8002a4c <DioOn+0x130>
			case 4:   HAL_GPIO_WritePin(GPIOC, Out3_Pin, GPIO_PIN_SET); break; 
 80029a0:	2201      	movs	r2, #1
 80029a2:	2180      	movs	r1, #128	; 0x80
 80029a4:	482b      	ldr	r0, [pc, #172]	; (8002a54 <DioOn+0x138>)
 80029a6:	f001 ffd5 	bl	8004954 <HAL_GPIO_WritePin>
 80029aa:	e04f      	b.n	8002a4c <DioOn+0x130>
			case 5:   HAL_GPIO_WritePin(GPIOC, Out6_Pin, GPIO_PIN_SET); break; 
 80029ac:	2201      	movs	r2, #1
 80029ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80029b2:	4828      	ldr	r0, [pc, #160]	; (8002a54 <DioOn+0x138>)
 80029b4:	f001 ffce 	bl	8004954 <HAL_GPIO_WritePin>
 80029b8:	e048      	b.n	8002a4c <DioOn+0x130>
			case 6:   HAL_GPIO_WritePin(GPIOC, Out5_Pin, GPIO_PIN_SET); break; 
 80029ba:	2201      	movs	r2, #1
 80029bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80029c0:	4824      	ldr	r0, [pc, #144]	; (8002a54 <DioOn+0x138>)
 80029c2:	f001 ffc7 	bl	8004954 <HAL_GPIO_WritePin>
 80029c6:	e041      	b.n	8002a4c <DioOn+0x130>
			case 7:   HAL_GPIO_WritePin(GPIOC, Out7_Pin, GPIO_PIN_SET); break; 
 80029c8:	2201      	movs	r2, #1
 80029ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80029ce:	4821      	ldr	r0, [pc, #132]	; (8002a54 <DioOn+0x138>)
 80029d0:	f001 ffc0 	bl	8004954 <HAL_GPIO_WritePin>
 80029d4:	e03a      	b.n	8002a4c <DioOn+0x130>
			case 8:   HAL_GPIO_WritePin(GPIOB, Out9_Pin, GPIO_PIN_SET); break; 
 80029d6:	2201      	movs	r2, #1
 80029d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80029dc:	481e      	ldr	r0, [pc, #120]	; (8002a58 <DioOn+0x13c>)
 80029de:	f001 ffb9 	bl	8004954 <HAL_GPIO_WritePin>
 80029e2:	e033      	b.n	8002a4c <DioOn+0x130>
			case 9:   HAL_GPIO_WritePin(GPIOB, Out8_Pin, GPIO_PIN_SET); break; 
 80029e4:	2201      	movs	r2, #1
 80029e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80029ea:	481b      	ldr	r0, [pc, #108]	; (8002a58 <DioOn+0x13c>)
 80029ec:	f001 ffb2 	bl	8004954 <HAL_GPIO_WritePin>
 80029f0:	e02c      	b.n	8002a4c <DioOn+0x130>
			case 10:  HAL_GPIO_WritePin(GPIOC, Out10_Pin, GPIO_PIN_SET); break; 
 80029f2:	2201      	movs	r2, #1
 80029f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80029f8:	4816      	ldr	r0, [pc, #88]	; (8002a54 <DioOn+0x138>)
 80029fa:	f001 ffab 	bl	8004954 <HAL_GPIO_WritePin>
 80029fe:	e025      	b.n	8002a4c <DioOn+0x130>
			case 11:  HAL_GPIO_WritePin(GPIOC, Out12_Pin, GPIO_PIN_SET); break;
 8002a00:	2201      	movs	r2, #1
 8002a02:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002a06:	4813      	ldr	r0, [pc, #76]	; (8002a54 <DioOn+0x138>)
 8002a08:	f001 ffa4 	bl	8004954 <HAL_GPIO_WritePin>
 8002a0c:	e01e      	b.n	8002a4c <DioOn+0x130>
			case 12:  HAL_GPIO_WritePin(GPIOC, Out11_Pin, GPIO_PIN_SET); break; 
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a14:	480f      	ldr	r0, [pc, #60]	; (8002a54 <DioOn+0x138>)
 8002a16:	f001 ff9d 	bl	8004954 <HAL_GPIO_WritePin>
 8002a1a:	e017      	b.n	8002a4c <DioOn+0x130>
			case 13:  HAL_GPIO_WritePin(GPIOC, Out13_Pin, GPIO_PIN_SET); break;
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	2101      	movs	r1, #1
 8002a20:	480c      	ldr	r0, [pc, #48]	; (8002a54 <DioOn+0x138>)
 8002a22:	f001 ff97 	bl	8004954 <HAL_GPIO_WritePin>
 8002a26:	e011      	b.n	8002a4c <DioOn+0x130>
			case 14:  HAL_GPIO_WritePin(GPIOC, Out15_Pin, GPIO_PIN_SET); break; 
 8002a28:	2201      	movs	r2, #1
 8002a2a:	2102      	movs	r1, #2
 8002a2c:	4809      	ldr	r0, [pc, #36]	; (8002a54 <DioOn+0x138>)
 8002a2e:	f001 ff91 	bl	8004954 <HAL_GPIO_WritePin>
 8002a32:	e00b      	b.n	8002a4c <DioOn+0x130>
			case 15:  HAL_GPIO_WritePin(GPIOC, Out14_Pin, GPIO_PIN_SET); break;
 8002a34:	2201      	movs	r2, #1
 8002a36:	2104      	movs	r1, #4
 8002a38:	4806      	ldr	r0, [pc, #24]	; (8002a54 <DioOn+0x138>)
 8002a3a:	f001 ff8b 	bl	8004954 <HAL_GPIO_WritePin>
 8002a3e:	e005      	b.n	8002a4c <DioOn+0x130>
			case 16:  HAL_GPIO_WritePin(GPIOC, Out16_Pin, GPIO_PIN_SET); break;
 8002a40:	2201      	movs	r2, #1
 8002a42:	2108      	movs	r1, #8
 8002a44:	4803      	ldr	r0, [pc, #12]	; (8002a54 <DioOn+0x138>)
 8002a46:	f001 ff85 	bl	8004954 <HAL_GPIO_WritePin>
 8002a4a:	bf00      	nop
		}		
}
 8002a4c:	bf00      	nop
 8002a4e:	3708      	adds	r7, #8
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	40011000 	.word	0x40011000
 8002a58:	40010c00 	.word	0x40010c00

08002a5c <DioOff>:

void DioOff(uint8_t DioNum)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	4603      	mov	r3, r0
 8002a64:	71fb      	strb	r3, [r7, #7]
    switch (DioNum)
 8002a66:	79fb      	ldrb	r3, [r7, #7]
 8002a68:	2b09      	cmp	r3, #9
 8002a6a:	d05d      	beq.n	8002b28 <DioOff+0xcc>
 8002a6c:	2b09      	cmp	r3, #9
 8002a6e:	dc13      	bgt.n	8002a98 <DioOff+0x3c>
 8002a70:	2b04      	cmp	r3, #4
 8002a72:	d037      	beq.n	8002ae4 <DioOff+0x88>
 8002a74:	2b04      	cmp	r3, #4
 8002a76:	dc06      	bgt.n	8002a86 <DioOff+0x2a>
 8002a78:	2b02      	cmp	r3, #2
 8002a7a:	d026      	beq.n	8002aca <DioOff+0x6e>
 8002a7c:	2b02      	cmp	r3, #2
 8002a7e:	dc2b      	bgt.n	8002ad8 <DioOff+0x7c>
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d01b      	beq.n	8002abc <DioOff+0x60>
			case 200: HAL_GPIO_WritePin(GPIOC, Out10_Pin|Out12_Pin|Out11_Pin|Out13_Pin // RESET ALL
                          |Out15_Pin|Out14_Pin|Out16_Pin|Out1_Pin|Out3_Pin|Out2_Pin 
                          |Out4_Pin|Out6_Pin|Out5_Pin|Out7_Pin, GPIO_PIN_RESET); 
								HAL_GPIO_WritePin(GPIOB, Out8_Pin|Out9_Pin, GPIO_PIN_RESET); break;
		}		
}
 8002a84:	e091      	b.n	8002baa <DioOff+0x14e>
    switch (DioNum)
 8002a86:	2b06      	cmp	r3, #6
 8002a88:	d039      	beq.n	8002afe <DioOff+0xa2>
 8002a8a:	2b06      	cmp	r3, #6
 8002a8c:	db30      	blt.n	8002af0 <DioOff+0x94>
 8002a8e:	2b07      	cmp	r3, #7
 8002a90:	d03c      	beq.n	8002b0c <DioOff+0xb0>
 8002a92:	2b08      	cmp	r3, #8
 8002a94:	d041      	beq.n	8002b1a <DioOff+0xbe>
}
 8002a96:	e088      	b.n	8002baa <DioOff+0x14e>
    switch (DioNum)
 8002a98:	2b0d      	cmp	r3, #13
 8002a9a:	d061      	beq.n	8002b60 <DioOff+0x104>
 8002a9c:	2b0d      	cmp	r3, #13
 8002a9e:	dc04      	bgt.n	8002aaa <DioOff+0x4e>
 8002aa0:	2b0b      	cmp	r3, #11
 8002aa2:	d04f      	beq.n	8002b44 <DioOff+0xe8>
 8002aa4:	2b0b      	cmp	r3, #11
 8002aa6:	dc54      	bgt.n	8002b52 <DioOff+0xf6>
 8002aa8:	e045      	b.n	8002b36 <DioOff+0xda>
 8002aaa:	2b0f      	cmp	r3, #15
 8002aac:	d064      	beq.n	8002b78 <DioOff+0x11c>
 8002aae:	2b0f      	cmp	r3, #15
 8002ab0:	db5c      	blt.n	8002b6c <DioOff+0x110>
 8002ab2:	2b10      	cmp	r3, #16
 8002ab4:	d066      	beq.n	8002b84 <DioOff+0x128>
 8002ab6:	2bc8      	cmp	r3, #200	; 0xc8
 8002ab8:	d06a      	beq.n	8002b90 <DioOff+0x134>
}
 8002aba:	e076      	b.n	8002baa <DioOff+0x14e>
			case 1:   HAL_GPIO_WritePin(GPIOC, Out2_Pin, GPIO_PIN_RESET); break; 
 8002abc:	2200      	movs	r2, #0
 8002abe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ac2:	483c      	ldr	r0, [pc, #240]	; (8002bb4 <DioOff+0x158>)
 8002ac4:	f001 ff46 	bl	8004954 <HAL_GPIO_WritePin>
 8002ac8:	e06f      	b.n	8002baa <DioOff+0x14e>
			case 2:   HAL_GPIO_WritePin(GPIOC, Out4_Pin, GPIO_PIN_RESET); break; 
 8002aca:	2200      	movs	r2, #0
 8002acc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ad0:	4838      	ldr	r0, [pc, #224]	; (8002bb4 <DioOff+0x158>)
 8002ad2:	f001 ff3f 	bl	8004954 <HAL_GPIO_WritePin>
 8002ad6:	e068      	b.n	8002baa <DioOff+0x14e>
			case 3:   HAL_GPIO_WritePin(GPIOC, Out1_Pin, GPIO_PIN_RESET); break; 
 8002ad8:	2200      	movs	r2, #0
 8002ada:	2140      	movs	r1, #64	; 0x40
 8002adc:	4835      	ldr	r0, [pc, #212]	; (8002bb4 <DioOff+0x158>)
 8002ade:	f001 ff39 	bl	8004954 <HAL_GPIO_WritePin>
 8002ae2:	e062      	b.n	8002baa <DioOff+0x14e>
			case 4:   HAL_GPIO_WritePin(GPIOC, Out3_Pin, GPIO_PIN_RESET); break; 
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	2180      	movs	r1, #128	; 0x80
 8002ae8:	4832      	ldr	r0, [pc, #200]	; (8002bb4 <DioOff+0x158>)
 8002aea:	f001 ff33 	bl	8004954 <HAL_GPIO_WritePin>
 8002aee:	e05c      	b.n	8002baa <DioOff+0x14e>
			case 5:   HAL_GPIO_WritePin(GPIOC, Out6_Pin, GPIO_PIN_RESET); break; 
 8002af0:	2200      	movs	r2, #0
 8002af2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002af6:	482f      	ldr	r0, [pc, #188]	; (8002bb4 <DioOff+0x158>)
 8002af8:	f001 ff2c 	bl	8004954 <HAL_GPIO_WritePin>
 8002afc:	e055      	b.n	8002baa <DioOff+0x14e>
			case 6:   HAL_GPIO_WritePin(GPIOC, Out5_Pin, GPIO_PIN_RESET); break; 
 8002afe:	2200      	movs	r2, #0
 8002b00:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002b04:	482b      	ldr	r0, [pc, #172]	; (8002bb4 <DioOff+0x158>)
 8002b06:	f001 ff25 	bl	8004954 <HAL_GPIO_WritePin>
 8002b0a:	e04e      	b.n	8002baa <DioOff+0x14e>
			case 7:   HAL_GPIO_WritePin(GPIOC, Out7_Pin, GPIO_PIN_RESET); break; 
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b12:	4828      	ldr	r0, [pc, #160]	; (8002bb4 <DioOff+0x158>)
 8002b14:	f001 ff1e 	bl	8004954 <HAL_GPIO_WritePin>
 8002b18:	e047      	b.n	8002baa <DioOff+0x14e>
			case 8:   HAL_GPIO_WritePin(GPIOB, Out9_Pin, GPIO_PIN_RESET); break; 
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b20:	4825      	ldr	r0, [pc, #148]	; (8002bb8 <DioOff+0x15c>)
 8002b22:	f001 ff17 	bl	8004954 <HAL_GPIO_WritePin>
 8002b26:	e040      	b.n	8002baa <DioOff+0x14e>
			case 9:   HAL_GPIO_WritePin(GPIOB, Out8_Pin, GPIO_PIN_RESET); break; 
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b2e:	4822      	ldr	r0, [pc, #136]	; (8002bb8 <DioOff+0x15c>)
 8002b30:	f001 ff10 	bl	8004954 <HAL_GPIO_WritePin>
 8002b34:	e039      	b.n	8002baa <DioOff+0x14e>
			case 10:  HAL_GPIO_WritePin(GPIOC, Out10_Pin, GPIO_PIN_RESET); break; 
 8002b36:	2200      	movs	r2, #0
 8002b38:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b3c:	481d      	ldr	r0, [pc, #116]	; (8002bb4 <DioOff+0x158>)
 8002b3e:	f001 ff09 	bl	8004954 <HAL_GPIO_WritePin>
 8002b42:	e032      	b.n	8002baa <DioOff+0x14e>
			case 11:  HAL_GPIO_WritePin(GPIOC, Out12_Pin, GPIO_PIN_RESET); break;
 8002b44:	2200      	movs	r2, #0
 8002b46:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002b4a:	481a      	ldr	r0, [pc, #104]	; (8002bb4 <DioOff+0x158>)
 8002b4c:	f001 ff02 	bl	8004954 <HAL_GPIO_WritePin>
 8002b50:	e02b      	b.n	8002baa <DioOff+0x14e>
			case 12:  HAL_GPIO_WritePin(GPIOC, Out11_Pin, GPIO_PIN_RESET); break; 
 8002b52:	2200      	movs	r2, #0
 8002b54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b58:	4816      	ldr	r0, [pc, #88]	; (8002bb4 <DioOff+0x158>)
 8002b5a:	f001 fefb 	bl	8004954 <HAL_GPIO_WritePin>
 8002b5e:	e024      	b.n	8002baa <DioOff+0x14e>
			case 13:  HAL_GPIO_WritePin(GPIOC, Out13_Pin, GPIO_PIN_RESET); break;
 8002b60:	2200      	movs	r2, #0
 8002b62:	2101      	movs	r1, #1
 8002b64:	4813      	ldr	r0, [pc, #76]	; (8002bb4 <DioOff+0x158>)
 8002b66:	f001 fef5 	bl	8004954 <HAL_GPIO_WritePin>
 8002b6a:	e01e      	b.n	8002baa <DioOff+0x14e>
			case 14:  HAL_GPIO_WritePin(GPIOC, Out15_Pin, GPIO_PIN_RESET); break; 
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	2102      	movs	r1, #2
 8002b70:	4810      	ldr	r0, [pc, #64]	; (8002bb4 <DioOff+0x158>)
 8002b72:	f001 feef 	bl	8004954 <HAL_GPIO_WritePin>
 8002b76:	e018      	b.n	8002baa <DioOff+0x14e>
			case 15:  HAL_GPIO_WritePin(GPIOC, Out14_Pin, GPIO_PIN_RESET); break;
 8002b78:	2200      	movs	r2, #0
 8002b7a:	2104      	movs	r1, #4
 8002b7c:	480d      	ldr	r0, [pc, #52]	; (8002bb4 <DioOff+0x158>)
 8002b7e:	f001 fee9 	bl	8004954 <HAL_GPIO_WritePin>
 8002b82:	e012      	b.n	8002baa <DioOff+0x14e>
			case 16:  HAL_GPIO_WritePin(GPIOC, Out16_Pin, GPIO_PIN_RESET); break;
 8002b84:	2200      	movs	r2, #0
 8002b86:	2108      	movs	r1, #8
 8002b88:	480a      	ldr	r0, [pc, #40]	; (8002bb4 <DioOff+0x158>)
 8002b8a:	f001 fee3 	bl	8004954 <HAL_GPIO_WritePin>
 8002b8e:	e00c      	b.n	8002baa <DioOff+0x14e>
			case 200: HAL_GPIO_WritePin(GPIOC, Out10_Pin|Out12_Pin|Out11_Pin|Out13_Pin // RESET ALL
 8002b90:	2200      	movs	r2, #0
 8002b92:	f64f 71cf 	movw	r1, #65487	; 0xffcf
 8002b96:	4807      	ldr	r0, [pc, #28]	; (8002bb4 <DioOff+0x158>)
 8002b98:	f001 fedc 	bl	8004954 <HAL_GPIO_WritePin>
								HAL_GPIO_WritePin(GPIOB, Out8_Pin|Out9_Pin, GPIO_PIN_RESET); break;
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	f44f 7140 	mov.w	r1, #768	; 0x300
 8002ba2:	4805      	ldr	r0, [pc, #20]	; (8002bb8 <DioOff+0x15c>)
 8002ba4:	f001 fed6 	bl	8004954 <HAL_GPIO_WritePin>
 8002ba8:	bf00      	nop
}
 8002baa:	bf00      	nop
 8002bac:	3708      	adds	r7, #8
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	40011000 	.word	0x40011000
 8002bb8:	40010c00 	.word	0x40010c00

08002bbc <RelOn>:

void RelOn(uint8_t RelNum)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	71fb      	strb	r3, [r7, #7]
		switch (RelNum)
 8002bc6:	79fb      	ldrb	r3, [r7, #7]
 8002bc8:	3b01      	subs	r3, #1
 8002bca:	2b09      	cmp	r3, #9
 8002bcc:	d85a      	bhi.n	8002c84 <RelOn+0xc8>
 8002bce:	a201      	add	r2, pc, #4	; (adr r2, 8002bd4 <RelOn+0x18>)
 8002bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bd4:	08002bfd 	.word	0x08002bfd
 8002bd8:	08002c0b 	.word	0x08002c0b
 8002bdc:	08002c19 	.word	0x08002c19
 8002be0:	08002c27 	.word	0x08002c27
 8002be4:	08002c35 	.word	0x08002c35
 8002be8:	08002c43 	.word	0x08002c43
 8002bec:	08002c51 	.word	0x08002c51
 8002bf0:	08002c5d 	.word	0x08002c5d
 8002bf4:	08002c69 	.word	0x08002c69
 8002bf8:	08002c77 	.word	0x08002c77
		{
			case 1:HAL_GPIO_WritePin(GPIOB, RelOn1_Pin, GPIO_PIN_SET); break;
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002c02:	4822      	ldr	r0, [pc, #136]	; (8002c8c <RelOn+0xd0>)
 8002c04:	f001 fea6 	bl	8004954 <HAL_GPIO_WritePin>
 8002c08:	e03c      	b.n	8002c84 <RelOn+0xc8>
			case 2:HAL_GPIO_WritePin(GPIOB, RelOn2_Pin, GPIO_PIN_SET); break;
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002c10:	481e      	ldr	r0, [pc, #120]	; (8002c8c <RelOn+0xd0>)
 8002c12:	f001 fe9f 	bl	8004954 <HAL_GPIO_WritePin>
 8002c16:	e035      	b.n	8002c84 <RelOn+0xc8>
			case 3:HAL_GPIO_WritePin(GPIOB, RelOn3_Pin, GPIO_PIN_SET); break;
 8002c18:	2201      	movs	r2, #1
 8002c1a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c1e:	481b      	ldr	r0, [pc, #108]	; (8002c8c <RelOn+0xd0>)
 8002c20:	f001 fe98 	bl	8004954 <HAL_GPIO_WritePin>
 8002c24:	e02e      	b.n	8002c84 <RelOn+0xc8>
			case 4:HAL_GPIO_WritePin(GPIOB, RelOn4_Pin, GPIO_PIN_SET); break;
 8002c26:	2201      	movs	r2, #1
 8002c28:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002c2c:	4817      	ldr	r0, [pc, #92]	; (8002c8c <RelOn+0xd0>)
 8002c2e:	f001 fe91 	bl	8004954 <HAL_GPIO_WritePin>
 8002c32:	e027      	b.n	8002c84 <RelOn+0xc8>
			case 5:HAL_GPIO_WritePin(GPIOB, RelOn5_Pin, GPIO_PIN_SET); break;
 8002c34:	2201      	movs	r2, #1
 8002c36:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c3a:	4814      	ldr	r0, [pc, #80]	; (8002c8c <RelOn+0xd0>)
 8002c3c:	f001 fe8a 	bl	8004954 <HAL_GPIO_WritePin>
 8002c40:	e020      	b.n	8002c84 <RelOn+0xc8>
			case 6:HAL_GPIO_WritePin(GPIOB, RelOn6_Pin, GPIO_PIN_SET); break;
 8002c42:	2201      	movs	r2, #1
 8002c44:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002c48:	4810      	ldr	r0, [pc, #64]	; (8002c8c <RelOn+0xd0>)
 8002c4a:	f001 fe83 	bl	8004954 <HAL_GPIO_WritePin>
 8002c4e:	e019      	b.n	8002c84 <RelOn+0xc8>
			case 7:HAL_GPIO_WritePin(GPIOC, RelOn7_Pin, GPIO_PIN_SET); break;
 8002c50:	2201      	movs	r2, #1
 8002c52:	2110      	movs	r1, #16
 8002c54:	480e      	ldr	r0, [pc, #56]	; (8002c90 <RelOn+0xd4>)
 8002c56:	f001 fe7d 	bl	8004954 <HAL_GPIO_WritePin>
 8002c5a:	e013      	b.n	8002c84 <RelOn+0xc8>
			case 8:HAL_GPIO_WritePin(GPIOC, RelOn8_Pin, GPIO_PIN_SET); break;
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	2120      	movs	r1, #32
 8002c60:	480b      	ldr	r0, [pc, #44]	; (8002c90 <RelOn+0xd4>)
 8002c62:	f001 fe77 	bl	8004954 <HAL_GPIO_WritePin>
 8002c66:	e00d      	b.n	8002c84 <RelOn+0xc8>
			case 9:HAL_GPIO_WritePin(GPIOA, RelOn9_Pin, GPIO_PIN_SET); break;
 8002c68:	2201      	movs	r2, #1
 8002c6a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c6e:	4809      	ldr	r0, [pc, #36]	; (8002c94 <RelOn+0xd8>)
 8002c70:	f001 fe70 	bl	8004954 <HAL_GPIO_WritePin>
 8002c74:	e006      	b.n	8002c84 <RelOn+0xc8>
			case 10:HAL_GPIO_WritePin(GPIOA, RelOn10_Pin, GPIO_PIN_SET); break;
 8002c76:	2201      	movs	r2, #1
 8002c78:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002c7c:	4805      	ldr	r0, [pc, #20]	; (8002c94 <RelOn+0xd8>)
 8002c7e:	f001 fe69 	bl	8004954 <HAL_GPIO_WritePin>
 8002c82:	bf00      	nop
		}
}
 8002c84:	bf00      	nop
 8002c86:	3708      	adds	r7, #8
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	40010c00 	.word	0x40010c00
 8002c90:	40011000 	.word	0x40011000
 8002c94:	40010800 	.word	0x40010800

08002c98 <RelOff>:

void RelOff(uint8_t RelNum)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	71fb      	strb	r3, [r7, #7]
		switch (RelNum)
 8002ca2:	79fb      	ldrb	r3, [r7, #7]
 8002ca4:	2b06      	cmp	r3, #6
 8002ca6:	d040      	beq.n	8002d2a <RelOff+0x92>
 8002ca8:	2b06      	cmp	r3, #6
 8002caa:	dc0d      	bgt.n	8002cc8 <RelOff+0x30>
 8002cac:	2b03      	cmp	r3, #3
 8002cae:	d027      	beq.n	8002d00 <RelOff+0x68>
 8002cb0:	2b03      	cmp	r3, #3
 8002cb2:	dc04      	bgt.n	8002cbe <RelOff+0x26>
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d015      	beq.n	8002ce4 <RelOff+0x4c>
 8002cb8:	2b02      	cmp	r3, #2
 8002cba:	d01a      	beq.n	8002cf2 <RelOff+0x5a>
			
			case 200:HAL_GPIO_WritePin(GPIOB, RelOn5_Pin|RelOn6_Pin|RelOn3_Pin|RelOn4_Pin|RelOn1_Pin|RelOn2_Pin, GPIO_PIN_RESET); 
							 HAL_GPIO_WritePin(GPIOC, RelOn7_Pin|RelOn8_Pin, GPIO_PIN_RESET);
							 HAL_GPIO_WritePin(GPIOA, RelOn9_Pin|RelOn10_Pin, GPIO_PIN_RESET);break;
		}
}
 8002cbc:	e068      	b.n	8002d90 <RelOff+0xf8>
		switch (RelNum)
 8002cbe:	2b04      	cmp	r3, #4
 8002cc0:	d025      	beq.n	8002d0e <RelOff+0x76>
 8002cc2:	2b05      	cmp	r3, #5
 8002cc4:	d02a      	beq.n	8002d1c <RelOff+0x84>
}
 8002cc6:	e063      	b.n	8002d90 <RelOff+0xf8>
		switch (RelNum)
 8002cc8:	2b09      	cmp	r3, #9
 8002cca:	d041      	beq.n	8002d50 <RelOff+0xb8>
 8002ccc:	2b09      	cmp	r3, #9
 8002cce:	dc04      	bgt.n	8002cda <RelOff+0x42>
 8002cd0:	2b07      	cmp	r3, #7
 8002cd2:	d031      	beq.n	8002d38 <RelOff+0xa0>
 8002cd4:	2b08      	cmp	r3, #8
 8002cd6:	d035      	beq.n	8002d44 <RelOff+0xac>
}
 8002cd8:	e05a      	b.n	8002d90 <RelOff+0xf8>
		switch (RelNum)
 8002cda:	2b0a      	cmp	r3, #10
 8002cdc:	d03f      	beq.n	8002d5e <RelOff+0xc6>
 8002cde:	2bc8      	cmp	r3, #200	; 0xc8
 8002ce0:	d044      	beq.n	8002d6c <RelOff+0xd4>
}
 8002ce2:	e055      	b.n	8002d90 <RelOff+0xf8>
			case 1:HAL_GPIO_WritePin(GPIOB, RelOn1_Pin, GPIO_PIN_RESET); break;
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002cea:	482b      	ldr	r0, [pc, #172]	; (8002d98 <RelOff+0x100>)
 8002cec:	f001 fe32 	bl	8004954 <HAL_GPIO_WritePin>
 8002cf0:	e04e      	b.n	8002d90 <RelOff+0xf8>
			case 2:HAL_GPIO_WritePin(GPIOB, RelOn2_Pin, GPIO_PIN_RESET); break;
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002cf8:	4827      	ldr	r0, [pc, #156]	; (8002d98 <RelOff+0x100>)
 8002cfa:	f001 fe2b 	bl	8004954 <HAL_GPIO_WritePin>
 8002cfe:	e047      	b.n	8002d90 <RelOff+0xf8>
			case 3:HAL_GPIO_WritePin(GPIOB, RelOn3_Pin, GPIO_PIN_RESET); break;
 8002d00:	2200      	movs	r2, #0
 8002d02:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d06:	4824      	ldr	r0, [pc, #144]	; (8002d98 <RelOff+0x100>)
 8002d08:	f001 fe24 	bl	8004954 <HAL_GPIO_WritePin>
 8002d0c:	e040      	b.n	8002d90 <RelOff+0xf8>
			case 4:HAL_GPIO_WritePin(GPIOB, RelOn4_Pin, GPIO_PIN_RESET); break;
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002d14:	4820      	ldr	r0, [pc, #128]	; (8002d98 <RelOff+0x100>)
 8002d16:	f001 fe1d 	bl	8004954 <HAL_GPIO_WritePin>
 8002d1a:	e039      	b.n	8002d90 <RelOff+0xf8>
			case 5:HAL_GPIO_WritePin(GPIOB, RelOn5_Pin, GPIO_PIN_RESET); break;
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002d22:	481d      	ldr	r0, [pc, #116]	; (8002d98 <RelOff+0x100>)
 8002d24:	f001 fe16 	bl	8004954 <HAL_GPIO_WritePin>
 8002d28:	e032      	b.n	8002d90 <RelOff+0xf8>
			case 6:HAL_GPIO_WritePin(GPIOB, RelOn6_Pin, GPIO_PIN_RESET); break;
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002d30:	4819      	ldr	r0, [pc, #100]	; (8002d98 <RelOff+0x100>)
 8002d32:	f001 fe0f 	bl	8004954 <HAL_GPIO_WritePin>
 8002d36:	e02b      	b.n	8002d90 <RelOff+0xf8>
			case 7:HAL_GPIO_WritePin(GPIOC, RelOn7_Pin, GPIO_PIN_RESET); break;
 8002d38:	2200      	movs	r2, #0
 8002d3a:	2110      	movs	r1, #16
 8002d3c:	4817      	ldr	r0, [pc, #92]	; (8002d9c <RelOff+0x104>)
 8002d3e:	f001 fe09 	bl	8004954 <HAL_GPIO_WritePin>
 8002d42:	e025      	b.n	8002d90 <RelOff+0xf8>
			case 8:HAL_GPIO_WritePin(GPIOC, RelOn8_Pin, GPIO_PIN_RESET); break;
 8002d44:	2200      	movs	r2, #0
 8002d46:	2120      	movs	r1, #32
 8002d48:	4814      	ldr	r0, [pc, #80]	; (8002d9c <RelOff+0x104>)
 8002d4a:	f001 fe03 	bl	8004954 <HAL_GPIO_WritePin>
 8002d4e:	e01f      	b.n	8002d90 <RelOff+0xf8>
			case 9:HAL_GPIO_WritePin(GPIOA, RelOn9_Pin, GPIO_PIN_RESET); break;
 8002d50:	2200      	movs	r2, #0
 8002d52:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d56:	4812      	ldr	r0, [pc, #72]	; (8002da0 <RelOff+0x108>)
 8002d58:	f001 fdfc 	bl	8004954 <HAL_GPIO_WritePin>
 8002d5c:	e018      	b.n	8002d90 <RelOff+0xf8>
			case 10:HAL_GPIO_WritePin(GPIOA, RelOn10_Pin, GPIO_PIN_RESET); break;
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d64:	480e      	ldr	r0, [pc, #56]	; (8002da0 <RelOff+0x108>)
 8002d66:	f001 fdf5 	bl	8004954 <HAL_GPIO_WritePin>
 8002d6a:	e011      	b.n	8002d90 <RelOff+0xf8>
			case 200:HAL_GPIO_WritePin(GPIOB, RelOn5_Pin|RelOn6_Pin|RelOn3_Pin|RelOn4_Pin|RelOn1_Pin|RelOn2_Pin, GPIO_PIN_RESET); 
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 8002d72:	4809      	ldr	r0, [pc, #36]	; (8002d98 <RelOff+0x100>)
 8002d74:	f001 fdee 	bl	8004954 <HAL_GPIO_WritePin>
							 HAL_GPIO_WritePin(GPIOC, RelOn7_Pin|RelOn8_Pin, GPIO_PIN_RESET);
 8002d78:	2200      	movs	r2, #0
 8002d7a:	2130      	movs	r1, #48	; 0x30
 8002d7c:	4807      	ldr	r0, [pc, #28]	; (8002d9c <RelOff+0x104>)
 8002d7e:	f001 fde9 	bl	8004954 <HAL_GPIO_WritePin>
							 HAL_GPIO_WritePin(GPIOA, RelOn9_Pin|RelOn10_Pin, GPIO_PIN_RESET);break;
 8002d82:	2200      	movs	r2, #0
 8002d84:	f44f 7140 	mov.w	r1, #768	; 0x300
 8002d88:	4805      	ldr	r0, [pc, #20]	; (8002da0 <RelOff+0x108>)
 8002d8a:	f001 fde3 	bl	8004954 <HAL_GPIO_WritePin>
 8002d8e:	bf00      	nop
}
 8002d90:	bf00      	nop
 8002d92:	3708      	adds	r7, #8
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	40010c00 	.word	0x40010c00
 8002d9c:	40011000 	.word	0x40011000
 8002da0:	40010800 	.word	0x40010800
 8002da4:	00000000 	.word	0x00000000

08002da8 <ConvertData>:

void ConvertData (void)
{
 8002da8:	b590      	push	{r4, r7, lr}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
		adc[0][100]= adc[1][100]= adc[2][100]= adc[3][100]=0;
 8002dae:	4b6a      	ldr	r3, [pc, #424]	; (8002f58 <ConvertData+0x1b0>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	f8c3 264c 	str.w	r2, [r3, #1612]	; 0x64c
 8002db6:	4b68      	ldr	r3, [pc, #416]	; (8002f58 <ConvertData+0x1b0>)
 8002db8:	f8d3 364c 	ldr.w	r3, [r3, #1612]	; 0x64c
 8002dbc:	4a66      	ldr	r2, [pc, #408]	; (8002f58 <ConvertData+0x1b0>)
 8002dbe:	f8c2 34b8 	str.w	r3, [r2, #1208]	; 0x4b8
 8002dc2:	4b65      	ldr	r3, [pc, #404]	; (8002f58 <ConvertData+0x1b0>)
 8002dc4:	f8d3 34b8 	ldr.w	r3, [r3, #1208]	; 0x4b8
 8002dc8:	4a63      	ldr	r2, [pc, #396]	; (8002f58 <ConvertData+0x1b0>)
 8002dca:	f8c2 3324 	str.w	r3, [r2, #804]	; 0x324
 8002dce:	4b62      	ldr	r3, [pc, #392]	; (8002f58 <ConvertData+0x1b0>)
 8002dd0:	f8d3 3324 	ldr.w	r3, [r3, #804]	; 0x324
 8002dd4:	4a60      	ldr	r2, [pc, #384]	; (8002f58 <ConvertData+0x1b0>)
 8002dd6:	f8c2 3190 	str.w	r3, [r2, #400]	; 0x190

		for(uint8_t ind = 0; ind<100;ind++)
 8002dda:	2300      	movs	r3, #0
 8002ddc:	71fb      	strb	r3, [r7, #7]
 8002dde:	e032      	b.n	8002e46 <ConvertData+0x9e>
		 {
			adc[0][100]= adc[0][100]+adc[0][ind];
 8002de0:	4b5d      	ldr	r3, [pc, #372]	; (8002f58 <ConvertData+0x1b0>)
 8002de2:	f8d3 2190 	ldr.w	r2, [r3, #400]	; 0x190
 8002de6:	79fb      	ldrb	r3, [r7, #7]
 8002de8:	495b      	ldr	r1, [pc, #364]	; (8002f58 <ConvertData+0x1b0>)
 8002dea:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002dee:	4413      	add	r3, r2
 8002df0:	4a59      	ldr	r2, [pc, #356]	; (8002f58 <ConvertData+0x1b0>)
 8002df2:	f8c2 3190 	str.w	r3, [r2, #400]	; 0x190
			adc[1][100]= adc[1][100]+adc[1][ind];
 8002df6:	4b58      	ldr	r3, [pc, #352]	; (8002f58 <ConvertData+0x1b0>)
 8002df8:	f8d3 2324 	ldr.w	r2, [r3, #804]	; 0x324
 8002dfc:	79fb      	ldrb	r3, [r7, #7]
 8002dfe:	4956      	ldr	r1, [pc, #344]	; (8002f58 <ConvertData+0x1b0>)
 8002e00:	3365      	adds	r3, #101	; 0x65
 8002e02:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002e06:	4413      	add	r3, r2
 8002e08:	4a53      	ldr	r2, [pc, #332]	; (8002f58 <ConvertData+0x1b0>)
 8002e0a:	f8c2 3324 	str.w	r3, [r2, #804]	; 0x324
			adc[2][100]= adc[2][100]+adc[2][ind];
 8002e0e:	4b52      	ldr	r3, [pc, #328]	; (8002f58 <ConvertData+0x1b0>)
 8002e10:	f8d3 24b8 	ldr.w	r2, [r3, #1208]	; 0x4b8
 8002e14:	79fb      	ldrb	r3, [r7, #7]
 8002e16:	4950      	ldr	r1, [pc, #320]	; (8002f58 <ConvertData+0x1b0>)
 8002e18:	33ca      	adds	r3, #202	; 0xca
 8002e1a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002e1e:	4413      	add	r3, r2
 8002e20:	4a4d      	ldr	r2, [pc, #308]	; (8002f58 <ConvertData+0x1b0>)
 8002e22:	f8c2 34b8 	str.w	r3, [r2, #1208]	; 0x4b8
			adc[3][100]= adc[3][100]+adc[3][ind];
 8002e26:	4b4c      	ldr	r3, [pc, #304]	; (8002f58 <ConvertData+0x1b0>)
 8002e28:	f8d3 264c 	ldr.w	r2, [r3, #1612]	; 0x64c
 8002e2c:	79fb      	ldrb	r3, [r7, #7]
 8002e2e:	494a      	ldr	r1, [pc, #296]	; (8002f58 <ConvertData+0x1b0>)
 8002e30:	f203 132f 	addw	r3, r3, #303	; 0x12f
 8002e34:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002e38:	4413      	add	r3, r2
 8002e3a:	4a47      	ldr	r2, [pc, #284]	; (8002f58 <ConvertData+0x1b0>)
 8002e3c:	f8c2 364c 	str.w	r3, [r2, #1612]	; 0x64c
		for(uint8_t ind = 0; ind<100;ind++)
 8002e40:	79fb      	ldrb	r3, [r7, #7]
 8002e42:	3301      	adds	r3, #1
 8002e44:	71fb      	strb	r3, [r7, #7]
 8002e46:	79fb      	ldrb	r3, [r7, #7]
 8002e48:	2b63      	cmp	r3, #99	; 0x63
 8002e4a:	d9c9      	bls.n	8002de0 <ConvertData+0x38>
		 }	
		adcRaw[0] = (adc[0][100]/100)+40;
 8002e4c:	4b42      	ldr	r3, [pc, #264]	; (8002f58 <ConvertData+0x1b0>)
 8002e4e:	f8d3 3190 	ldr.w	r3, [r3, #400]	; 0x190
 8002e52:	4a42      	ldr	r2, [pc, #264]	; (8002f5c <ConvertData+0x1b4>)
 8002e54:	fba2 2303 	umull	r2, r3, r2, r3
 8002e58:	095b      	lsrs	r3, r3, #5
 8002e5a:	3328      	adds	r3, #40	; 0x28
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f7fd ff85 	bl	8000d6c <__aeabi_ui2f>
 8002e62:	4602      	mov	r2, r0
 8002e64:	4b3e      	ldr	r3, [pc, #248]	; (8002f60 <ConvertData+0x1b8>)
 8002e66:	601a      	str	r2, [r3, #0]
		adcRaw[1] = (adc[1][100]/100)+40;
 8002e68:	4b3b      	ldr	r3, [pc, #236]	; (8002f58 <ConvertData+0x1b0>)
 8002e6a:	f8d3 3324 	ldr.w	r3, [r3, #804]	; 0x324
 8002e6e:	4a3b      	ldr	r2, [pc, #236]	; (8002f5c <ConvertData+0x1b4>)
 8002e70:	fba2 2303 	umull	r2, r3, r2, r3
 8002e74:	095b      	lsrs	r3, r3, #5
 8002e76:	3328      	adds	r3, #40	; 0x28
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f7fd ff77 	bl	8000d6c <__aeabi_ui2f>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	4b37      	ldr	r3, [pc, #220]	; (8002f60 <ConvertData+0x1b8>)
 8002e82:	605a      	str	r2, [r3, #4]
		adcRaw[2] = adc[2][100]/100; 
 8002e84:	4b34      	ldr	r3, [pc, #208]	; (8002f58 <ConvertData+0x1b0>)
 8002e86:	f8d3 34b8 	ldr.w	r3, [r3, #1208]	; 0x4b8
 8002e8a:	4a34      	ldr	r2, [pc, #208]	; (8002f5c <ConvertData+0x1b4>)
 8002e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e90:	095b      	lsrs	r3, r3, #5
 8002e92:	4618      	mov	r0, r3
 8002e94:	f7fd ff6a 	bl	8000d6c <__aeabi_ui2f>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	4b31      	ldr	r3, [pc, #196]	; (8002f60 <ConvertData+0x1b8>)
 8002e9c:	609a      	str	r2, [r3, #8]
		adcRaw[3] = adc[3][100]/100;  	
 8002e9e:	4b2e      	ldr	r3, [pc, #184]	; (8002f58 <ConvertData+0x1b0>)
 8002ea0:	f8d3 364c 	ldr.w	r3, [r3, #1612]	; 0x64c
 8002ea4:	4a2d      	ldr	r2, [pc, #180]	; (8002f5c <ConvertData+0x1b4>)
 8002ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eaa:	095b      	lsrs	r3, r3, #5
 8002eac:	4618      	mov	r0, r3
 8002eae:	f7fd ff5d 	bl	8000d6c <__aeabi_ui2f>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	4b2a      	ldr	r3, [pc, #168]	; (8002f60 <ConvertData+0x1b8>)
 8002eb6:	60da      	str	r2, [r3, #12]

	
	if(adcRaw[2]>=2500)
 8002eb8:	4b29      	ldr	r3, [pc, #164]	; (8002f60 <ConvertData+0x1b8>)
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	4929      	ldr	r1, [pc, #164]	; (8002f64 <ConvertData+0x1bc>)
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7fe f95e 	bl	8001180 <__aeabi_fcmpge>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d003      	beq.n	8002ed2 <ConvertData+0x12a>
	{
	adcConverted[2] = 9.0;
 8002eca:	4b27      	ldr	r3, [pc, #156]	; (8002f68 <ConvertData+0x1c0>)
 8002ecc:	4a27      	ldr	r2, [pc, #156]	; (8002f6c <ConvertData+0x1c4>)
 8002ece:	609a      	str	r2, [r3, #8]
 8002ed0:	e009      	b.n	8002ee6 <ConvertData+0x13e>
	}else
	{
	adcConverted[2] = adcRaw[2]/1240;
 8002ed2:	4b23      	ldr	r3, [pc, #140]	; (8002f60 <ConvertData+0x1b8>)
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	4926      	ldr	r1, [pc, #152]	; (8002f70 <ConvertData+0x1c8>)
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f7fe f853 	bl	8000f84 <__aeabi_fdiv>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	461a      	mov	r2, r3
 8002ee2:	4b21      	ldr	r3, [pc, #132]	; (8002f68 <ConvertData+0x1c0>)
 8002ee4:	609a      	str	r2, [r3, #8]
	}
	adcConverted[0] = adcRaw[0]/202;
 8002ee6:	4b1e      	ldr	r3, [pc, #120]	; (8002f60 <ConvertData+0x1b8>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4922      	ldr	r1, [pc, #136]	; (8002f74 <ConvertData+0x1cc>)
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7fe f849 	bl	8000f84 <__aeabi_fdiv>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	4b1c      	ldr	r3, [pc, #112]	; (8002f68 <ConvertData+0x1c0>)
 8002ef8:	601a      	str	r2, [r3, #0]
	adcConverted[1] = adcRaw[1]/202;
 8002efa:	4b19      	ldr	r3, [pc, #100]	; (8002f60 <ConvertData+0x1b8>)
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	491d      	ldr	r1, [pc, #116]	; (8002f74 <ConvertData+0x1cc>)
 8002f00:	4618      	mov	r0, r3
 8002f02:	f7fe f83f 	bl	8000f84 <__aeabi_fdiv>
 8002f06:	4603      	mov	r3, r0
 8002f08:	461a      	mov	r2, r3
 8002f0a:	4b17      	ldr	r3, [pc, #92]	; (8002f68 <ConvertData+0x1c0>)
 8002f0c:	605a      	str	r2, [r3, #4]
	adcConverted[3] = ((3017-adcRaw[3])/230)-0.015;
 8002f0e:	4b14      	ldr	r3, [pc, #80]	; (8002f60 <ConvertData+0x1b8>)
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	4619      	mov	r1, r3
 8002f14:	4818      	ldr	r0, [pc, #96]	; (8002f78 <ConvertData+0x1d0>)
 8002f16:	f7fd fe77 	bl	8000c08 <__aeabi_fsub>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	4917      	ldr	r1, [pc, #92]	; (8002f7c <ConvertData+0x1d4>)
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f7fe f830 	bl	8000f84 <__aeabi_fdiv>
 8002f24:	4603      	mov	r3, r0
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7fd faea 	bl	8000500 <__aeabi_f2d>
 8002f2c:	a308      	add	r3, pc, #32	; (adr r3, 8002f50 <ConvertData+0x1a8>)
 8002f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f32:	f7fd f985 	bl	8000240 <__aeabi_dsub>
 8002f36:	4603      	mov	r3, r0
 8002f38:	460c      	mov	r4, r1
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	4621      	mov	r1, r4
 8002f3e:	f7fd fe0f 	bl	8000b60 <__aeabi_d2f>
 8002f42:	4602      	mov	r2, r0
 8002f44:	4b08      	ldr	r3, [pc, #32]	; (8002f68 <ConvertData+0x1c0>)
 8002f46:	60da      	str	r2, [r3, #12]
}
 8002f48:	bf00      	nop
 8002f4a:	370c      	adds	r7, #12
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd90      	pop	{r4, r7, pc}
 8002f50:	eb851eb8 	.word	0xeb851eb8
 8002f54:	3f8eb851 	.word	0x3f8eb851
 8002f58:	200006ec 	.word	0x200006ec
 8002f5c:	51eb851f 	.word	0x51eb851f
 8002f60:	2000065c 	.word	0x2000065c
 8002f64:	451c4000 	.word	0x451c4000
 8002f68:	20000f40 	.word	0x20000f40
 8002f6c:	41100000 	.word	0x41100000
 8002f70:	449b0000 	.word	0x449b0000
 8002f74:	434a0000 	.word	0x434a0000
 8002f78:	453c9000 	.word	0x453c9000
 8002f7c:	43660000 	.word	0x43660000

08002f80 <sampleCurrent>:

void sampleCurrent (void)
{		
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
	  uint32_t adcSum = 0;
 8002f86:	2300      	movs	r3, #0
 8002f88:	607b      	str	r3, [r7, #4]

		for(uint8_t ind = 0; ind<20;ind++)
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	70fb      	strb	r3, [r7, #3]
 8002f8e:	e00e      	b.n	8002fae <sampleCurrent+0x2e>
		 {
			adcSum = adcSum+adc[3][ind*5];
 8002f90:	78fa      	ldrb	r2, [r7, #3]
 8002f92:	4613      	mov	r3, r2
 8002f94:	009b      	lsls	r3, r3, #2
 8002f96:	4413      	add	r3, r2
 8002f98:	4a0c      	ldr	r2, [pc, #48]	; (8002fcc <sampleCurrent+0x4c>)
 8002f9a:	f203 132f 	addw	r3, r3, #303	; 0x12f
 8002f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	4413      	add	r3, r2
 8002fa6:	607b      	str	r3, [r7, #4]
		for(uint8_t ind = 0; ind<20;ind++)
 8002fa8:	78fb      	ldrb	r3, [r7, #3]
 8002faa:	3301      	adds	r3, #1
 8002fac:	70fb      	strb	r3, [r7, #3]
 8002fae:	78fb      	ldrb	r3, [r7, #3]
 8002fb0:	2b13      	cmp	r3, #19
 8002fb2:	d9ed      	bls.n	8002f90 <sampleCurrent+0x10>
		 }	
		adcRawCurrent = adcSum/20;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	4a06      	ldr	r2, [pc, #24]	; (8002fd0 <sampleCurrent+0x50>)
 8002fb8:	fba2 2303 	umull	r2, r3, r2, r3
 8002fbc:	091b      	lsrs	r3, r3, #4
 8002fbe:	4a05      	ldr	r2, [pc, #20]	; (8002fd4 <sampleCurrent+0x54>)
 8002fc0:	6013      	str	r3, [r2, #0]
}
 8002fc2:	bf00      	nop
 8002fc4:	370c      	adds	r7, #12
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bc80      	pop	{r7}
 8002fca:	4770      	bx	lr
 8002fcc:	200006ec 	.word	0x200006ec
 8002fd0:	cccccccd 	.word	0xcccccccd
 8002fd4:	2000038c 	.word	0x2000038c

08002fd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8002fdc:	e7fe      	b.n	8002fdc <Error_Handler+0x4>
	...

08002fe0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b085      	sub	sp, #20
 8002fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002fe6:	4b15      	ldr	r3, [pc, #84]	; (800303c <HAL_MspInit+0x5c>)
 8002fe8:	699b      	ldr	r3, [r3, #24]
 8002fea:	4a14      	ldr	r2, [pc, #80]	; (800303c <HAL_MspInit+0x5c>)
 8002fec:	f043 0301 	orr.w	r3, r3, #1
 8002ff0:	6193      	str	r3, [r2, #24]
 8002ff2:	4b12      	ldr	r3, [pc, #72]	; (800303c <HAL_MspInit+0x5c>)
 8002ff4:	699b      	ldr	r3, [r3, #24]
 8002ff6:	f003 0301 	and.w	r3, r3, #1
 8002ffa:	60bb      	str	r3, [r7, #8]
 8002ffc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ffe:	4b0f      	ldr	r3, [pc, #60]	; (800303c <HAL_MspInit+0x5c>)
 8003000:	69db      	ldr	r3, [r3, #28]
 8003002:	4a0e      	ldr	r2, [pc, #56]	; (800303c <HAL_MspInit+0x5c>)
 8003004:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003008:	61d3      	str	r3, [r2, #28]
 800300a:	4b0c      	ldr	r3, [pc, #48]	; (800303c <HAL_MspInit+0x5c>)
 800300c:	69db      	ldr	r3, [r3, #28]
 800300e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003012:	607b      	str	r3, [r7, #4]
 8003014:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003016:	4b0a      	ldr	r3, [pc, #40]	; (8003040 <HAL_MspInit+0x60>)
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	60fb      	str	r3, [r7, #12]
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003022:	60fb      	str	r3, [r7, #12]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800302a:	60fb      	str	r3, [r7, #12]
 800302c:	4a04      	ldr	r2, [pc, #16]	; (8003040 <HAL_MspInit+0x60>)
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003032:	bf00      	nop
 8003034:	3714      	adds	r7, #20
 8003036:	46bd      	mov	sp, r7
 8003038:	bc80      	pop	{r7}
 800303a:	4770      	bx	lr
 800303c:	40021000 	.word	0x40021000
 8003040:	40010000 	.word	0x40010000

08003044 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b088      	sub	sp, #32
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800304c:	f107 0310 	add.w	r3, r7, #16
 8003050:	2200      	movs	r2, #0
 8003052:	601a      	str	r2, [r3, #0]
 8003054:	605a      	str	r2, [r3, #4]
 8003056:	609a      	str	r2, [r3, #8]
 8003058:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a28      	ldr	r2, [pc, #160]	; (8003100 <HAL_ADC_MspInit+0xbc>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d149      	bne.n	80030f8 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003064:	4b27      	ldr	r3, [pc, #156]	; (8003104 <HAL_ADC_MspInit+0xc0>)
 8003066:	699b      	ldr	r3, [r3, #24]
 8003068:	4a26      	ldr	r2, [pc, #152]	; (8003104 <HAL_ADC_MspInit+0xc0>)
 800306a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800306e:	6193      	str	r3, [r2, #24]
 8003070:	4b24      	ldr	r3, [pc, #144]	; (8003104 <HAL_ADC_MspInit+0xc0>)
 8003072:	699b      	ldr	r3, [r3, #24]
 8003074:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003078:	60fb      	str	r3, [r7, #12]
 800307a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800307c:	4b21      	ldr	r3, [pc, #132]	; (8003104 <HAL_ADC_MspInit+0xc0>)
 800307e:	699b      	ldr	r3, [r3, #24]
 8003080:	4a20      	ldr	r2, [pc, #128]	; (8003104 <HAL_ADC_MspInit+0xc0>)
 8003082:	f043 0304 	orr.w	r3, r3, #4
 8003086:	6193      	str	r3, [r2, #24]
 8003088:	4b1e      	ldr	r3, [pc, #120]	; (8003104 <HAL_ADC_MspInit+0xc0>)
 800308a:	699b      	ldr	r3, [r3, #24]
 800308c:	f003 0304 	and.w	r3, r3, #4
 8003090:	60bb      	str	r3, [r7, #8]
 8003092:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8003094:	230f      	movs	r3, #15
 8003096:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003098:	2303      	movs	r3, #3
 800309a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800309c:	f107 0310 	add.w	r3, r7, #16
 80030a0:	4619      	mov	r1, r3
 80030a2:	4819      	ldr	r0, [pc, #100]	; (8003108 <HAL_ADC_MspInit+0xc4>)
 80030a4:	f001 faec 	bl	8004680 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80030a8:	4b18      	ldr	r3, [pc, #96]	; (800310c <HAL_ADC_MspInit+0xc8>)
 80030aa:	4a19      	ldr	r2, [pc, #100]	; (8003110 <HAL_ADC_MspInit+0xcc>)
 80030ac:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80030ae:	4b17      	ldr	r3, [pc, #92]	; (800310c <HAL_ADC_MspInit+0xc8>)
 80030b0:	2200      	movs	r2, #0
 80030b2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80030b4:	4b15      	ldr	r3, [pc, #84]	; (800310c <HAL_ADC_MspInit+0xc8>)
 80030b6:	2200      	movs	r2, #0
 80030b8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80030ba:	4b14      	ldr	r3, [pc, #80]	; (800310c <HAL_ADC_MspInit+0xc8>)
 80030bc:	2280      	movs	r2, #128	; 0x80
 80030be:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80030c0:	4b12      	ldr	r3, [pc, #72]	; (800310c <HAL_ADC_MspInit+0xc8>)
 80030c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030c6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80030c8:	4b10      	ldr	r3, [pc, #64]	; (800310c <HAL_ADC_MspInit+0xc8>)
 80030ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80030ce:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80030d0:	4b0e      	ldr	r3, [pc, #56]	; (800310c <HAL_ADC_MspInit+0xc8>)
 80030d2:	2220      	movs	r2, #32
 80030d4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80030d6:	4b0d      	ldr	r3, [pc, #52]	; (800310c <HAL_ADC_MspInit+0xc8>)
 80030d8:	2200      	movs	r2, #0
 80030da:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80030dc:	480b      	ldr	r0, [pc, #44]	; (800310c <HAL_ADC_MspInit+0xc8>)
 80030de:	f000 ff8f 	bl	8004000 <HAL_DMA_Init>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d001      	beq.n	80030ec <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 80030e8:	f7ff ff76 	bl	8002fd8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	4a07      	ldr	r2, [pc, #28]	; (800310c <HAL_ADC_MspInit+0xc8>)
 80030f0:	621a      	str	r2, [r3, #32]
 80030f2:	4a06      	ldr	r2, [pc, #24]	; (800310c <HAL_ADC_MspInit+0xc8>)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80030f8:	bf00      	nop
 80030fa:	3720      	adds	r7, #32
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	40012400 	.word	0x40012400
 8003104:	40021000 	.word	0x40021000
 8003108:	40010800 	.word	0x40010800
 800310c:	20000ed0 	.word	0x20000ed0
 8003110:	40020008 	.word	0x40020008

08003114 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b088      	sub	sp, #32
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800311c:	f107 0310 	add.w	r3, r7, #16
 8003120:	2200      	movs	r2, #0
 8003122:	601a      	str	r2, [r3, #0]
 8003124:	605a      	str	r2, [r3, #4]
 8003126:	609a      	str	r2, [r3, #8]
 8003128:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a15      	ldr	r2, [pc, #84]	; (8003184 <HAL_I2C_MspInit+0x70>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d123      	bne.n	800317c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003134:	4b14      	ldr	r3, [pc, #80]	; (8003188 <HAL_I2C_MspInit+0x74>)
 8003136:	699b      	ldr	r3, [r3, #24]
 8003138:	4a13      	ldr	r2, [pc, #76]	; (8003188 <HAL_I2C_MspInit+0x74>)
 800313a:	f043 0308 	orr.w	r3, r3, #8
 800313e:	6193      	str	r3, [r2, #24]
 8003140:	4b11      	ldr	r3, [pc, #68]	; (8003188 <HAL_I2C_MspInit+0x74>)
 8003142:	699b      	ldr	r3, [r3, #24]
 8003144:	f003 0308 	and.w	r3, r3, #8
 8003148:	60fb      	str	r3, [r7, #12]
 800314a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800314c:	23c0      	movs	r3, #192	; 0xc0
 800314e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003150:	2312      	movs	r3, #18
 8003152:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003154:	2303      	movs	r3, #3
 8003156:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003158:	f107 0310 	add.w	r3, r7, #16
 800315c:	4619      	mov	r1, r3
 800315e:	480b      	ldr	r0, [pc, #44]	; (800318c <HAL_I2C_MspInit+0x78>)
 8003160:	f001 fa8e 	bl	8004680 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003164:	4b08      	ldr	r3, [pc, #32]	; (8003188 <HAL_I2C_MspInit+0x74>)
 8003166:	69db      	ldr	r3, [r3, #28]
 8003168:	4a07      	ldr	r2, [pc, #28]	; (8003188 <HAL_I2C_MspInit+0x74>)
 800316a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800316e:	61d3      	str	r3, [r2, #28]
 8003170:	4b05      	ldr	r3, [pc, #20]	; (8003188 <HAL_I2C_MspInit+0x74>)
 8003172:	69db      	ldr	r3, [r3, #28]
 8003174:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003178:	60bb      	str	r3, [r7, #8]
 800317a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800317c:	bf00      	nop
 800317e:	3720      	adds	r7, #32
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}
 8003184:	40005400 	.word	0x40005400
 8003188:	40021000 	.word	0x40021000
 800318c:	40010c00 	.word	0x40010c00

08003190 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003190:	b480      	push	{r7}
 8003192:	b085      	sub	sp, #20
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a12      	ldr	r2, [pc, #72]	; (80031e8 <HAL_TIM_PWM_MspInit+0x58>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d10c      	bne.n	80031bc <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80031a2:	4b12      	ldr	r3, [pc, #72]	; (80031ec <HAL_TIM_PWM_MspInit+0x5c>)
 80031a4:	699b      	ldr	r3, [r3, #24]
 80031a6:	4a11      	ldr	r2, [pc, #68]	; (80031ec <HAL_TIM_PWM_MspInit+0x5c>)
 80031a8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80031ac:	6193      	str	r3, [r2, #24]
 80031ae:	4b0f      	ldr	r3, [pc, #60]	; (80031ec <HAL_TIM_PWM_MspInit+0x5c>)
 80031b0:	699b      	ldr	r3, [r3, #24]
 80031b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031b6:	60fb      	str	r3, [r7, #12]
 80031b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80031ba:	e010      	b.n	80031de <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a0b      	ldr	r2, [pc, #44]	; (80031f0 <HAL_TIM_PWM_MspInit+0x60>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d10b      	bne.n	80031de <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80031c6:	4b09      	ldr	r3, [pc, #36]	; (80031ec <HAL_TIM_PWM_MspInit+0x5c>)
 80031c8:	69db      	ldr	r3, [r3, #28]
 80031ca:	4a08      	ldr	r2, [pc, #32]	; (80031ec <HAL_TIM_PWM_MspInit+0x5c>)
 80031cc:	f043 0302 	orr.w	r3, r3, #2
 80031d0:	61d3      	str	r3, [r2, #28]
 80031d2:	4b06      	ldr	r3, [pc, #24]	; (80031ec <HAL_TIM_PWM_MspInit+0x5c>)
 80031d4:	69db      	ldr	r3, [r3, #28]
 80031d6:	f003 0302 	and.w	r3, r3, #2
 80031da:	60bb      	str	r3, [r7, #8]
 80031dc:	68bb      	ldr	r3, [r7, #8]
}
 80031de:	bf00      	nop
 80031e0:	3714      	adds	r7, #20
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bc80      	pop	{r7}
 80031e6:	4770      	bx	lr
 80031e8:	40012c00 	.word	0x40012c00
 80031ec:	40021000 	.word	0x40021000
 80031f0:	40000400 	.word	0x40000400

080031f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a1a      	ldr	r2, [pc, #104]	; (800326c <HAL_TIM_Base_MspInit+0x78>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d114      	bne.n	8003230 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003206:	4b1a      	ldr	r3, [pc, #104]	; (8003270 <HAL_TIM_Base_MspInit+0x7c>)
 8003208:	69db      	ldr	r3, [r3, #28]
 800320a:	4a19      	ldr	r2, [pc, #100]	; (8003270 <HAL_TIM_Base_MspInit+0x7c>)
 800320c:	f043 0310 	orr.w	r3, r3, #16
 8003210:	61d3      	str	r3, [r2, #28]
 8003212:	4b17      	ldr	r3, [pc, #92]	; (8003270 <HAL_TIM_Base_MspInit+0x7c>)
 8003214:	69db      	ldr	r3, [r3, #28]
 8003216:	f003 0310 	and.w	r3, r3, #16
 800321a:	60fb      	str	r3, [r7, #12]
 800321c:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 800321e:	2200      	movs	r2, #0
 8003220:	2100      	movs	r1, #0
 8003222:	2036      	movs	r0, #54	; 0x36
 8003224:	f000 feb5 	bl	8003f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8003228:	2036      	movs	r0, #54	; 0x36
 800322a:	f000 fece 	bl	8003fca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800322e:	e018      	b.n	8003262 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM7)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a0f      	ldr	r2, [pc, #60]	; (8003274 <HAL_TIM_Base_MspInit+0x80>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d113      	bne.n	8003262 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800323a:	4b0d      	ldr	r3, [pc, #52]	; (8003270 <HAL_TIM_Base_MspInit+0x7c>)
 800323c:	69db      	ldr	r3, [r3, #28]
 800323e:	4a0c      	ldr	r2, [pc, #48]	; (8003270 <HAL_TIM_Base_MspInit+0x7c>)
 8003240:	f043 0320 	orr.w	r3, r3, #32
 8003244:	61d3      	str	r3, [r2, #28]
 8003246:	4b0a      	ldr	r3, [pc, #40]	; (8003270 <HAL_TIM_Base_MspInit+0x7c>)
 8003248:	69db      	ldr	r3, [r3, #28]
 800324a:	f003 0320 	and.w	r3, r3, #32
 800324e:	60bb      	str	r3, [r7, #8]
 8003250:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003252:	2200      	movs	r2, #0
 8003254:	2100      	movs	r1, #0
 8003256:	2037      	movs	r0, #55	; 0x37
 8003258:	f000 fe9b 	bl	8003f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800325c:	2037      	movs	r0, #55	; 0x37
 800325e:	f000 feb4 	bl	8003fca <HAL_NVIC_EnableIRQ>
}
 8003262:	bf00      	nop
 8003264:	3710      	adds	r7, #16
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	40001000 	.word	0x40001000
 8003270:	40021000 	.word	0x40021000
 8003274:	40001400 	.word	0x40001400

08003278 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b088      	sub	sp, #32
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003280:	f107 0310 	add.w	r3, r7, #16
 8003284:	2200      	movs	r2, #0
 8003286:	601a      	str	r2, [r3, #0]
 8003288:	605a      	str	r2, [r3, #4]
 800328a:	609a      	str	r2, [r3, #8]
 800328c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a1f      	ldr	r2, [pc, #124]	; (8003310 <HAL_TIM_MspPostInit+0x98>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d119      	bne.n	80032cc <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003298:	4b1e      	ldr	r3, [pc, #120]	; (8003314 <HAL_TIM_MspPostInit+0x9c>)
 800329a:	699b      	ldr	r3, [r3, #24]
 800329c:	4a1d      	ldr	r2, [pc, #116]	; (8003314 <HAL_TIM_MspPostInit+0x9c>)
 800329e:	f043 0304 	orr.w	r3, r3, #4
 80032a2:	6193      	str	r3, [r2, #24]
 80032a4:	4b1b      	ldr	r3, [pc, #108]	; (8003314 <HAL_TIM_MspPostInit+0x9c>)
 80032a6:	699b      	ldr	r3, [r3, #24]
 80032a8:	f003 0304 	and.w	r3, r3, #4
 80032ac:	60fb      	str	r3, [r7, #12]
 80032ae:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80032b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032b4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032b6:	2302      	movs	r3, #2
 80032b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032ba:	2302      	movs	r3, #2
 80032bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032be:	f107 0310 	add.w	r3, r7, #16
 80032c2:	4619      	mov	r1, r3
 80032c4:	4814      	ldr	r0, [pc, #80]	; (8003318 <HAL_TIM_MspPostInit+0xa0>)
 80032c6:	f001 f9db 	bl	8004680 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80032ca:	e01c      	b.n	8003306 <HAL_TIM_MspPostInit+0x8e>
  else if(htim->Instance==TIM3)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a12      	ldr	r2, [pc, #72]	; (800331c <HAL_TIM_MspPostInit+0xa4>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d117      	bne.n	8003306 <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032d6:	4b0f      	ldr	r3, [pc, #60]	; (8003314 <HAL_TIM_MspPostInit+0x9c>)
 80032d8:	699b      	ldr	r3, [r3, #24]
 80032da:	4a0e      	ldr	r2, [pc, #56]	; (8003314 <HAL_TIM_MspPostInit+0x9c>)
 80032dc:	f043 0304 	orr.w	r3, r3, #4
 80032e0:	6193      	str	r3, [r2, #24]
 80032e2:	4b0c      	ldr	r3, [pc, #48]	; (8003314 <HAL_TIM_MspPostInit+0x9c>)
 80032e4:	699b      	ldr	r3, [r3, #24]
 80032e6:	f003 0304 	and.w	r3, r3, #4
 80032ea:	60bb      	str	r3, [r7, #8]
 80032ec:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80032ee:	2380      	movs	r3, #128	; 0x80
 80032f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032f2:	2302      	movs	r3, #2
 80032f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032f6:	2302      	movs	r3, #2
 80032f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032fa:	f107 0310 	add.w	r3, r7, #16
 80032fe:	4619      	mov	r1, r3
 8003300:	4805      	ldr	r0, [pc, #20]	; (8003318 <HAL_TIM_MspPostInit+0xa0>)
 8003302:	f001 f9bd 	bl	8004680 <HAL_GPIO_Init>
}
 8003306:	bf00      	nop
 8003308:	3720      	adds	r7, #32
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	40012c00 	.word	0x40012c00
 8003314:	40021000 	.word	0x40021000
 8003318:	40010800 	.word	0x40010800
 800331c:	40000400 	.word	0x40000400

08003320 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003320:	b480      	push	{r7}
 8003322:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003324:	bf00      	nop
 8003326:	46bd      	mov	sp, r7
 8003328:	bc80      	pop	{r7}
 800332a:	4770      	bx	lr

0800332c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800332c:	b480      	push	{r7}
 800332e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003330:	e7fe      	b.n	8003330 <HardFault_Handler+0x4>

08003332 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003332:	b480      	push	{r7}
 8003334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003336:	e7fe      	b.n	8003336 <MemManage_Handler+0x4>

08003338 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003338:	b480      	push	{r7}
 800333a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800333c:	e7fe      	b.n	800333c <BusFault_Handler+0x4>

0800333e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800333e:	b480      	push	{r7}
 8003340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003342:	e7fe      	b.n	8003342 <UsageFault_Handler+0x4>

08003344 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003344:	b480      	push	{r7}
 8003346:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003348:	bf00      	nop
 800334a:	46bd      	mov	sp, r7
 800334c:	bc80      	pop	{r7}
 800334e:	4770      	bx	lr

08003350 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003350:	b480      	push	{r7}
 8003352:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003354:	bf00      	nop
 8003356:	46bd      	mov	sp, r7
 8003358:	bc80      	pop	{r7}
 800335a:	4770      	bx	lr

0800335c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800335c:	b480      	push	{r7}
 800335e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003360:	bf00      	nop
 8003362:	46bd      	mov	sp, r7
 8003364:	bc80      	pop	{r7}
 8003366:	4770      	bx	lr

08003368 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800336c:	f000 f938 	bl	80035e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003370:	bf00      	nop
 8003372:	bd80      	pop	{r7, pc}

08003374 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003378:	2001      	movs	r0, #1
 800337a:	f001 fb03 	bl	8004984 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
	ssf=1;
 800337e:	4b02      	ldr	r3, [pc, #8]	; (8003388 <EXTI0_IRQHandler+0x14>)
 8003380:	2201      	movs	r2, #1
 8003382:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI0_IRQn 1 */
}
 8003384:	bf00      	nop
 8003386:	bd80      	pop	{r7, pc}
 8003388:	20000000 	.word	0x20000000

0800338c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8003390:	2002      	movs	r0, #2
 8003392:	f001 faf7 	bl	8004984 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */
	ssf=2;
 8003396:	4b02      	ldr	r3, [pc, #8]	; (80033a0 <EXTI1_IRQHandler+0x14>)
 8003398:	2202      	movs	r2, #2
 800339a:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI1_IRQn 1 */
}
 800339c:	bf00      	nop
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	20000000 	.word	0x20000000

080033a4 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80033a8:	2004      	movs	r0, #4
 80033aa:	f001 faeb 	bl	8004984 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */
   ssf=3;
 80033ae:	4b02      	ldr	r3, [pc, #8]	; (80033b8 <EXTI2_IRQHandler+0x14>)
 80033b0:	2203      	movs	r2, #3
 80033b2:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI2_IRQn 1 */
}
 80033b4:	bf00      	nop
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	20000000 	.word	0x20000000

080033bc <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80033c0:	2010      	movs	r0, #16
 80033c2:	f001 fadf 	bl	8004984 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */
	ssf=4;
 80033c6:	4b02      	ldr	r3, [pc, #8]	; (80033d0 <EXTI4_IRQHandler+0x14>)
 80033c8:	2204      	movs	r2, #4
 80033ca:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI4_IRQn 1 */
}
 80033cc:	bf00      	nop
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	20000000 	.word	0x20000000

080033d4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80033d8:	4802      	ldr	r0, [pc, #8]	; (80033e4 <DMA1_Channel1_IRQHandler+0x10>)
 80033da:	f000 fee7 	bl	80041ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80033de:	bf00      	nop
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	20000ed0 	.word	0x20000ed0

080033e8 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80033ec:	4802      	ldr	r0, [pc, #8]	; (80033f8 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80033ee:	f002 f85a 	bl	80054a6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80033f2:	bf00      	nop
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	20001d28 	.word	0x20001d28

080033fc <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003400:	4805      	ldr	r0, [pc, #20]	; (8003418 <TIM6_IRQHandler+0x1c>)
 8003402:	f004 f973 	bl	80076ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */
   if(TesterMode == 1)
 8003406:	4b05      	ldr	r3, [pc, #20]	; (800341c <TIM6_IRQHandler+0x20>)
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d002      	beq.n	8003414 <TIM6_IRQHandler+0x18>
		{
		TesterMode = 0;
 800340e:	4b03      	ldr	r3, [pc, #12]	; (800341c <TIM6_IRQHandler+0x20>)
 8003410:	2200      	movs	r2, #0
 8003412:	701a      	strb	r2, [r3, #0]
		//AllOff();
		}
  /* USER CODE END TIM6_IRQn 1 */
}
 8003414:	bf00      	nop
 8003416:	bd80      	pop	{r7, pc}
 8003418:	20000f50 	.word	0x20000f50
 800341c:	20000379 	.word	0x20000379

08003420 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003424:	4802      	ldr	r0, [pc, #8]	; (8003430 <TIM7_IRQHandler+0x10>)
 8003426:	f004 f961 	bl	80076ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800342a:	bf00      	nop
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	20001024 	.word	0x20001024

08003434 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b086      	sub	sp, #24
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800343c:	4a14      	ldr	r2, [pc, #80]	; (8003490 <_sbrk+0x5c>)
 800343e:	4b15      	ldr	r3, [pc, #84]	; (8003494 <_sbrk+0x60>)
 8003440:	1ad3      	subs	r3, r2, r3
 8003442:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003448:	4b13      	ldr	r3, [pc, #76]	; (8003498 <_sbrk+0x64>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d102      	bne.n	8003456 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003450:	4b11      	ldr	r3, [pc, #68]	; (8003498 <_sbrk+0x64>)
 8003452:	4a12      	ldr	r2, [pc, #72]	; (800349c <_sbrk+0x68>)
 8003454:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003456:	4b10      	ldr	r3, [pc, #64]	; (8003498 <_sbrk+0x64>)
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	4413      	add	r3, r2
 800345e:	693a      	ldr	r2, [r7, #16]
 8003460:	429a      	cmp	r2, r3
 8003462:	d207      	bcs.n	8003474 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003464:	f008 ff00 	bl	800c268 <__errno>
 8003468:	4602      	mov	r2, r0
 800346a:	230c      	movs	r3, #12
 800346c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800346e:	f04f 33ff 	mov.w	r3, #4294967295
 8003472:	e009      	b.n	8003488 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003474:	4b08      	ldr	r3, [pc, #32]	; (8003498 <_sbrk+0x64>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800347a:	4b07      	ldr	r3, [pc, #28]	; (8003498 <_sbrk+0x64>)
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4413      	add	r3, r2
 8003482:	4a05      	ldr	r2, [pc, #20]	; (8003498 <_sbrk+0x64>)
 8003484:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003486:	68fb      	ldr	r3, [r7, #12]
}
 8003488:	4618      	mov	r0, r3
 800348a:	3718      	adds	r7, #24
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}
 8003490:	2000c000 	.word	0x2000c000
 8003494:	00002000 	.word	0x00002000
 8003498:	20000390 	.word	0x20000390
 800349c:	20002018 	.word	0x20002018

080034a0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80034a0:	b480      	push	{r7}
 80034a2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80034a4:	4b15      	ldr	r3, [pc, #84]	; (80034fc <SystemInit+0x5c>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a14      	ldr	r2, [pc, #80]	; (80034fc <SystemInit+0x5c>)
 80034aa:	f043 0301 	orr.w	r3, r3, #1
 80034ae:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80034b0:	4b12      	ldr	r3, [pc, #72]	; (80034fc <SystemInit+0x5c>)
 80034b2:	685a      	ldr	r2, [r3, #4]
 80034b4:	4911      	ldr	r1, [pc, #68]	; (80034fc <SystemInit+0x5c>)
 80034b6:	4b12      	ldr	r3, [pc, #72]	; (8003500 <SystemInit+0x60>)
 80034b8:	4013      	ands	r3, r2
 80034ba:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80034bc:	4b0f      	ldr	r3, [pc, #60]	; (80034fc <SystemInit+0x5c>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a0e      	ldr	r2, [pc, #56]	; (80034fc <SystemInit+0x5c>)
 80034c2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80034c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034ca:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80034cc:	4b0b      	ldr	r3, [pc, #44]	; (80034fc <SystemInit+0x5c>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a0a      	ldr	r2, [pc, #40]	; (80034fc <SystemInit+0x5c>)
 80034d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034d6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80034d8:	4b08      	ldr	r3, [pc, #32]	; (80034fc <SystemInit+0x5c>)
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	4a07      	ldr	r2, [pc, #28]	; (80034fc <SystemInit+0x5c>)
 80034de:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80034e2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80034e4:	4b05      	ldr	r3, [pc, #20]	; (80034fc <SystemInit+0x5c>)
 80034e6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80034ea:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80034ec:	4b05      	ldr	r3, [pc, #20]	; (8003504 <SystemInit+0x64>)
 80034ee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80034f2:	609a      	str	r2, [r3, #8]
#endif 
}
 80034f4:	bf00      	nop
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bc80      	pop	{r7}
 80034fa:	4770      	bx	lr
 80034fc:	40021000 	.word	0x40021000
 8003500:	f8ff0000 	.word	0xf8ff0000
 8003504:	e000ed00 	.word	0xe000ed00

08003508 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003508:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800350a:	e003      	b.n	8003514 <LoopCopyDataInit>

0800350c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800350c:	4b0b      	ldr	r3, [pc, #44]	; (800353c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800350e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003510:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003512:	3104      	adds	r1, #4

08003514 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003514:	480a      	ldr	r0, [pc, #40]	; (8003540 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003516:	4b0b      	ldr	r3, [pc, #44]	; (8003544 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003518:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800351a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800351c:	d3f6      	bcc.n	800350c <CopyDataInit>
  ldr r2, =_sbss
 800351e:	4a0a      	ldr	r2, [pc, #40]	; (8003548 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003520:	e002      	b.n	8003528 <LoopFillZerobss>

08003522 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003522:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003524:	f842 3b04 	str.w	r3, [r2], #4

08003528 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003528:	4b08      	ldr	r3, [pc, #32]	; (800354c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800352a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800352c:	d3f9      	bcc.n	8003522 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800352e:	f7ff ffb7 	bl	80034a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003532:	f008 fe9f 	bl	800c274 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003536:	f7fe f8d3 	bl	80016e0 <main>
  bx lr
 800353a:	4770      	bx	lr
  ldr r3, =_sidata
 800353c:	0800f9c0 	.word	0x0800f9c0
  ldr r0, =_sdata
 8003540:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003544:	2000035c 	.word	0x2000035c
  ldr r2, =_sbss
 8003548:	2000035c 	.word	0x2000035c
  ldr r3, = _ebss
 800354c:	20002018 	.word	0x20002018

08003550 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003550:	e7fe      	b.n	8003550 <ADC1_2_IRQHandler>
	...

08003554 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003558:	4b08      	ldr	r3, [pc, #32]	; (800357c <HAL_Init+0x28>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a07      	ldr	r2, [pc, #28]	; (800357c <HAL_Init+0x28>)
 800355e:	f043 0310 	orr.w	r3, r3, #16
 8003562:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003564:	2003      	movs	r0, #3
 8003566:	f000 fd09 	bl	8003f7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800356a:	2000      	movs	r0, #0
 800356c:	f000 f808 	bl	8003580 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003570:	f7ff fd36 	bl	8002fe0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003574:	2300      	movs	r3, #0
}
 8003576:	4618      	mov	r0, r3
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	40022000 	.word	0x40022000

08003580 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b082      	sub	sp, #8
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003588:	4b12      	ldr	r3, [pc, #72]	; (80035d4 <HAL_InitTick+0x54>)
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	4b12      	ldr	r3, [pc, #72]	; (80035d8 <HAL_InitTick+0x58>)
 800358e:	781b      	ldrb	r3, [r3, #0]
 8003590:	4619      	mov	r1, r3
 8003592:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003596:	fbb3 f3f1 	udiv	r3, r3, r1
 800359a:	fbb2 f3f3 	udiv	r3, r2, r3
 800359e:	4618      	mov	r0, r3
 80035a0:	f000 fd21 	bl	8003fe6 <HAL_SYSTICK_Config>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d001      	beq.n	80035ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e00e      	b.n	80035cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2b0f      	cmp	r3, #15
 80035b2:	d80a      	bhi.n	80035ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80035b4:	2200      	movs	r2, #0
 80035b6:	6879      	ldr	r1, [r7, #4]
 80035b8:	f04f 30ff 	mov.w	r0, #4294967295
 80035bc:	f000 fce9 	bl	8003f92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80035c0:	4a06      	ldr	r2, [pc, #24]	; (80035dc <HAL_InitTick+0x5c>)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80035c6:	2300      	movs	r3, #0
 80035c8:	e000      	b.n	80035cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3708      	adds	r7, #8
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	2000000c 	.word	0x2000000c
 80035d8:	20000014 	.word	0x20000014
 80035dc:	20000010 	.word	0x20000010

080035e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035e0:	b480      	push	{r7}
 80035e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80035e4:	4b05      	ldr	r3, [pc, #20]	; (80035fc <HAL_IncTick+0x1c>)
 80035e6:	781b      	ldrb	r3, [r3, #0]
 80035e8:	461a      	mov	r2, r3
 80035ea:	4b05      	ldr	r3, [pc, #20]	; (8003600 <HAL_IncTick+0x20>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4413      	add	r3, r2
 80035f0:	4a03      	ldr	r2, [pc, #12]	; (8003600 <HAL_IncTick+0x20>)
 80035f2:	6013      	str	r3, [r2, #0]
}
 80035f4:	bf00      	nop
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bc80      	pop	{r7}
 80035fa:	4770      	bx	lr
 80035fc:	20000014 	.word	0x20000014
 8003600:	20001090 	.word	0x20001090

08003604 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003604:	b480      	push	{r7}
 8003606:	af00      	add	r7, sp, #0
  return uwTick;
 8003608:	4b02      	ldr	r3, [pc, #8]	; (8003614 <HAL_GetTick+0x10>)
 800360a:	681b      	ldr	r3, [r3, #0]
}
 800360c:	4618      	mov	r0, r3
 800360e:	46bd      	mov	sp, r7
 8003610:	bc80      	pop	{r7}
 8003612:	4770      	bx	lr
 8003614:	20001090 	.word	0x20001090

08003618 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003620:	f7ff fff0 	bl	8003604 <HAL_GetTick>
 8003624:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003630:	d005      	beq.n	800363e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003632:	4b09      	ldr	r3, [pc, #36]	; (8003658 <HAL_Delay+0x40>)
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	461a      	mov	r2, r3
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	4413      	add	r3, r2
 800363c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800363e:	bf00      	nop
 8003640:	f7ff ffe0 	bl	8003604 <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	68fa      	ldr	r2, [r7, #12]
 800364c:	429a      	cmp	r2, r3
 800364e:	d8f7      	bhi.n	8003640 <HAL_Delay+0x28>
  {
  }
}
 8003650:	bf00      	nop
 8003652:	3710      	adds	r7, #16
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}
 8003658:	20000014 	.word	0x20000014

0800365c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b086      	sub	sp, #24
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003664:	2300      	movs	r3, #0
 8003666:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003668:	2300      	movs	r3, #0
 800366a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800366c:	2300      	movs	r3, #0
 800366e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003670:	2300      	movs	r3, #0
 8003672:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d101      	bne.n	800367e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e0ce      	b.n	800381c <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003688:	2b00      	cmp	r3, #0
 800368a:	d109      	bne.n	80036a0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2200      	movs	r2, #0
 8003690:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2200      	movs	r2, #0
 8003696:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	f7ff fcd2 	bl	8003044 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80036a0:	6878      	ldr	r0, [r7, #4]
 80036a2:	f000 faff 	bl	8003ca4 <ADC_ConversionStop_Disable>
 80036a6:	4603      	mov	r3, r0
 80036a8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ae:	f003 0310 	and.w	r3, r3, #16
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	f040 80a9 	bne.w	800380a <HAL_ADC_Init+0x1ae>
 80036b8:	7dfb      	ldrb	r3, [r7, #23]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	f040 80a5 	bne.w	800380a <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036c4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80036c8:	f023 0302 	bic.w	r3, r3, #2
 80036cc:	f043 0202 	orr.w	r2, r3, #2
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4951      	ldr	r1, [pc, #324]	; (8003824 <HAL_ADC_Init+0x1c8>)
 80036de:	428b      	cmp	r3, r1
 80036e0:	d10a      	bne.n	80036f8 <HAL_ADC_Init+0x9c>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	69db      	ldr	r3, [r3, #28]
 80036e6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80036ea:	d002      	beq.n	80036f2 <HAL_ADC_Init+0x96>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	69db      	ldr	r3, [r3, #28]
 80036f0:	e004      	b.n	80036fc <HAL_ADC_Init+0xa0>
 80036f2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80036f6:	e001      	b.n	80036fc <HAL_ADC_Init+0xa0>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80036fc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	7b1b      	ldrb	r3, [r3, #12]
 8003702:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003704:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003706:	68ba      	ldr	r2, [r7, #8]
 8003708:	4313      	orrs	r3, r2
 800370a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003714:	d003      	beq.n	800371e <HAL_ADC_Init+0xc2>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	2b01      	cmp	r3, #1
 800371c:	d102      	bne.n	8003724 <HAL_ADC_Init+0xc8>
 800371e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003722:	e000      	b.n	8003726 <HAL_ADC_Init+0xca>
 8003724:	2300      	movs	r3, #0
 8003726:	693a      	ldr	r2, [r7, #16]
 8003728:	4313      	orrs	r3, r2
 800372a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	7d1b      	ldrb	r3, [r3, #20]
 8003730:	2b01      	cmp	r3, #1
 8003732:	d119      	bne.n	8003768 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	7b1b      	ldrb	r3, [r3, #12]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d109      	bne.n	8003750 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	699b      	ldr	r3, [r3, #24]
 8003740:	3b01      	subs	r3, #1
 8003742:	035a      	lsls	r2, r3, #13
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	4313      	orrs	r3, r2
 8003748:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800374c:	613b      	str	r3, [r7, #16]
 800374e:	e00b      	b.n	8003768 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003754:	f043 0220 	orr.w	r2, r3, #32
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003760:	f043 0201 	orr.w	r2, r3, #1
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	693a      	ldr	r2, [r7, #16]
 8003778:	430a      	orrs	r2, r1
 800377a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	689a      	ldr	r2, [r3, #8]
 8003782:	4b29      	ldr	r3, [pc, #164]	; (8003828 <HAL_ADC_Init+0x1cc>)
 8003784:	4013      	ands	r3, r2
 8003786:	687a      	ldr	r2, [r7, #4]
 8003788:	6812      	ldr	r2, [r2, #0]
 800378a:	68b9      	ldr	r1, [r7, #8]
 800378c:	430b      	orrs	r3, r1
 800378e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003798:	d003      	beq.n	80037a2 <HAL_ADC_Init+0x146>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d104      	bne.n	80037ac <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	691b      	ldr	r3, [r3, #16]
 80037a6:	3b01      	subs	r3, #1
 80037a8:	051b      	lsls	r3, r3, #20
 80037aa:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	68fa      	ldr	r2, [r7, #12]
 80037bc:	430a      	orrs	r2, r1
 80037be:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	689a      	ldr	r2, [r3, #8]
 80037c6:	4b19      	ldr	r3, [pc, #100]	; (800382c <HAL_ADC_Init+0x1d0>)
 80037c8:	4013      	ands	r3, r2
 80037ca:	68ba      	ldr	r2, [r7, #8]
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d10b      	bne.n	80037e8 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037da:	f023 0303 	bic.w	r3, r3, #3
 80037de:	f043 0201 	orr.w	r2, r3, #1
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80037e6:	e018      	b.n	800381a <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037ec:	f023 0312 	bic.w	r3, r3, #18
 80037f0:	f043 0210 	orr.w	r2, r3, #16
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037fc:	f043 0201 	orr.w	r2, r3, #1
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003808:	e007      	b.n	800381a <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800380e:	f043 0210 	orr.w	r2, r3, #16
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800381a:	7dfb      	ldrb	r3, [r7, #23]
}
 800381c:	4618      	mov	r0, r3
 800381e:	3718      	adds	r7, #24
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	40013c00 	.word	0x40013c00
 8003828:	ffe1f7fd 	.word	0xffe1f7fd
 800382c:	ff1f0efe 	.word	0xff1f0efe

08003830 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b086      	sub	sp, #24
 8003834:	af00      	add	r7, sp, #0
 8003836:	60f8      	str	r0, [r7, #12]
 8003838:	60b9      	str	r1, [r7, #8]
 800383a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800383c:	2300      	movs	r3, #0
 800383e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a64      	ldr	r2, [pc, #400]	; (80039d8 <HAL_ADC_Start_DMA+0x1a8>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d004      	beq.n	8003854 <HAL_ADC_Start_DMA+0x24>
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a63      	ldr	r2, [pc, #396]	; (80039dc <HAL_ADC_Start_DMA+0x1ac>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d106      	bne.n	8003862 <HAL_ADC_Start_DMA+0x32>
 8003854:	4b60      	ldr	r3, [pc, #384]	; (80039d8 <HAL_ADC_Start_DMA+0x1a8>)
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800385c:	2b00      	cmp	r3, #0
 800385e:	f040 80b3 	bne.w	80039c8 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003868:	2b01      	cmp	r3, #1
 800386a:	d101      	bne.n	8003870 <HAL_ADC_Start_DMA+0x40>
 800386c:	2302      	movs	r3, #2
 800386e:	e0ae      	b.n	80039ce <HAL_ADC_Start_DMA+0x19e>
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003878:	68f8      	ldr	r0, [r7, #12]
 800387a:	f000 f9c1 	bl	8003c00 <ADC_Enable>
 800387e:	4603      	mov	r3, r0
 8003880:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003882:	7dfb      	ldrb	r3, [r7, #23]
 8003884:	2b00      	cmp	r3, #0
 8003886:	f040 809a 	bne.w	80039be <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800388e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003892:	f023 0301 	bic.w	r3, r3, #1
 8003896:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a4e      	ldr	r2, [pc, #312]	; (80039dc <HAL_ADC_Start_DMA+0x1ac>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d105      	bne.n	80038b4 <HAL_ADC_Start_DMA+0x84>
 80038a8:	4b4b      	ldr	r3, [pc, #300]	; (80039d8 <HAL_ADC_Start_DMA+0x1a8>)
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d115      	bne.n	80038e0 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d026      	beq.n	800391c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038d2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80038d6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80038de:	e01d      	b.n	800391c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a39      	ldr	r2, [pc, #228]	; (80039d8 <HAL_ADC_Start_DMA+0x1a8>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d004      	beq.n	8003900 <HAL_ADC_Start_DMA+0xd0>
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a38      	ldr	r2, [pc, #224]	; (80039dc <HAL_ADC_Start_DMA+0x1ac>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d10d      	bne.n	800391c <HAL_ADC_Start_DMA+0xec>
 8003900:	4b35      	ldr	r3, [pc, #212]	; (80039d8 <HAL_ADC_Start_DMA+0x1a8>)
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003908:	2b00      	cmp	r3, #0
 800390a:	d007      	beq.n	800391c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003910:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003914:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003920:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003924:	2b00      	cmp	r3, #0
 8003926:	d006      	beq.n	8003936 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800392c:	f023 0206 	bic.w	r2, r3, #6
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	62da      	str	r2, [r3, #44]	; 0x2c
 8003934:	e002      	b.n	800393c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2200      	movs	r2, #0
 800393a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6a1b      	ldr	r3, [r3, #32]
 8003948:	4a25      	ldr	r2, [pc, #148]	; (80039e0 <HAL_ADC_Start_DMA+0x1b0>)
 800394a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6a1b      	ldr	r3, [r3, #32]
 8003950:	4a24      	ldr	r2, [pc, #144]	; (80039e4 <HAL_ADC_Start_DMA+0x1b4>)
 8003952:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	6a1b      	ldr	r3, [r3, #32]
 8003958:	4a23      	ldr	r2, [pc, #140]	; (80039e8 <HAL_ADC_Start_DMA+0x1b8>)
 800395a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f06f 0202 	mvn.w	r2, #2
 8003964:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	689a      	ldr	r2, [r3, #8]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003974:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	6a18      	ldr	r0, [r3, #32]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	334c      	adds	r3, #76	; 0x4c
 8003980:	4619      	mov	r1, r3
 8003982:	68ba      	ldr	r2, [r7, #8]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f000 fbb1 	bl	80040ec <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003994:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003998:	d108      	bne.n	80039ac <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	689a      	ldr	r2, [r3, #8]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80039a8:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80039aa:	e00f      	b.n	80039cc <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	689a      	ldr	r2, [r3, #8]
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80039ba:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80039bc:	e006      	b.n	80039cc <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2200      	movs	r2, #0
 80039c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80039c6:	e001      	b.n	80039cc <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80039cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3718      	adds	r7, #24
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	40012400 	.word	0x40012400
 80039dc:	40012800 	.word	0x40012800
 80039e0:	08003d19 	.word	0x08003d19
 80039e4:	08003d95 	.word	0x08003d95
 80039e8:	08003db1 	.word	0x08003db1

080039ec <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80039f4:	bf00      	nop
 80039f6:	370c      	adds	r7, #12
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bc80      	pop	{r7}
 80039fc:	4770      	bx	lr

080039fe <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80039fe:	b480      	push	{r7}
 8003a00:	b083      	sub	sp, #12
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003a06:	bf00      	nop
 8003a08:	370c      	adds	r7, #12
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bc80      	pop	{r7}
 8003a0e:	4770      	bx	lr

08003a10 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003a10:	b480      	push	{r7}
 8003a12:	b085      	sub	sp, #20
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d101      	bne.n	8003a30 <HAL_ADC_ConfigChannel+0x20>
 8003a2c:	2302      	movs	r3, #2
 8003a2e:	e0dc      	b.n	8003bea <HAL_ADC_ConfigChannel+0x1da>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	2b06      	cmp	r3, #6
 8003a3e:	d81c      	bhi.n	8003a7a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	685a      	ldr	r2, [r3, #4]
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	009b      	lsls	r3, r3, #2
 8003a4e:	4413      	add	r3, r2
 8003a50:	3b05      	subs	r3, #5
 8003a52:	221f      	movs	r2, #31
 8003a54:	fa02 f303 	lsl.w	r3, r2, r3
 8003a58:	43db      	mvns	r3, r3
 8003a5a:	4019      	ands	r1, r3
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	6818      	ldr	r0, [r3, #0]
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685a      	ldr	r2, [r3, #4]
 8003a64:	4613      	mov	r3, r2
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	4413      	add	r3, r2
 8003a6a:	3b05      	subs	r3, #5
 8003a6c:	fa00 f203 	lsl.w	r2, r0, r3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	430a      	orrs	r2, r1
 8003a76:	635a      	str	r2, [r3, #52]	; 0x34
 8003a78:	e03c      	b.n	8003af4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	2b0c      	cmp	r3, #12
 8003a80:	d81c      	bhi.n	8003abc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685a      	ldr	r2, [r3, #4]
 8003a8c:	4613      	mov	r3, r2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	4413      	add	r3, r2
 8003a92:	3b23      	subs	r3, #35	; 0x23
 8003a94:	221f      	movs	r2, #31
 8003a96:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9a:	43db      	mvns	r3, r3
 8003a9c:	4019      	ands	r1, r3
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	6818      	ldr	r0, [r3, #0]
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	685a      	ldr	r2, [r3, #4]
 8003aa6:	4613      	mov	r3, r2
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	4413      	add	r3, r2
 8003aac:	3b23      	subs	r3, #35	; 0x23
 8003aae:	fa00 f203 	lsl.w	r2, r0, r3
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	430a      	orrs	r2, r1
 8003ab8:	631a      	str	r2, [r3, #48]	; 0x30
 8003aba:	e01b      	b.n	8003af4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	685a      	ldr	r2, [r3, #4]
 8003ac6:	4613      	mov	r3, r2
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	4413      	add	r3, r2
 8003acc:	3b41      	subs	r3, #65	; 0x41
 8003ace:	221f      	movs	r2, #31
 8003ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad4:	43db      	mvns	r3, r3
 8003ad6:	4019      	ands	r1, r3
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	6818      	ldr	r0, [r3, #0]
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	685a      	ldr	r2, [r3, #4]
 8003ae0:	4613      	mov	r3, r2
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	4413      	add	r3, r2
 8003ae6:	3b41      	subs	r3, #65	; 0x41
 8003ae8:	fa00 f203 	lsl.w	r2, r0, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	430a      	orrs	r2, r1
 8003af2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	2b09      	cmp	r3, #9
 8003afa:	d91c      	bls.n	8003b36 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	68d9      	ldr	r1, [r3, #12]
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	4613      	mov	r3, r2
 8003b08:	005b      	lsls	r3, r3, #1
 8003b0a:	4413      	add	r3, r2
 8003b0c:	3b1e      	subs	r3, #30
 8003b0e:	2207      	movs	r2, #7
 8003b10:	fa02 f303 	lsl.w	r3, r2, r3
 8003b14:	43db      	mvns	r3, r3
 8003b16:	4019      	ands	r1, r3
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	6898      	ldr	r0, [r3, #8]
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	4613      	mov	r3, r2
 8003b22:	005b      	lsls	r3, r3, #1
 8003b24:	4413      	add	r3, r2
 8003b26:	3b1e      	subs	r3, #30
 8003b28:	fa00 f203 	lsl.w	r2, r0, r3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	430a      	orrs	r2, r1
 8003b32:	60da      	str	r2, [r3, #12]
 8003b34:	e019      	b.n	8003b6a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	6919      	ldr	r1, [r3, #16]
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	4613      	mov	r3, r2
 8003b42:	005b      	lsls	r3, r3, #1
 8003b44:	4413      	add	r3, r2
 8003b46:	2207      	movs	r2, #7
 8003b48:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4c:	43db      	mvns	r3, r3
 8003b4e:	4019      	ands	r1, r3
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	6898      	ldr	r0, [r3, #8]
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	4613      	mov	r3, r2
 8003b5a:	005b      	lsls	r3, r3, #1
 8003b5c:	4413      	add	r3, r2
 8003b5e:	fa00 f203 	lsl.w	r2, r0, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	430a      	orrs	r2, r1
 8003b68:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	2b10      	cmp	r3, #16
 8003b70:	d003      	beq.n	8003b7a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003b76:	2b11      	cmp	r3, #17
 8003b78:	d132      	bne.n	8003be0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a1d      	ldr	r2, [pc, #116]	; (8003bf4 <HAL_ADC_ConfigChannel+0x1e4>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d125      	bne.n	8003bd0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d126      	bne.n	8003be0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	689a      	ldr	r2, [r3, #8]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003ba0:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2b10      	cmp	r3, #16
 8003ba8:	d11a      	bne.n	8003be0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003baa:	4b13      	ldr	r3, [pc, #76]	; (8003bf8 <HAL_ADC_ConfigChannel+0x1e8>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a13      	ldr	r2, [pc, #76]	; (8003bfc <HAL_ADC_ConfigChannel+0x1ec>)
 8003bb0:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb4:	0c9a      	lsrs	r2, r3, #18
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	4413      	add	r3, r2
 8003bbc:	005b      	lsls	r3, r3, #1
 8003bbe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003bc0:	e002      	b.n	8003bc8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	3b01      	subs	r3, #1
 8003bc6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d1f9      	bne.n	8003bc2 <HAL_ADC_ConfigChannel+0x1b2>
 8003bce:	e007      	b.n	8003be0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bd4:	f043 0220 	orr.w	r2, r3, #32
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3714      	adds	r7, #20
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bc80      	pop	{r7}
 8003bf2:	4770      	bx	lr
 8003bf4:	40012400 	.word	0x40012400
 8003bf8:	2000000c 	.word	0x2000000c
 8003bfc:	431bde83 	.word	0x431bde83

08003c00 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	f003 0301 	and.w	r3, r3, #1
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d039      	beq.n	8003c92 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	689a      	ldr	r2, [r3, #8]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f042 0201 	orr.w	r2, r2, #1
 8003c2c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003c2e:	4b1b      	ldr	r3, [pc, #108]	; (8003c9c <ADC_Enable+0x9c>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a1b      	ldr	r2, [pc, #108]	; (8003ca0 <ADC_Enable+0xa0>)
 8003c34:	fba2 2303 	umull	r2, r3, r2, r3
 8003c38:	0c9b      	lsrs	r3, r3, #18
 8003c3a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003c3c:	e002      	b.n	8003c44 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	3b01      	subs	r3, #1
 8003c42:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d1f9      	bne.n	8003c3e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003c4a:	f7ff fcdb 	bl	8003604 <HAL_GetTick>
 8003c4e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003c50:	e018      	b.n	8003c84 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003c52:	f7ff fcd7 	bl	8003604 <HAL_GetTick>
 8003c56:	4602      	mov	r2, r0
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	1ad3      	subs	r3, r2, r3
 8003c5c:	2b02      	cmp	r3, #2
 8003c5e:	d911      	bls.n	8003c84 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c64:	f043 0210 	orr.w	r2, r3, #16
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c70:	f043 0201 	orr.w	r2, r3, #1
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	e007      	b.n	8003c94 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	f003 0301 	and.w	r3, r3, #1
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d1df      	bne.n	8003c52 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003c92:	2300      	movs	r3, #0
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3710      	adds	r7, #16
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	2000000c 	.word	0x2000000c
 8003ca0:	431bde83 	.word	0x431bde83

08003ca4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b084      	sub	sp, #16
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003cac:	2300      	movs	r3, #0
 8003cae:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	f003 0301 	and.w	r3, r3, #1
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d127      	bne.n	8003d0e <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	689a      	ldr	r2, [r3, #8]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f022 0201 	bic.w	r2, r2, #1
 8003ccc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003cce:	f7ff fc99 	bl	8003604 <HAL_GetTick>
 8003cd2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003cd4:	e014      	b.n	8003d00 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003cd6:	f7ff fc95 	bl	8003604 <HAL_GetTick>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	2b02      	cmp	r3, #2
 8003ce2:	d90d      	bls.n	8003d00 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ce8:	f043 0210 	orr.w	r2, r3, #16
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cf4:	f043 0201 	orr.w	r2, r3, #1
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e007      	b.n	8003d10 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	f003 0301 	and.w	r3, r3, #1
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d0e3      	beq.n	8003cd6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003d0e:	2300      	movs	r3, #0
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	3710      	adds	r7, #16
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}

08003d18 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d24:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d2a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d127      	bne.n	8003d82 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d36:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003d48:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003d4c:	d115      	bne.n	8003d7a <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d111      	bne.n	8003d7a <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d5a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d66:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d105      	bne.n	8003d7a <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d72:	f043 0201 	orr.w	r2, r3, #1
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003d7a:	68f8      	ldr	r0, [r7, #12]
 8003d7c:	f7fd fc76 	bl	800166c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003d80:	e004      	b.n	8003d8c <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6a1b      	ldr	r3, [r3, #32]
 8003d86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d88:	6878      	ldr	r0, [r7, #4]
 8003d8a:	4798      	blx	r3
}
 8003d8c:	bf00      	nop
 8003d8e:	3710      	adds	r7, #16
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}

08003d94 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b084      	sub	sp, #16
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da0:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003da2:	68f8      	ldr	r0, [r7, #12]
 8003da4:	f7ff fe22 	bl	80039ec <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003da8:	bf00      	nop
 8003daa:	3710      	adds	r7, #16
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b084      	sub	sp, #16
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dbc:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dc2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dce:	f043 0204 	orr.w	r2, r3, #4
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003dd6:	68f8      	ldr	r0, [r7, #12]
 8003dd8:	f7ff fe11 	bl	80039fe <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003ddc:	bf00      	nop
 8003dde:	3710      	adds	r7, #16
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b085      	sub	sp, #20
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f003 0307 	and.w	r3, r3, #7
 8003df2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003df4:	4b0c      	ldr	r3, [pc, #48]	; (8003e28 <__NVIC_SetPriorityGrouping+0x44>)
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003dfa:	68ba      	ldr	r2, [r7, #8]
 8003dfc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e00:	4013      	ands	r3, r2
 8003e02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e16:	4a04      	ldr	r2, [pc, #16]	; (8003e28 <__NVIC_SetPriorityGrouping+0x44>)
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	60d3      	str	r3, [r2, #12]
}
 8003e1c:	bf00      	nop
 8003e1e:	3714      	adds	r7, #20
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bc80      	pop	{r7}
 8003e24:	4770      	bx	lr
 8003e26:	bf00      	nop
 8003e28:	e000ed00 	.word	0xe000ed00

08003e2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e30:	4b04      	ldr	r3, [pc, #16]	; (8003e44 <__NVIC_GetPriorityGrouping+0x18>)
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	0a1b      	lsrs	r3, r3, #8
 8003e36:	f003 0307 	and.w	r3, r3, #7
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bc80      	pop	{r7}
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop
 8003e44:	e000ed00 	.word	0xe000ed00

08003e48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b083      	sub	sp, #12
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	4603      	mov	r3, r0
 8003e50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	db0b      	blt.n	8003e72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e5a:	79fb      	ldrb	r3, [r7, #7]
 8003e5c:	f003 021f 	and.w	r2, r3, #31
 8003e60:	4906      	ldr	r1, [pc, #24]	; (8003e7c <__NVIC_EnableIRQ+0x34>)
 8003e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e66:	095b      	lsrs	r3, r3, #5
 8003e68:	2001      	movs	r0, #1
 8003e6a:	fa00 f202 	lsl.w	r2, r0, r2
 8003e6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003e72:	bf00      	nop
 8003e74:	370c      	adds	r7, #12
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bc80      	pop	{r7}
 8003e7a:	4770      	bx	lr
 8003e7c:	e000e100 	.word	0xe000e100

08003e80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b083      	sub	sp, #12
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	4603      	mov	r3, r0
 8003e88:	6039      	str	r1, [r7, #0]
 8003e8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	db0a      	blt.n	8003eaa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	b2da      	uxtb	r2, r3
 8003e98:	490c      	ldr	r1, [pc, #48]	; (8003ecc <__NVIC_SetPriority+0x4c>)
 8003e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e9e:	0112      	lsls	r2, r2, #4
 8003ea0:	b2d2      	uxtb	r2, r2
 8003ea2:	440b      	add	r3, r1
 8003ea4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ea8:	e00a      	b.n	8003ec0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	b2da      	uxtb	r2, r3
 8003eae:	4908      	ldr	r1, [pc, #32]	; (8003ed0 <__NVIC_SetPriority+0x50>)
 8003eb0:	79fb      	ldrb	r3, [r7, #7]
 8003eb2:	f003 030f 	and.w	r3, r3, #15
 8003eb6:	3b04      	subs	r3, #4
 8003eb8:	0112      	lsls	r2, r2, #4
 8003eba:	b2d2      	uxtb	r2, r2
 8003ebc:	440b      	add	r3, r1
 8003ebe:	761a      	strb	r2, [r3, #24]
}
 8003ec0:	bf00      	nop
 8003ec2:	370c      	adds	r7, #12
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bc80      	pop	{r7}
 8003ec8:	4770      	bx	lr
 8003eca:	bf00      	nop
 8003ecc:	e000e100 	.word	0xe000e100
 8003ed0:	e000ed00 	.word	0xe000ed00

08003ed4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b089      	sub	sp, #36	; 0x24
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	60f8      	str	r0, [r7, #12]
 8003edc:	60b9      	str	r1, [r7, #8]
 8003ede:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f003 0307 	and.w	r3, r3, #7
 8003ee6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ee8:	69fb      	ldr	r3, [r7, #28]
 8003eea:	f1c3 0307 	rsb	r3, r3, #7
 8003eee:	2b04      	cmp	r3, #4
 8003ef0:	bf28      	it	cs
 8003ef2:	2304      	movcs	r3, #4
 8003ef4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	3304      	adds	r3, #4
 8003efa:	2b06      	cmp	r3, #6
 8003efc:	d902      	bls.n	8003f04 <NVIC_EncodePriority+0x30>
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	3b03      	subs	r3, #3
 8003f02:	e000      	b.n	8003f06 <NVIC_EncodePriority+0x32>
 8003f04:	2300      	movs	r3, #0
 8003f06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f08:	f04f 32ff 	mov.w	r2, #4294967295
 8003f0c:	69bb      	ldr	r3, [r7, #24]
 8003f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f12:	43da      	mvns	r2, r3
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	401a      	ands	r2, r3
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f1c:	f04f 31ff 	mov.w	r1, #4294967295
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	fa01 f303 	lsl.w	r3, r1, r3
 8003f26:	43d9      	mvns	r1, r3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f2c:	4313      	orrs	r3, r2
         );
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3724      	adds	r7, #36	; 0x24
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bc80      	pop	{r7}
 8003f36:	4770      	bx	lr

08003f38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	3b01      	subs	r3, #1
 8003f44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f48:	d301      	bcc.n	8003f4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e00f      	b.n	8003f6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f4e:	4a0a      	ldr	r2, [pc, #40]	; (8003f78 <SysTick_Config+0x40>)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	3b01      	subs	r3, #1
 8003f54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f56:	210f      	movs	r1, #15
 8003f58:	f04f 30ff 	mov.w	r0, #4294967295
 8003f5c:	f7ff ff90 	bl	8003e80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f60:	4b05      	ldr	r3, [pc, #20]	; (8003f78 <SysTick_Config+0x40>)
 8003f62:	2200      	movs	r2, #0
 8003f64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f66:	4b04      	ldr	r3, [pc, #16]	; (8003f78 <SysTick_Config+0x40>)
 8003f68:	2207      	movs	r2, #7
 8003f6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f6c:	2300      	movs	r3, #0
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3708      	adds	r7, #8
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	e000e010 	.word	0xe000e010

08003f7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f7ff ff2d 	bl	8003de4 <__NVIC_SetPriorityGrouping>
}
 8003f8a:	bf00      	nop
 8003f8c:	3708      	adds	r7, #8
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}

08003f92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f92:	b580      	push	{r7, lr}
 8003f94:	b086      	sub	sp, #24
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	4603      	mov	r3, r0
 8003f9a:	60b9      	str	r1, [r7, #8]
 8003f9c:	607a      	str	r2, [r7, #4]
 8003f9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003fa4:	f7ff ff42 	bl	8003e2c <__NVIC_GetPriorityGrouping>
 8003fa8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003faa:	687a      	ldr	r2, [r7, #4]
 8003fac:	68b9      	ldr	r1, [r7, #8]
 8003fae:	6978      	ldr	r0, [r7, #20]
 8003fb0:	f7ff ff90 	bl	8003ed4 <NVIC_EncodePriority>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fba:	4611      	mov	r1, r2
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f7ff ff5f 	bl	8003e80 <__NVIC_SetPriority>
}
 8003fc2:	bf00      	nop
 8003fc4:	3718      	adds	r7, #24
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}

08003fca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fca:	b580      	push	{r7, lr}
 8003fcc:	b082      	sub	sp, #8
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003fd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f7ff ff35 	bl	8003e48 <__NVIC_EnableIRQ>
}
 8003fde:	bf00      	nop
 8003fe0:	3708      	adds	r7, #8
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}

08003fe6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003fe6:	b580      	push	{r7, lr}
 8003fe8:	b082      	sub	sp, #8
 8003fea:	af00      	add	r7, sp, #0
 8003fec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f7ff ffa2 	bl	8003f38 <SysTick_Config>
 8003ff4:	4603      	mov	r3, r0
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3708      	adds	r7, #8
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
	...

08004000 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004000:	b480      	push	{r7}
 8004002:	b085      	sub	sp, #20
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004008:	2300      	movs	r3, #0
 800400a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d101      	bne.n	8004016 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e059      	b.n	80040ca <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	461a      	mov	r2, r3
 800401c:	4b2d      	ldr	r3, [pc, #180]	; (80040d4 <HAL_DMA_Init+0xd4>)
 800401e:	429a      	cmp	r2, r3
 8004020:	d80f      	bhi.n	8004042 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	461a      	mov	r2, r3
 8004028:	4b2b      	ldr	r3, [pc, #172]	; (80040d8 <HAL_DMA_Init+0xd8>)
 800402a:	4413      	add	r3, r2
 800402c:	4a2b      	ldr	r2, [pc, #172]	; (80040dc <HAL_DMA_Init+0xdc>)
 800402e:	fba2 2303 	umull	r2, r3, r2, r3
 8004032:	091b      	lsrs	r3, r3, #4
 8004034:	009a      	lsls	r2, r3, #2
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	4a28      	ldr	r2, [pc, #160]	; (80040e0 <HAL_DMA_Init+0xe0>)
 800403e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004040:	e00e      	b.n	8004060 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	461a      	mov	r2, r3
 8004048:	4b26      	ldr	r3, [pc, #152]	; (80040e4 <HAL_DMA_Init+0xe4>)
 800404a:	4413      	add	r3, r2
 800404c:	4a23      	ldr	r2, [pc, #140]	; (80040dc <HAL_DMA_Init+0xdc>)
 800404e:	fba2 2303 	umull	r2, r3, r2, r3
 8004052:	091b      	lsrs	r3, r3, #4
 8004054:	009a      	lsls	r2, r3, #2
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	4a22      	ldr	r2, [pc, #136]	; (80040e8 <HAL_DMA_Init+0xe8>)
 800405e:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2202      	movs	r2, #2
 8004064:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004076:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800407a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004084:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	68db      	ldr	r3, [r3, #12]
 800408a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004090:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	695b      	ldr	r3, [r3, #20]
 8004096:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800409c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	69db      	ldr	r3, [r3, #28]
 80040a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80040a4:	68fa      	ldr	r2, [r7, #12]
 80040a6:	4313      	orrs	r3, r2
 80040a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	68fa      	ldr	r2, [r7, #12]
 80040b0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2200      	movs	r2, #0
 80040b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2200      	movs	r2, #0
 80040c4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80040c8:	2300      	movs	r3, #0
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3714      	adds	r7, #20
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bc80      	pop	{r7}
 80040d2:	4770      	bx	lr
 80040d4:	40020407 	.word	0x40020407
 80040d8:	bffdfff8 	.word	0xbffdfff8
 80040dc:	cccccccd 	.word	0xcccccccd
 80040e0:	40020000 	.word	0x40020000
 80040e4:	bffdfbf8 	.word	0xbffdfbf8
 80040e8:	40020400 	.word	0x40020400

080040ec <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b086      	sub	sp, #24
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	60f8      	str	r0, [r7, #12]
 80040f4:	60b9      	str	r1, [r7, #8]
 80040f6:	607a      	str	r2, [r7, #4]
 80040f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040fa:	2300      	movs	r3, #0
 80040fc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004104:	2b01      	cmp	r3, #1
 8004106:	d101      	bne.n	800410c <HAL_DMA_Start_IT+0x20>
 8004108:	2302      	movs	r3, #2
 800410a:	e04a      	b.n	80041a2 <HAL_DMA_Start_IT+0xb6>
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800411a:	2b01      	cmp	r3, #1
 800411c:	d13a      	bne.n	8004194 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2202      	movs	r2, #2
 8004122:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2200      	movs	r2, #0
 800412a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f022 0201 	bic.w	r2, r2, #1
 800413a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	68b9      	ldr	r1, [r7, #8]
 8004142:	68f8      	ldr	r0, [r7, #12]
 8004144:	f000 fa6e 	bl	8004624 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800414c:	2b00      	cmp	r3, #0
 800414e:	d008      	beq.n	8004162 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f042 020e 	orr.w	r2, r2, #14
 800415e:	601a      	str	r2, [r3, #0]
 8004160:	e00f      	b.n	8004182 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	681a      	ldr	r2, [r3, #0]
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f022 0204 	bic.w	r2, r2, #4
 8004170:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f042 020a 	orr.w	r2, r2, #10
 8004180:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f042 0201 	orr.w	r2, r2, #1
 8004190:	601a      	str	r2, [r3, #0]
 8004192:	e005      	b.n	80041a0 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2200      	movs	r2, #0
 8004198:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800419c:	2302      	movs	r3, #2
 800419e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80041a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	3718      	adds	r7, #24
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
	...

080041ac <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b084      	sub	sp, #16
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c8:	2204      	movs	r2, #4
 80041ca:	409a      	lsls	r2, r3
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	4013      	ands	r3, r2
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	f000 80d6 	beq.w	8004382 <HAL_DMA_IRQHandler+0x1d6>
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	f003 0304 	and.w	r3, r3, #4
 80041dc:	2b00      	cmp	r3, #0
 80041de:	f000 80d0 	beq.w	8004382 <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 0320 	and.w	r3, r3, #32
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d107      	bne.n	8004200 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f022 0204 	bic.w	r2, r2, #4
 80041fe:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	461a      	mov	r2, r3
 8004206:	4b9b      	ldr	r3, [pc, #620]	; (8004474 <HAL_DMA_IRQHandler+0x2c8>)
 8004208:	429a      	cmp	r2, r3
 800420a:	d958      	bls.n	80042be <HAL_DMA_IRQHandler+0x112>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a99      	ldr	r2, [pc, #612]	; (8004478 <HAL_DMA_IRQHandler+0x2cc>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d04f      	beq.n	80042b6 <HAL_DMA_IRQHandler+0x10a>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a98      	ldr	r2, [pc, #608]	; (800447c <HAL_DMA_IRQHandler+0x2d0>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d048      	beq.n	80042b2 <HAL_DMA_IRQHandler+0x106>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a96      	ldr	r2, [pc, #600]	; (8004480 <HAL_DMA_IRQHandler+0x2d4>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d040      	beq.n	80042ac <HAL_DMA_IRQHandler+0x100>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a95      	ldr	r2, [pc, #596]	; (8004484 <HAL_DMA_IRQHandler+0x2d8>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d038      	beq.n	80042a6 <HAL_DMA_IRQHandler+0xfa>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a93      	ldr	r2, [pc, #588]	; (8004488 <HAL_DMA_IRQHandler+0x2dc>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d030      	beq.n	80042a0 <HAL_DMA_IRQHandler+0xf4>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a92      	ldr	r2, [pc, #584]	; (800448c <HAL_DMA_IRQHandler+0x2e0>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d028      	beq.n	800429a <HAL_DMA_IRQHandler+0xee>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a89      	ldr	r2, [pc, #548]	; (8004474 <HAL_DMA_IRQHandler+0x2c8>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d020      	beq.n	8004294 <HAL_DMA_IRQHandler+0xe8>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a8e      	ldr	r2, [pc, #568]	; (8004490 <HAL_DMA_IRQHandler+0x2e4>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d019      	beq.n	8004290 <HAL_DMA_IRQHandler+0xe4>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a8c      	ldr	r2, [pc, #560]	; (8004494 <HAL_DMA_IRQHandler+0x2e8>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d012      	beq.n	800428c <HAL_DMA_IRQHandler+0xe0>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a8b      	ldr	r2, [pc, #556]	; (8004498 <HAL_DMA_IRQHandler+0x2ec>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d00a      	beq.n	8004286 <HAL_DMA_IRQHandler+0xda>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a89      	ldr	r2, [pc, #548]	; (800449c <HAL_DMA_IRQHandler+0x2f0>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d102      	bne.n	8004280 <HAL_DMA_IRQHandler+0xd4>
 800427a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800427e:	e01b      	b.n	80042b8 <HAL_DMA_IRQHandler+0x10c>
 8004280:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004284:	e018      	b.n	80042b8 <HAL_DMA_IRQHandler+0x10c>
 8004286:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800428a:	e015      	b.n	80042b8 <HAL_DMA_IRQHandler+0x10c>
 800428c:	2340      	movs	r3, #64	; 0x40
 800428e:	e013      	b.n	80042b8 <HAL_DMA_IRQHandler+0x10c>
 8004290:	2304      	movs	r3, #4
 8004292:	e011      	b.n	80042b8 <HAL_DMA_IRQHandler+0x10c>
 8004294:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004298:	e00e      	b.n	80042b8 <HAL_DMA_IRQHandler+0x10c>
 800429a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800429e:	e00b      	b.n	80042b8 <HAL_DMA_IRQHandler+0x10c>
 80042a0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80042a4:	e008      	b.n	80042b8 <HAL_DMA_IRQHandler+0x10c>
 80042a6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80042aa:	e005      	b.n	80042b8 <HAL_DMA_IRQHandler+0x10c>
 80042ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80042b0:	e002      	b.n	80042b8 <HAL_DMA_IRQHandler+0x10c>
 80042b2:	2340      	movs	r3, #64	; 0x40
 80042b4:	e000      	b.n	80042b8 <HAL_DMA_IRQHandler+0x10c>
 80042b6:	2304      	movs	r3, #4
 80042b8:	4a79      	ldr	r2, [pc, #484]	; (80044a0 <HAL_DMA_IRQHandler+0x2f4>)
 80042ba:	6053      	str	r3, [r2, #4]
 80042bc:	e057      	b.n	800436e <HAL_DMA_IRQHandler+0x1c2>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a6d      	ldr	r2, [pc, #436]	; (8004478 <HAL_DMA_IRQHandler+0x2cc>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d04f      	beq.n	8004368 <HAL_DMA_IRQHandler+0x1bc>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a6b      	ldr	r2, [pc, #428]	; (800447c <HAL_DMA_IRQHandler+0x2d0>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d048      	beq.n	8004364 <HAL_DMA_IRQHandler+0x1b8>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a6a      	ldr	r2, [pc, #424]	; (8004480 <HAL_DMA_IRQHandler+0x2d4>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d040      	beq.n	800435e <HAL_DMA_IRQHandler+0x1b2>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a68      	ldr	r2, [pc, #416]	; (8004484 <HAL_DMA_IRQHandler+0x2d8>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d038      	beq.n	8004358 <HAL_DMA_IRQHandler+0x1ac>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a67      	ldr	r2, [pc, #412]	; (8004488 <HAL_DMA_IRQHandler+0x2dc>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d030      	beq.n	8004352 <HAL_DMA_IRQHandler+0x1a6>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a65      	ldr	r2, [pc, #404]	; (800448c <HAL_DMA_IRQHandler+0x2e0>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d028      	beq.n	800434c <HAL_DMA_IRQHandler+0x1a0>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a5d      	ldr	r2, [pc, #372]	; (8004474 <HAL_DMA_IRQHandler+0x2c8>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d020      	beq.n	8004346 <HAL_DMA_IRQHandler+0x19a>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a61      	ldr	r2, [pc, #388]	; (8004490 <HAL_DMA_IRQHandler+0x2e4>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d019      	beq.n	8004342 <HAL_DMA_IRQHandler+0x196>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a60      	ldr	r2, [pc, #384]	; (8004494 <HAL_DMA_IRQHandler+0x2e8>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d012      	beq.n	800433e <HAL_DMA_IRQHandler+0x192>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a5e      	ldr	r2, [pc, #376]	; (8004498 <HAL_DMA_IRQHandler+0x2ec>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d00a      	beq.n	8004338 <HAL_DMA_IRQHandler+0x18c>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a5d      	ldr	r2, [pc, #372]	; (800449c <HAL_DMA_IRQHandler+0x2f0>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d102      	bne.n	8004332 <HAL_DMA_IRQHandler+0x186>
 800432c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004330:	e01b      	b.n	800436a <HAL_DMA_IRQHandler+0x1be>
 8004332:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004336:	e018      	b.n	800436a <HAL_DMA_IRQHandler+0x1be>
 8004338:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800433c:	e015      	b.n	800436a <HAL_DMA_IRQHandler+0x1be>
 800433e:	2340      	movs	r3, #64	; 0x40
 8004340:	e013      	b.n	800436a <HAL_DMA_IRQHandler+0x1be>
 8004342:	2304      	movs	r3, #4
 8004344:	e011      	b.n	800436a <HAL_DMA_IRQHandler+0x1be>
 8004346:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800434a:	e00e      	b.n	800436a <HAL_DMA_IRQHandler+0x1be>
 800434c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004350:	e00b      	b.n	800436a <HAL_DMA_IRQHandler+0x1be>
 8004352:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004356:	e008      	b.n	800436a <HAL_DMA_IRQHandler+0x1be>
 8004358:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800435c:	e005      	b.n	800436a <HAL_DMA_IRQHandler+0x1be>
 800435e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004362:	e002      	b.n	800436a <HAL_DMA_IRQHandler+0x1be>
 8004364:	2340      	movs	r3, #64	; 0x40
 8004366:	e000      	b.n	800436a <HAL_DMA_IRQHandler+0x1be>
 8004368:	2304      	movs	r3, #4
 800436a:	4a4e      	ldr	r2, [pc, #312]	; (80044a4 <HAL_DMA_IRQHandler+0x2f8>)
 800436c:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004372:	2b00      	cmp	r3, #0
 8004374:	f000 8136 	beq.w	80045e4 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800437c:	6878      	ldr	r0, [r7, #4]
 800437e:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004380:	e130      	b.n	80045e4 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004386:	2202      	movs	r2, #2
 8004388:	409a      	lsls	r2, r3
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	4013      	ands	r3, r2
 800438e:	2b00      	cmp	r3, #0
 8004390:	f000 80f8 	beq.w	8004584 <HAL_DMA_IRQHandler+0x3d8>
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	f003 0302 	and.w	r3, r3, #2
 800439a:	2b00      	cmp	r3, #0
 800439c:	f000 80f2 	beq.w	8004584 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 0320 	and.w	r3, r3, #32
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d10b      	bne.n	80043c6 <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f022 020a 	bic.w	r2, r2, #10
 80043bc:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2201      	movs	r2, #1
 80043c2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	461a      	mov	r2, r3
 80043cc:	4b29      	ldr	r3, [pc, #164]	; (8004474 <HAL_DMA_IRQHandler+0x2c8>)
 80043ce:	429a      	cmp	r2, r3
 80043d0:	d973      	bls.n	80044ba <HAL_DMA_IRQHandler+0x30e>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a28      	ldr	r2, [pc, #160]	; (8004478 <HAL_DMA_IRQHandler+0x2cc>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d06a      	beq.n	80044b2 <HAL_DMA_IRQHandler+0x306>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a26      	ldr	r2, [pc, #152]	; (800447c <HAL_DMA_IRQHandler+0x2d0>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d063      	beq.n	80044ae <HAL_DMA_IRQHandler+0x302>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a25      	ldr	r2, [pc, #148]	; (8004480 <HAL_DMA_IRQHandler+0x2d4>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d05b      	beq.n	80044a8 <HAL_DMA_IRQHandler+0x2fc>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a23      	ldr	r2, [pc, #140]	; (8004484 <HAL_DMA_IRQHandler+0x2d8>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d038      	beq.n	800446c <HAL_DMA_IRQHandler+0x2c0>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a22      	ldr	r2, [pc, #136]	; (8004488 <HAL_DMA_IRQHandler+0x2dc>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d030      	beq.n	8004466 <HAL_DMA_IRQHandler+0x2ba>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a20      	ldr	r2, [pc, #128]	; (800448c <HAL_DMA_IRQHandler+0x2e0>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d028      	beq.n	8004460 <HAL_DMA_IRQHandler+0x2b4>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a18      	ldr	r2, [pc, #96]	; (8004474 <HAL_DMA_IRQHandler+0x2c8>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d020      	beq.n	800445a <HAL_DMA_IRQHandler+0x2ae>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a1c      	ldr	r2, [pc, #112]	; (8004490 <HAL_DMA_IRQHandler+0x2e4>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d019      	beq.n	8004456 <HAL_DMA_IRQHandler+0x2aa>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a1b      	ldr	r2, [pc, #108]	; (8004494 <HAL_DMA_IRQHandler+0x2e8>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d012      	beq.n	8004452 <HAL_DMA_IRQHandler+0x2a6>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a19      	ldr	r2, [pc, #100]	; (8004498 <HAL_DMA_IRQHandler+0x2ec>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d00a      	beq.n	800444c <HAL_DMA_IRQHandler+0x2a0>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a18      	ldr	r2, [pc, #96]	; (800449c <HAL_DMA_IRQHandler+0x2f0>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d102      	bne.n	8004446 <HAL_DMA_IRQHandler+0x29a>
 8004440:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004444:	e036      	b.n	80044b4 <HAL_DMA_IRQHandler+0x308>
 8004446:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800444a:	e033      	b.n	80044b4 <HAL_DMA_IRQHandler+0x308>
 800444c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004450:	e030      	b.n	80044b4 <HAL_DMA_IRQHandler+0x308>
 8004452:	2320      	movs	r3, #32
 8004454:	e02e      	b.n	80044b4 <HAL_DMA_IRQHandler+0x308>
 8004456:	2302      	movs	r3, #2
 8004458:	e02c      	b.n	80044b4 <HAL_DMA_IRQHandler+0x308>
 800445a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800445e:	e029      	b.n	80044b4 <HAL_DMA_IRQHandler+0x308>
 8004460:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004464:	e026      	b.n	80044b4 <HAL_DMA_IRQHandler+0x308>
 8004466:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800446a:	e023      	b.n	80044b4 <HAL_DMA_IRQHandler+0x308>
 800446c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004470:	e020      	b.n	80044b4 <HAL_DMA_IRQHandler+0x308>
 8004472:	bf00      	nop
 8004474:	40020080 	.word	0x40020080
 8004478:	40020008 	.word	0x40020008
 800447c:	4002001c 	.word	0x4002001c
 8004480:	40020030 	.word	0x40020030
 8004484:	40020044 	.word	0x40020044
 8004488:	40020058 	.word	0x40020058
 800448c:	4002006c 	.word	0x4002006c
 8004490:	40020408 	.word	0x40020408
 8004494:	4002041c 	.word	0x4002041c
 8004498:	40020430 	.word	0x40020430
 800449c:	40020444 	.word	0x40020444
 80044a0:	40020400 	.word	0x40020400
 80044a4:	40020000 	.word	0x40020000
 80044a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80044ac:	e002      	b.n	80044b4 <HAL_DMA_IRQHandler+0x308>
 80044ae:	2320      	movs	r3, #32
 80044b0:	e000      	b.n	80044b4 <HAL_DMA_IRQHandler+0x308>
 80044b2:	2302      	movs	r3, #2
 80044b4:	4a4e      	ldr	r2, [pc, #312]	; (80045f0 <HAL_DMA_IRQHandler+0x444>)
 80044b6:	6053      	str	r3, [r2, #4]
 80044b8:	e057      	b.n	800456a <HAL_DMA_IRQHandler+0x3be>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a4d      	ldr	r2, [pc, #308]	; (80045f4 <HAL_DMA_IRQHandler+0x448>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d04f      	beq.n	8004564 <HAL_DMA_IRQHandler+0x3b8>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a4b      	ldr	r2, [pc, #300]	; (80045f8 <HAL_DMA_IRQHandler+0x44c>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d048      	beq.n	8004560 <HAL_DMA_IRQHandler+0x3b4>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a4a      	ldr	r2, [pc, #296]	; (80045fc <HAL_DMA_IRQHandler+0x450>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d040      	beq.n	800455a <HAL_DMA_IRQHandler+0x3ae>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a48      	ldr	r2, [pc, #288]	; (8004600 <HAL_DMA_IRQHandler+0x454>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d038      	beq.n	8004554 <HAL_DMA_IRQHandler+0x3a8>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a47      	ldr	r2, [pc, #284]	; (8004604 <HAL_DMA_IRQHandler+0x458>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d030      	beq.n	800454e <HAL_DMA_IRQHandler+0x3a2>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a45      	ldr	r2, [pc, #276]	; (8004608 <HAL_DMA_IRQHandler+0x45c>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d028      	beq.n	8004548 <HAL_DMA_IRQHandler+0x39c>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a44      	ldr	r2, [pc, #272]	; (800460c <HAL_DMA_IRQHandler+0x460>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d020      	beq.n	8004542 <HAL_DMA_IRQHandler+0x396>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a42      	ldr	r2, [pc, #264]	; (8004610 <HAL_DMA_IRQHandler+0x464>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d019      	beq.n	800453e <HAL_DMA_IRQHandler+0x392>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a41      	ldr	r2, [pc, #260]	; (8004614 <HAL_DMA_IRQHandler+0x468>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d012      	beq.n	800453a <HAL_DMA_IRQHandler+0x38e>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a3f      	ldr	r2, [pc, #252]	; (8004618 <HAL_DMA_IRQHandler+0x46c>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d00a      	beq.n	8004534 <HAL_DMA_IRQHandler+0x388>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a3e      	ldr	r2, [pc, #248]	; (800461c <HAL_DMA_IRQHandler+0x470>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d102      	bne.n	800452e <HAL_DMA_IRQHandler+0x382>
 8004528:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800452c:	e01b      	b.n	8004566 <HAL_DMA_IRQHandler+0x3ba>
 800452e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004532:	e018      	b.n	8004566 <HAL_DMA_IRQHandler+0x3ba>
 8004534:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004538:	e015      	b.n	8004566 <HAL_DMA_IRQHandler+0x3ba>
 800453a:	2320      	movs	r3, #32
 800453c:	e013      	b.n	8004566 <HAL_DMA_IRQHandler+0x3ba>
 800453e:	2302      	movs	r3, #2
 8004540:	e011      	b.n	8004566 <HAL_DMA_IRQHandler+0x3ba>
 8004542:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004546:	e00e      	b.n	8004566 <HAL_DMA_IRQHandler+0x3ba>
 8004548:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800454c:	e00b      	b.n	8004566 <HAL_DMA_IRQHandler+0x3ba>
 800454e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004552:	e008      	b.n	8004566 <HAL_DMA_IRQHandler+0x3ba>
 8004554:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004558:	e005      	b.n	8004566 <HAL_DMA_IRQHandler+0x3ba>
 800455a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800455e:	e002      	b.n	8004566 <HAL_DMA_IRQHandler+0x3ba>
 8004560:	2320      	movs	r3, #32
 8004562:	e000      	b.n	8004566 <HAL_DMA_IRQHandler+0x3ba>
 8004564:	2302      	movs	r3, #2
 8004566:	4a2e      	ldr	r2, [pc, #184]	; (8004620 <HAL_DMA_IRQHandler+0x474>)
 8004568:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004576:	2b00      	cmp	r3, #0
 8004578:	d034      	beq.n	80045e4 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800457e:	6878      	ldr	r0, [r7, #4]
 8004580:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004582:	e02f      	b.n	80045e4 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004588:	2208      	movs	r2, #8
 800458a:	409a      	lsls	r2, r3
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	4013      	ands	r3, r2
 8004590:	2b00      	cmp	r3, #0
 8004592:	d028      	beq.n	80045e6 <HAL_DMA_IRQHandler+0x43a>
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	f003 0308 	and.w	r3, r3, #8
 800459a:	2b00      	cmp	r3, #0
 800459c:	d023      	beq.n	80045e6 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f022 020e 	bic.w	r2, r2, #14
 80045ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045b6:	2101      	movs	r1, #1
 80045b8:	fa01 f202 	lsl.w	r2, r1, r2
 80045bc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2201      	movs	r2, #1
 80045c2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2201      	movs	r2, #1
 80045c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2200      	movs	r2, #0
 80045d0:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d004      	beq.n	80045e6 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045e0:	6878      	ldr	r0, [r7, #4]
 80045e2:	4798      	blx	r3
    }
  }
  return;
 80045e4:	bf00      	nop
 80045e6:	bf00      	nop
}
 80045e8:	3710      	adds	r7, #16
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
 80045ee:	bf00      	nop
 80045f0:	40020400 	.word	0x40020400
 80045f4:	40020008 	.word	0x40020008
 80045f8:	4002001c 	.word	0x4002001c
 80045fc:	40020030 	.word	0x40020030
 8004600:	40020044 	.word	0x40020044
 8004604:	40020058 	.word	0x40020058
 8004608:	4002006c 	.word	0x4002006c
 800460c:	40020080 	.word	0x40020080
 8004610:	40020408 	.word	0x40020408
 8004614:	4002041c 	.word	0x4002041c
 8004618:	40020430 	.word	0x40020430
 800461c:	40020444 	.word	0x40020444
 8004620:	40020000 	.word	0x40020000

08004624 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	60f8      	str	r0, [r7, #12]
 800462c:	60b9      	str	r1, [r7, #8]
 800462e:	607a      	str	r2, [r7, #4]
 8004630:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800463a:	2101      	movs	r1, #1
 800463c:	fa01 f202 	lsl.w	r2, r1, r2
 8004640:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	683a      	ldr	r2, [r7, #0]
 8004648:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	2b10      	cmp	r3, #16
 8004650:	d108      	bne.n	8004664 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68ba      	ldr	r2, [r7, #8]
 8004660:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004662:	e007      	b.n	8004674 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	68ba      	ldr	r2, [r7, #8]
 800466a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	60da      	str	r2, [r3, #12]
}
 8004674:	bf00      	nop
 8004676:	3714      	adds	r7, #20
 8004678:	46bd      	mov	sp, r7
 800467a:	bc80      	pop	{r7}
 800467c:	4770      	bx	lr
	...

08004680 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004680:	b480      	push	{r7}
 8004682:	b08b      	sub	sp, #44	; 0x2c
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800468a:	2300      	movs	r3, #0
 800468c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800468e:	2300      	movs	r3, #0
 8004690:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004692:	e133      	b.n	80048fc <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004694:	2201      	movs	r2, #1
 8004696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004698:	fa02 f303 	lsl.w	r3, r2, r3
 800469c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	69fa      	ldr	r2, [r7, #28]
 80046a4:	4013      	ands	r3, r2
 80046a6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80046a8:	69ba      	ldr	r2, [r7, #24]
 80046aa:	69fb      	ldr	r3, [r7, #28]
 80046ac:	429a      	cmp	r2, r3
 80046ae:	f040 8122 	bne.w	80048f6 <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	2b12      	cmp	r3, #18
 80046b8:	d034      	beq.n	8004724 <HAL_GPIO_Init+0xa4>
 80046ba:	2b12      	cmp	r3, #18
 80046bc:	d80d      	bhi.n	80046da <HAL_GPIO_Init+0x5a>
 80046be:	2b02      	cmp	r3, #2
 80046c0:	d02b      	beq.n	800471a <HAL_GPIO_Init+0x9a>
 80046c2:	2b02      	cmp	r3, #2
 80046c4:	d804      	bhi.n	80046d0 <HAL_GPIO_Init+0x50>
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d031      	beq.n	800472e <HAL_GPIO_Init+0xae>
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d01c      	beq.n	8004708 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80046ce:	e048      	b.n	8004762 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80046d0:	2b03      	cmp	r3, #3
 80046d2:	d043      	beq.n	800475c <HAL_GPIO_Init+0xdc>
 80046d4:	2b11      	cmp	r3, #17
 80046d6:	d01b      	beq.n	8004710 <HAL_GPIO_Init+0x90>
          break;
 80046d8:	e043      	b.n	8004762 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80046da:	4a8f      	ldr	r2, [pc, #572]	; (8004918 <HAL_GPIO_Init+0x298>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d026      	beq.n	800472e <HAL_GPIO_Init+0xae>
 80046e0:	4a8d      	ldr	r2, [pc, #564]	; (8004918 <HAL_GPIO_Init+0x298>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d806      	bhi.n	80046f4 <HAL_GPIO_Init+0x74>
 80046e6:	4a8d      	ldr	r2, [pc, #564]	; (800491c <HAL_GPIO_Init+0x29c>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d020      	beq.n	800472e <HAL_GPIO_Init+0xae>
 80046ec:	4a8c      	ldr	r2, [pc, #560]	; (8004920 <HAL_GPIO_Init+0x2a0>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d01d      	beq.n	800472e <HAL_GPIO_Init+0xae>
          break;
 80046f2:	e036      	b.n	8004762 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80046f4:	4a8b      	ldr	r2, [pc, #556]	; (8004924 <HAL_GPIO_Init+0x2a4>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d019      	beq.n	800472e <HAL_GPIO_Init+0xae>
 80046fa:	4a8b      	ldr	r2, [pc, #556]	; (8004928 <HAL_GPIO_Init+0x2a8>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d016      	beq.n	800472e <HAL_GPIO_Init+0xae>
 8004700:	4a8a      	ldr	r2, [pc, #552]	; (800492c <HAL_GPIO_Init+0x2ac>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d013      	beq.n	800472e <HAL_GPIO_Init+0xae>
          break;
 8004706:	e02c      	b.n	8004762 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	68db      	ldr	r3, [r3, #12]
 800470c:	623b      	str	r3, [r7, #32]
          break;
 800470e:	e028      	b.n	8004762 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	68db      	ldr	r3, [r3, #12]
 8004714:	3304      	adds	r3, #4
 8004716:	623b      	str	r3, [r7, #32]
          break;
 8004718:	e023      	b.n	8004762 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	68db      	ldr	r3, [r3, #12]
 800471e:	3308      	adds	r3, #8
 8004720:	623b      	str	r3, [r7, #32]
          break;
 8004722:	e01e      	b.n	8004762 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	330c      	adds	r3, #12
 800472a:	623b      	str	r3, [r7, #32]
          break;
 800472c:	e019      	b.n	8004762 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d102      	bne.n	800473c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004736:	2304      	movs	r3, #4
 8004738:	623b      	str	r3, [r7, #32]
          break;
 800473a:	e012      	b.n	8004762 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	2b01      	cmp	r3, #1
 8004742:	d105      	bne.n	8004750 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004744:	2308      	movs	r3, #8
 8004746:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	69fa      	ldr	r2, [r7, #28]
 800474c:	611a      	str	r2, [r3, #16]
          break;
 800474e:	e008      	b.n	8004762 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004750:	2308      	movs	r3, #8
 8004752:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	69fa      	ldr	r2, [r7, #28]
 8004758:	615a      	str	r2, [r3, #20]
          break;
 800475a:	e002      	b.n	8004762 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800475c:	2300      	movs	r3, #0
 800475e:	623b      	str	r3, [r7, #32]
          break;
 8004760:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004762:	69bb      	ldr	r3, [r7, #24]
 8004764:	2bff      	cmp	r3, #255	; 0xff
 8004766:	d801      	bhi.n	800476c <HAL_GPIO_Init+0xec>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	e001      	b.n	8004770 <HAL_GPIO_Init+0xf0>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	3304      	adds	r3, #4
 8004770:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004772:	69bb      	ldr	r3, [r7, #24]
 8004774:	2bff      	cmp	r3, #255	; 0xff
 8004776:	d802      	bhi.n	800477e <HAL_GPIO_Init+0xfe>
 8004778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	e002      	b.n	8004784 <HAL_GPIO_Init+0x104>
 800477e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004780:	3b08      	subs	r3, #8
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	210f      	movs	r1, #15
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	fa01 f303 	lsl.w	r3, r1, r3
 8004792:	43db      	mvns	r3, r3
 8004794:	401a      	ands	r2, r3
 8004796:	6a39      	ldr	r1, [r7, #32]
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	fa01 f303 	lsl.w	r3, r1, r3
 800479e:	431a      	orrs	r2, r3
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	f000 80a2 	beq.w	80048f6 <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80047b2:	4b5f      	ldr	r3, [pc, #380]	; (8004930 <HAL_GPIO_Init+0x2b0>)
 80047b4:	699b      	ldr	r3, [r3, #24]
 80047b6:	4a5e      	ldr	r2, [pc, #376]	; (8004930 <HAL_GPIO_Init+0x2b0>)
 80047b8:	f043 0301 	orr.w	r3, r3, #1
 80047bc:	6193      	str	r3, [r2, #24]
 80047be:	4b5c      	ldr	r3, [pc, #368]	; (8004930 <HAL_GPIO_Init+0x2b0>)
 80047c0:	699b      	ldr	r3, [r3, #24]
 80047c2:	f003 0301 	and.w	r3, r3, #1
 80047c6:	60bb      	str	r3, [r7, #8]
 80047c8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80047ca:	4a5a      	ldr	r2, [pc, #360]	; (8004934 <HAL_GPIO_Init+0x2b4>)
 80047cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ce:	089b      	lsrs	r3, r3, #2
 80047d0:	3302      	adds	r3, #2
 80047d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047d6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80047d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047da:	f003 0303 	and.w	r3, r3, #3
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	220f      	movs	r2, #15
 80047e2:	fa02 f303 	lsl.w	r3, r2, r3
 80047e6:	43db      	mvns	r3, r3
 80047e8:	68fa      	ldr	r2, [r7, #12]
 80047ea:	4013      	ands	r3, r2
 80047ec:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	4a51      	ldr	r2, [pc, #324]	; (8004938 <HAL_GPIO_Init+0x2b8>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d01f      	beq.n	8004836 <HAL_GPIO_Init+0x1b6>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4a50      	ldr	r2, [pc, #320]	; (800493c <HAL_GPIO_Init+0x2bc>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d019      	beq.n	8004832 <HAL_GPIO_Init+0x1b2>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	4a4f      	ldr	r2, [pc, #316]	; (8004940 <HAL_GPIO_Init+0x2c0>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d013      	beq.n	800482e <HAL_GPIO_Init+0x1ae>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4a4e      	ldr	r2, [pc, #312]	; (8004944 <HAL_GPIO_Init+0x2c4>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d00d      	beq.n	800482a <HAL_GPIO_Init+0x1aa>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4a4d      	ldr	r2, [pc, #308]	; (8004948 <HAL_GPIO_Init+0x2c8>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d007      	beq.n	8004826 <HAL_GPIO_Init+0x1a6>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	4a4c      	ldr	r2, [pc, #304]	; (800494c <HAL_GPIO_Init+0x2cc>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d101      	bne.n	8004822 <HAL_GPIO_Init+0x1a2>
 800481e:	2305      	movs	r3, #5
 8004820:	e00a      	b.n	8004838 <HAL_GPIO_Init+0x1b8>
 8004822:	2306      	movs	r3, #6
 8004824:	e008      	b.n	8004838 <HAL_GPIO_Init+0x1b8>
 8004826:	2304      	movs	r3, #4
 8004828:	e006      	b.n	8004838 <HAL_GPIO_Init+0x1b8>
 800482a:	2303      	movs	r3, #3
 800482c:	e004      	b.n	8004838 <HAL_GPIO_Init+0x1b8>
 800482e:	2302      	movs	r3, #2
 8004830:	e002      	b.n	8004838 <HAL_GPIO_Init+0x1b8>
 8004832:	2301      	movs	r3, #1
 8004834:	e000      	b.n	8004838 <HAL_GPIO_Init+0x1b8>
 8004836:	2300      	movs	r3, #0
 8004838:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800483a:	f002 0203 	and.w	r2, r2, #3
 800483e:	0092      	lsls	r2, r2, #2
 8004840:	4093      	lsls	r3, r2
 8004842:	68fa      	ldr	r2, [r7, #12]
 8004844:	4313      	orrs	r3, r2
 8004846:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004848:	493a      	ldr	r1, [pc, #232]	; (8004934 <HAL_GPIO_Init+0x2b4>)
 800484a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484c:	089b      	lsrs	r3, r3, #2
 800484e:	3302      	adds	r3, #2
 8004850:	68fa      	ldr	r2, [r7, #12]
 8004852:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800485e:	2b00      	cmp	r3, #0
 8004860:	d006      	beq.n	8004870 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004862:	4b3b      	ldr	r3, [pc, #236]	; (8004950 <HAL_GPIO_Init+0x2d0>)
 8004864:	681a      	ldr	r2, [r3, #0]
 8004866:	493a      	ldr	r1, [pc, #232]	; (8004950 <HAL_GPIO_Init+0x2d0>)
 8004868:	69bb      	ldr	r3, [r7, #24]
 800486a:	4313      	orrs	r3, r2
 800486c:	600b      	str	r3, [r1, #0]
 800486e:	e006      	b.n	800487e <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004870:	4b37      	ldr	r3, [pc, #220]	; (8004950 <HAL_GPIO_Init+0x2d0>)
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	43db      	mvns	r3, r3
 8004878:	4935      	ldr	r1, [pc, #212]	; (8004950 <HAL_GPIO_Init+0x2d0>)
 800487a:	4013      	ands	r3, r2
 800487c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d006      	beq.n	8004898 <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800488a:	4b31      	ldr	r3, [pc, #196]	; (8004950 <HAL_GPIO_Init+0x2d0>)
 800488c:	685a      	ldr	r2, [r3, #4]
 800488e:	4930      	ldr	r1, [pc, #192]	; (8004950 <HAL_GPIO_Init+0x2d0>)
 8004890:	69bb      	ldr	r3, [r7, #24]
 8004892:	4313      	orrs	r3, r2
 8004894:	604b      	str	r3, [r1, #4]
 8004896:	e006      	b.n	80048a6 <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004898:	4b2d      	ldr	r3, [pc, #180]	; (8004950 <HAL_GPIO_Init+0x2d0>)
 800489a:	685a      	ldr	r2, [r3, #4]
 800489c:	69bb      	ldr	r3, [r7, #24]
 800489e:	43db      	mvns	r3, r3
 80048a0:	492b      	ldr	r1, [pc, #172]	; (8004950 <HAL_GPIO_Init+0x2d0>)
 80048a2:	4013      	ands	r3, r2
 80048a4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d006      	beq.n	80048c0 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80048b2:	4b27      	ldr	r3, [pc, #156]	; (8004950 <HAL_GPIO_Init+0x2d0>)
 80048b4:	689a      	ldr	r2, [r3, #8]
 80048b6:	4926      	ldr	r1, [pc, #152]	; (8004950 <HAL_GPIO_Init+0x2d0>)
 80048b8:	69bb      	ldr	r3, [r7, #24]
 80048ba:	4313      	orrs	r3, r2
 80048bc:	608b      	str	r3, [r1, #8]
 80048be:	e006      	b.n	80048ce <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80048c0:	4b23      	ldr	r3, [pc, #140]	; (8004950 <HAL_GPIO_Init+0x2d0>)
 80048c2:	689a      	ldr	r2, [r3, #8]
 80048c4:	69bb      	ldr	r3, [r7, #24]
 80048c6:	43db      	mvns	r3, r3
 80048c8:	4921      	ldr	r1, [pc, #132]	; (8004950 <HAL_GPIO_Init+0x2d0>)
 80048ca:	4013      	ands	r3, r2
 80048cc:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d006      	beq.n	80048e8 <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80048da:	4b1d      	ldr	r3, [pc, #116]	; (8004950 <HAL_GPIO_Init+0x2d0>)
 80048dc:	68da      	ldr	r2, [r3, #12]
 80048de:	491c      	ldr	r1, [pc, #112]	; (8004950 <HAL_GPIO_Init+0x2d0>)
 80048e0:	69bb      	ldr	r3, [r7, #24]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	60cb      	str	r3, [r1, #12]
 80048e6:	e006      	b.n	80048f6 <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80048e8:	4b19      	ldr	r3, [pc, #100]	; (8004950 <HAL_GPIO_Init+0x2d0>)
 80048ea:	68da      	ldr	r2, [r3, #12]
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	43db      	mvns	r3, r3
 80048f0:	4917      	ldr	r1, [pc, #92]	; (8004950 <HAL_GPIO_Init+0x2d0>)
 80048f2:	4013      	ands	r3, r2
 80048f4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80048f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f8:	3301      	adds	r3, #1
 80048fa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004902:	fa22 f303 	lsr.w	r3, r2, r3
 8004906:	2b00      	cmp	r3, #0
 8004908:	f47f aec4 	bne.w	8004694 <HAL_GPIO_Init+0x14>
  }
}
 800490c:	bf00      	nop
 800490e:	372c      	adds	r7, #44	; 0x2c
 8004910:	46bd      	mov	sp, r7
 8004912:	bc80      	pop	{r7}
 8004914:	4770      	bx	lr
 8004916:	bf00      	nop
 8004918:	10210000 	.word	0x10210000
 800491c:	10110000 	.word	0x10110000
 8004920:	10120000 	.word	0x10120000
 8004924:	10310000 	.word	0x10310000
 8004928:	10320000 	.word	0x10320000
 800492c:	10220000 	.word	0x10220000
 8004930:	40021000 	.word	0x40021000
 8004934:	40010000 	.word	0x40010000
 8004938:	40010800 	.word	0x40010800
 800493c:	40010c00 	.word	0x40010c00
 8004940:	40011000 	.word	0x40011000
 8004944:	40011400 	.word	0x40011400
 8004948:	40011800 	.word	0x40011800
 800494c:	40011c00 	.word	0x40011c00
 8004950:	40010400 	.word	0x40010400

08004954 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004954:	b480      	push	{r7}
 8004956:	b083      	sub	sp, #12
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
 800495c:	460b      	mov	r3, r1
 800495e:	807b      	strh	r3, [r7, #2]
 8004960:	4613      	mov	r3, r2
 8004962:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004964:	787b      	ldrb	r3, [r7, #1]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d003      	beq.n	8004972 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800496a:	887a      	ldrh	r2, [r7, #2]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004970:	e003      	b.n	800497a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004972:	887b      	ldrh	r3, [r7, #2]
 8004974:	041a      	lsls	r2, r3, #16
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	611a      	str	r2, [r3, #16]
}
 800497a:	bf00      	nop
 800497c:	370c      	adds	r7, #12
 800497e:	46bd      	mov	sp, r7
 8004980:	bc80      	pop	{r7}
 8004982:	4770      	bx	lr

08004984 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b082      	sub	sp, #8
 8004988:	af00      	add	r7, sp, #0
 800498a:	4603      	mov	r3, r0
 800498c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800498e:	4b08      	ldr	r3, [pc, #32]	; (80049b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004990:	695a      	ldr	r2, [r3, #20]
 8004992:	88fb      	ldrh	r3, [r7, #6]
 8004994:	4013      	ands	r3, r2
 8004996:	2b00      	cmp	r3, #0
 8004998:	d006      	beq.n	80049a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800499a:	4a05      	ldr	r2, [pc, #20]	; (80049b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800499c:	88fb      	ldrh	r3, [r7, #6]
 800499e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80049a0:	88fb      	ldrh	r3, [r7, #6]
 80049a2:	4618      	mov	r0, r3
 80049a4:	f000 f806 	bl	80049b4 <HAL_GPIO_EXTI_Callback>
  }
}
 80049a8:	bf00      	nop
 80049aa:	3708      	adds	r7, #8
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}
 80049b0:	40010400 	.word	0x40010400

080049b4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b083      	sub	sp, #12
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	4603      	mov	r3, r0
 80049bc:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80049be:	bf00      	nop
 80049c0:	370c      	adds	r7, #12
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bc80      	pop	{r7}
 80049c6:	4770      	bx	lr

080049c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b084      	sub	sp, #16
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d101      	bne.n	80049da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80049d6:	2301      	movs	r3, #1
 80049d8:	e11f      	b.n	8004c1a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049e0:	b2db      	uxtb	r3, r3
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d106      	bne.n	80049f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2200      	movs	r2, #0
 80049ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	f7fe fb90 	bl	8003114 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2224      	movs	r2, #36	; 0x24
 80049f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f022 0201 	bic.w	r2, r2, #1
 8004a0a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a1a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004a2a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004a2c:	f002 fb64 	bl	80070f8 <HAL_RCC_GetPCLK1Freq>
 8004a30:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	4a7b      	ldr	r2, [pc, #492]	; (8004c24 <HAL_I2C_Init+0x25c>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d807      	bhi.n	8004a4c <HAL_I2C_Init+0x84>
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	4a7a      	ldr	r2, [pc, #488]	; (8004c28 <HAL_I2C_Init+0x260>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	bf94      	ite	ls
 8004a44:	2301      	movls	r3, #1
 8004a46:	2300      	movhi	r3, #0
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	e006      	b.n	8004a5a <HAL_I2C_Init+0x92>
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	4a77      	ldr	r2, [pc, #476]	; (8004c2c <HAL_I2C_Init+0x264>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	bf94      	ite	ls
 8004a54:	2301      	movls	r3, #1
 8004a56:	2300      	movhi	r3, #0
 8004a58:	b2db      	uxtb	r3, r3
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d001      	beq.n	8004a62 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e0db      	b.n	8004c1a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	4a72      	ldr	r2, [pc, #456]	; (8004c30 <HAL_I2C_Init+0x268>)
 8004a66:	fba2 2303 	umull	r2, r3, r2, r3
 8004a6a:	0c9b      	lsrs	r3, r3, #18
 8004a6c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	68ba      	ldr	r2, [r7, #8]
 8004a7e:	430a      	orrs	r2, r1
 8004a80:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	6a1b      	ldr	r3, [r3, #32]
 8004a88:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	4a64      	ldr	r2, [pc, #400]	; (8004c24 <HAL_I2C_Init+0x25c>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d802      	bhi.n	8004a9c <HAL_I2C_Init+0xd4>
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	3301      	adds	r3, #1
 8004a9a:	e009      	b.n	8004ab0 <HAL_I2C_Init+0xe8>
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004aa2:	fb02 f303 	mul.w	r3, r2, r3
 8004aa6:	4a63      	ldr	r2, [pc, #396]	; (8004c34 <HAL_I2C_Init+0x26c>)
 8004aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8004aac:	099b      	lsrs	r3, r3, #6
 8004aae:	3301      	adds	r3, #1
 8004ab0:	687a      	ldr	r2, [r7, #4]
 8004ab2:	6812      	ldr	r2, [r2, #0]
 8004ab4:	430b      	orrs	r3, r1
 8004ab6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	69db      	ldr	r3, [r3, #28]
 8004abe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004ac2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	4956      	ldr	r1, [pc, #344]	; (8004c24 <HAL_I2C_Init+0x25c>)
 8004acc:	428b      	cmp	r3, r1
 8004ace:	d80d      	bhi.n	8004aec <HAL_I2C_Init+0x124>
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	1e59      	subs	r1, r3, #1
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	005b      	lsls	r3, r3, #1
 8004ada:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ade:	3301      	adds	r3, #1
 8004ae0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ae4:	2b04      	cmp	r3, #4
 8004ae6:	bf38      	it	cc
 8004ae8:	2304      	movcc	r3, #4
 8004aea:	e04f      	b.n	8004b8c <HAL_I2C_Init+0x1c4>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d111      	bne.n	8004b18 <HAL_I2C_Init+0x150>
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	1e58      	subs	r0, r3, #1
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6859      	ldr	r1, [r3, #4]
 8004afc:	460b      	mov	r3, r1
 8004afe:	005b      	lsls	r3, r3, #1
 8004b00:	440b      	add	r3, r1
 8004b02:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b06:	3301      	adds	r3, #1
 8004b08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	bf0c      	ite	eq
 8004b10:	2301      	moveq	r3, #1
 8004b12:	2300      	movne	r3, #0
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	e012      	b.n	8004b3e <HAL_I2C_Init+0x176>
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	1e58      	subs	r0, r3, #1
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6859      	ldr	r1, [r3, #4]
 8004b20:	460b      	mov	r3, r1
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	440b      	add	r3, r1
 8004b26:	0099      	lsls	r1, r3, #2
 8004b28:	440b      	add	r3, r1
 8004b2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b2e:	3301      	adds	r3, #1
 8004b30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	bf0c      	ite	eq
 8004b38:	2301      	moveq	r3, #1
 8004b3a:	2300      	movne	r3, #0
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d001      	beq.n	8004b46 <HAL_I2C_Init+0x17e>
 8004b42:	2301      	movs	r3, #1
 8004b44:	e022      	b.n	8004b8c <HAL_I2C_Init+0x1c4>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d10e      	bne.n	8004b6c <HAL_I2C_Init+0x1a4>
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	1e58      	subs	r0, r3, #1
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6859      	ldr	r1, [r3, #4]
 8004b56:	460b      	mov	r3, r1
 8004b58:	005b      	lsls	r3, r3, #1
 8004b5a:	440b      	add	r3, r1
 8004b5c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b60:	3301      	adds	r3, #1
 8004b62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b6a:	e00f      	b.n	8004b8c <HAL_I2C_Init+0x1c4>
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	1e58      	subs	r0, r3, #1
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6859      	ldr	r1, [r3, #4]
 8004b74:	460b      	mov	r3, r1
 8004b76:	009b      	lsls	r3, r3, #2
 8004b78:	440b      	add	r3, r1
 8004b7a:	0099      	lsls	r1, r3, #2
 8004b7c:	440b      	add	r3, r1
 8004b7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b82:	3301      	adds	r3, #1
 8004b84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b88:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004b8c:	6879      	ldr	r1, [r7, #4]
 8004b8e:	6809      	ldr	r1, [r1, #0]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	69da      	ldr	r2, [r3, #28]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6a1b      	ldr	r3, [r3, #32]
 8004ba6:	431a      	orrs	r2, r3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	430a      	orrs	r2, r1
 8004bae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004bba:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	6911      	ldr	r1, [r2, #16]
 8004bc2:	687a      	ldr	r2, [r7, #4]
 8004bc4:	68d2      	ldr	r2, [r2, #12]
 8004bc6:	4311      	orrs	r1, r2
 8004bc8:	687a      	ldr	r2, [r7, #4]
 8004bca:	6812      	ldr	r2, [r2, #0]
 8004bcc:	430b      	orrs	r3, r1
 8004bce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	68db      	ldr	r3, [r3, #12]
 8004bd6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	695a      	ldr	r2, [r3, #20]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	699b      	ldr	r3, [r3, #24]
 8004be2:	431a      	orrs	r2, r3
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	430a      	orrs	r2, r1
 8004bea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f042 0201 	orr.w	r2, r2, #1
 8004bfa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2220      	movs	r2, #32
 8004c06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004c18:	2300      	movs	r3, #0
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3710      	adds	r7, #16
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	000186a0 	.word	0x000186a0
 8004c28:	001e847f 	.word	0x001e847f
 8004c2c:	003d08ff 	.word	0x003d08ff
 8004c30:	431bde83 	.word	0x431bde83
 8004c34:	10624dd3 	.word	0x10624dd3

08004c38 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b088      	sub	sp, #32
 8004c3c:	af02      	add	r7, sp, #8
 8004c3e:	60f8      	str	r0, [r7, #12]
 8004c40:	607a      	str	r2, [r7, #4]
 8004c42:	461a      	mov	r2, r3
 8004c44:	460b      	mov	r3, r1
 8004c46:	817b      	strh	r3, [r7, #10]
 8004c48:	4613      	mov	r3, r2
 8004c4a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c4c:	f7fe fcda 	bl	8003604 <HAL_GetTick>
 8004c50:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	2b20      	cmp	r3, #32
 8004c5c:	f040 80e0 	bne.w	8004e20 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	9300      	str	r3, [sp, #0]
 8004c64:	2319      	movs	r3, #25
 8004c66:	2201      	movs	r2, #1
 8004c68:	4970      	ldr	r1, [pc, #448]	; (8004e2c <HAL_I2C_Master_Transmit+0x1f4>)
 8004c6a:	68f8      	ldr	r0, [r7, #12]
 8004c6c:	f000 f964 	bl	8004f38 <I2C_WaitOnFlagUntilTimeout>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d001      	beq.n	8004c7a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004c76:	2302      	movs	r3, #2
 8004c78:	e0d3      	b.n	8004e22 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d101      	bne.n	8004c88 <HAL_I2C_Master_Transmit+0x50>
 8004c84:	2302      	movs	r3, #2
 8004c86:	e0cc      	b.n	8004e22 <HAL_I2C_Master_Transmit+0x1ea>
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f003 0301 	and.w	r3, r3, #1
 8004c9a:	2b01      	cmp	r3, #1
 8004c9c:	d007      	beq.n	8004cae <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f042 0201 	orr.w	r2, r2, #1
 8004cac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004cbc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2221      	movs	r2, #33	; 0x21
 8004cc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2210      	movs	r2, #16
 8004cca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	687a      	ldr	r2, [r7, #4]
 8004cd8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	893a      	ldrh	r2, [r7, #8]
 8004cde:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ce4:	b29a      	uxth	r2, r3
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	4a50      	ldr	r2, [pc, #320]	; (8004e30 <HAL_I2C_Master_Transmit+0x1f8>)
 8004cee:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004cf0:	8979      	ldrh	r1, [r7, #10]
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	6a3a      	ldr	r2, [r7, #32]
 8004cf6:	68f8      	ldr	r0, [r7, #12]
 8004cf8:	f000 f89c 	bl	8004e34 <I2C_MasterRequestWrite>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d001      	beq.n	8004d06 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e08d      	b.n	8004e22 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d06:	2300      	movs	r3, #0
 8004d08:	613b      	str	r3, [r7, #16]
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	695b      	ldr	r3, [r3, #20]
 8004d10:	613b      	str	r3, [r7, #16]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	699b      	ldr	r3, [r3, #24]
 8004d18:	613b      	str	r3, [r7, #16]
 8004d1a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004d1c:	e066      	b.n	8004dec <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d1e:	697a      	ldr	r2, [r7, #20]
 8004d20:	6a39      	ldr	r1, [r7, #32]
 8004d22:	68f8      	ldr	r0, [r7, #12]
 8004d24:	f000 f9de 	bl	80050e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d00d      	beq.n	8004d4a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d32:	2b04      	cmp	r3, #4
 8004d34:	d107      	bne.n	8004d46 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d44:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	e06b      	b.n	8004e22 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d4e:	781a      	ldrb	r2, [r3, #0]
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d5a:	1c5a      	adds	r2, r3, #1
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d64:	b29b      	uxth	r3, r3
 8004d66:	3b01      	subs	r3, #1
 8004d68:	b29a      	uxth	r2, r3
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d72:	3b01      	subs	r3, #1
 8004d74:	b29a      	uxth	r2, r3
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	695b      	ldr	r3, [r3, #20]
 8004d80:	f003 0304 	and.w	r3, r3, #4
 8004d84:	2b04      	cmp	r3, #4
 8004d86:	d11b      	bne.n	8004dc0 <HAL_I2C_Master_Transmit+0x188>
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d017      	beq.n	8004dc0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d94:	781a      	ldrb	r2, [r3, #0]
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da0:	1c5a      	adds	r2, r3, #1
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004daa:	b29b      	uxth	r3, r3
 8004dac:	3b01      	subs	r3, #1
 8004dae:	b29a      	uxth	r2, r3
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004db8:	3b01      	subs	r3, #1
 8004dba:	b29a      	uxth	r2, r3
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004dc0:	697a      	ldr	r2, [r7, #20]
 8004dc2:	6a39      	ldr	r1, [r7, #32]
 8004dc4:	68f8      	ldr	r0, [r7, #12]
 8004dc6:	f000 f9ce 	bl	8005166 <I2C_WaitOnBTFFlagUntilTimeout>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d00d      	beq.n	8004dec <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd4:	2b04      	cmp	r3, #4
 8004dd6:	d107      	bne.n	8004de8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004de6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	e01a      	b.n	8004e22 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d194      	bne.n	8004d1e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2220      	movs	r2, #32
 8004e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2200      	movs	r2, #0
 8004e18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	e000      	b.n	8004e22 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004e20:	2302      	movs	r3, #2
  }
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	3718      	adds	r7, #24
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}
 8004e2a:	bf00      	nop
 8004e2c:	00100002 	.word	0x00100002
 8004e30:	ffff0000 	.word	0xffff0000

08004e34 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b088      	sub	sp, #32
 8004e38:	af02      	add	r7, sp, #8
 8004e3a:	60f8      	str	r0, [r7, #12]
 8004e3c:	607a      	str	r2, [r7, #4]
 8004e3e:	603b      	str	r3, [r7, #0]
 8004e40:	460b      	mov	r3, r1
 8004e42:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e48:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	2b08      	cmp	r3, #8
 8004e4e:	d006      	beq.n	8004e5e <I2C_MasterRequestWrite+0x2a>
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d003      	beq.n	8004e5e <I2C_MasterRequestWrite+0x2a>
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004e5c:	d108      	bne.n	8004e70 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e6c:	601a      	str	r2, [r3, #0]
 8004e6e:	e00b      	b.n	8004e88 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e74:	2b12      	cmp	r3, #18
 8004e76:	d107      	bne.n	8004e88 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e86:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	9300      	str	r3, [sp, #0]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e94:	68f8      	ldr	r0, [r7, #12]
 8004e96:	f000 f84f 	bl	8004f38 <I2C_WaitOnFlagUntilTimeout>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d00d      	beq.n	8004ebc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eaa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004eae:	d103      	bne.n	8004eb8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004eb6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004eb8:	2303      	movs	r3, #3
 8004eba:	e035      	b.n	8004f28 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	691b      	ldr	r3, [r3, #16]
 8004ec0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ec4:	d108      	bne.n	8004ed8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ec6:	897b      	ldrh	r3, [r7, #10]
 8004ec8:	b2db      	uxtb	r3, r3
 8004eca:	461a      	mov	r2, r3
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004ed4:	611a      	str	r2, [r3, #16]
 8004ed6:	e01b      	b.n	8004f10 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004ed8:	897b      	ldrh	r3, [r7, #10]
 8004eda:	11db      	asrs	r3, r3, #7
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	f003 0306 	and.w	r3, r3, #6
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	f063 030f 	orn	r3, r3, #15
 8004ee8:	b2da      	uxtb	r2, r3
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	490e      	ldr	r1, [pc, #56]	; (8004f30 <I2C_MasterRequestWrite+0xfc>)
 8004ef6:	68f8      	ldr	r0, [r7, #12]
 8004ef8:	f000 f875 	bl	8004fe6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004efc:	4603      	mov	r3, r0
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d001      	beq.n	8004f06 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e010      	b.n	8004f28 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004f06:	897b      	ldrh	r3, [r7, #10]
 8004f08:	b2da      	uxtb	r2, r3
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	687a      	ldr	r2, [r7, #4]
 8004f14:	4907      	ldr	r1, [pc, #28]	; (8004f34 <I2C_MasterRequestWrite+0x100>)
 8004f16:	68f8      	ldr	r0, [r7, #12]
 8004f18:	f000 f865 	bl	8004fe6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d001      	beq.n	8004f26 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e000      	b.n	8004f28 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004f26:	2300      	movs	r3, #0
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3718      	adds	r7, #24
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}
 8004f30:	00010008 	.word	0x00010008
 8004f34:	00010002 	.word	0x00010002

08004f38 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b084      	sub	sp, #16
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	60f8      	str	r0, [r7, #12]
 8004f40:	60b9      	str	r1, [r7, #8]
 8004f42:	603b      	str	r3, [r7, #0]
 8004f44:	4613      	mov	r3, r2
 8004f46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f48:	e025      	b.n	8004f96 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f50:	d021      	beq.n	8004f96 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f52:	f7fe fb57 	bl	8003604 <HAL_GetTick>
 8004f56:	4602      	mov	r2, r0
 8004f58:	69bb      	ldr	r3, [r7, #24]
 8004f5a:	1ad3      	subs	r3, r2, r3
 8004f5c:	683a      	ldr	r2, [r7, #0]
 8004f5e:	429a      	cmp	r2, r3
 8004f60:	d302      	bcc.n	8004f68 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d116      	bne.n	8004f96 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2220      	movs	r2, #32
 8004f72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f82:	f043 0220 	orr.w	r2, r3, #32
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e023      	b.n	8004fde <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	0c1b      	lsrs	r3, r3, #16
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d10d      	bne.n	8004fbc <I2C_WaitOnFlagUntilTimeout+0x84>
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	695b      	ldr	r3, [r3, #20]
 8004fa6:	43da      	mvns	r2, r3
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	4013      	ands	r3, r2
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	bf0c      	ite	eq
 8004fb2:	2301      	moveq	r3, #1
 8004fb4:	2300      	movne	r3, #0
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	461a      	mov	r2, r3
 8004fba:	e00c      	b.n	8004fd6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	699b      	ldr	r3, [r3, #24]
 8004fc2:	43da      	mvns	r2, r3
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	4013      	ands	r3, r2
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	bf0c      	ite	eq
 8004fce:	2301      	moveq	r3, #1
 8004fd0:	2300      	movne	r3, #0
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	461a      	mov	r2, r3
 8004fd6:	79fb      	ldrb	r3, [r7, #7]
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d0b6      	beq.n	8004f4a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004fdc:	2300      	movs	r3, #0
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3710      	adds	r7, #16
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}

08004fe6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004fe6:	b580      	push	{r7, lr}
 8004fe8:	b084      	sub	sp, #16
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	60f8      	str	r0, [r7, #12]
 8004fee:	60b9      	str	r1, [r7, #8]
 8004ff0:	607a      	str	r2, [r7, #4]
 8004ff2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ff4:	e051      	b.n	800509a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	695b      	ldr	r3, [r3, #20]
 8004ffc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005000:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005004:	d123      	bne.n	800504e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005014:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800501e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2200      	movs	r2, #0
 8005024:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2220      	movs	r2, #32
 800502a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2200      	movs	r2, #0
 8005032:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800503a:	f043 0204 	orr.w	r2, r3, #4
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2200      	movs	r2, #0
 8005046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	e046      	b.n	80050dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005054:	d021      	beq.n	800509a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005056:	f7fe fad5 	bl	8003604 <HAL_GetTick>
 800505a:	4602      	mov	r2, r0
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	687a      	ldr	r2, [r7, #4]
 8005062:	429a      	cmp	r2, r3
 8005064:	d302      	bcc.n	800506c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d116      	bne.n	800509a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2200      	movs	r2, #0
 8005070:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	2220      	movs	r2, #32
 8005076:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2200      	movs	r2, #0
 800507e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005086:	f043 0220 	orr.w	r2, r3, #32
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2200      	movs	r2, #0
 8005092:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	e020      	b.n	80050dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	0c1b      	lsrs	r3, r3, #16
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d10c      	bne.n	80050be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	695b      	ldr	r3, [r3, #20]
 80050aa:	43da      	mvns	r2, r3
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	4013      	ands	r3, r2
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	bf14      	ite	ne
 80050b6:	2301      	movne	r3, #1
 80050b8:	2300      	moveq	r3, #0
 80050ba:	b2db      	uxtb	r3, r3
 80050bc:	e00b      	b.n	80050d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	699b      	ldr	r3, [r3, #24]
 80050c4:	43da      	mvns	r2, r3
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	4013      	ands	r3, r2
 80050ca:	b29b      	uxth	r3, r3
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	bf14      	ite	ne
 80050d0:	2301      	movne	r3, #1
 80050d2:	2300      	moveq	r3, #0
 80050d4:	b2db      	uxtb	r3, r3
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d18d      	bne.n	8004ff6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80050da:	2300      	movs	r3, #0
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3710      	adds	r7, #16
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}

080050e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b084      	sub	sp, #16
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	60f8      	str	r0, [r7, #12]
 80050ec:	60b9      	str	r1, [r7, #8]
 80050ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050f0:	e02d      	b.n	800514e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80050f2:	68f8      	ldr	r0, [r7, #12]
 80050f4:	f000 f878 	bl	80051e8 <I2C_IsAcknowledgeFailed>
 80050f8:	4603      	mov	r3, r0
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d001      	beq.n	8005102 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e02d      	b.n	800515e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005108:	d021      	beq.n	800514e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800510a:	f7fe fa7b 	bl	8003604 <HAL_GetTick>
 800510e:	4602      	mov	r2, r0
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	1ad3      	subs	r3, r2, r3
 8005114:	68ba      	ldr	r2, [r7, #8]
 8005116:	429a      	cmp	r2, r3
 8005118:	d302      	bcc.n	8005120 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d116      	bne.n	800514e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2200      	movs	r2, #0
 8005124:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2220      	movs	r2, #32
 800512a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2200      	movs	r2, #0
 8005132:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800513a:	f043 0220 	orr.w	r2, r3, #32
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2200      	movs	r2, #0
 8005146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e007      	b.n	800515e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	695b      	ldr	r3, [r3, #20]
 8005154:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005158:	2b80      	cmp	r3, #128	; 0x80
 800515a:	d1ca      	bne.n	80050f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800515c:	2300      	movs	r3, #0
}
 800515e:	4618      	mov	r0, r3
 8005160:	3710      	adds	r7, #16
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}

08005166 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005166:	b580      	push	{r7, lr}
 8005168:	b084      	sub	sp, #16
 800516a:	af00      	add	r7, sp, #0
 800516c:	60f8      	str	r0, [r7, #12]
 800516e:	60b9      	str	r1, [r7, #8]
 8005170:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005172:	e02d      	b.n	80051d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005174:	68f8      	ldr	r0, [r7, #12]
 8005176:	f000 f837 	bl	80051e8 <I2C_IsAcknowledgeFailed>
 800517a:	4603      	mov	r3, r0
 800517c:	2b00      	cmp	r3, #0
 800517e:	d001      	beq.n	8005184 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	e02d      	b.n	80051e0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	f1b3 3fff 	cmp.w	r3, #4294967295
 800518a:	d021      	beq.n	80051d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800518c:	f7fe fa3a 	bl	8003604 <HAL_GetTick>
 8005190:	4602      	mov	r2, r0
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	1ad3      	subs	r3, r2, r3
 8005196:	68ba      	ldr	r2, [r7, #8]
 8005198:	429a      	cmp	r2, r3
 800519a:	d302      	bcc.n	80051a2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d116      	bne.n	80051d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2200      	movs	r2, #0
 80051a6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2220      	movs	r2, #32
 80051ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	2200      	movs	r2, #0
 80051b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051bc:	f043 0220 	orr.w	r2, r3, #32
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	e007      	b.n	80051e0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	695b      	ldr	r3, [r3, #20]
 80051d6:	f003 0304 	and.w	r3, r3, #4
 80051da:	2b04      	cmp	r3, #4
 80051dc:	d1ca      	bne.n	8005174 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80051de:	2300      	movs	r3, #0
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3710      	adds	r7, #16
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}

080051e8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	695b      	ldr	r3, [r3, #20]
 80051f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051fe:	d11b      	bne.n	8005238 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005208:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2200      	movs	r2, #0
 800520e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2220      	movs	r2, #32
 8005214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005224:	f043 0204 	orr.w	r2, r3, #4
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2200      	movs	r2, #0
 8005230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	e000      	b.n	800523a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005238:	2300      	movs	r3, #0
}
 800523a:	4618      	mov	r0, r3
 800523c:	370c      	adds	r7, #12
 800523e:	46bd      	mov	sp, r7
 8005240:	bc80      	pop	{r7}
 8005242:	4770      	bx	lr

08005244 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005244:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005246:	b08b      	sub	sp, #44	; 0x2c
 8005248:	af06      	add	r7, sp, #24
 800524a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d101      	bne.n	8005256 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e0fd      	b.n	8005452 <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 800525c:	b2db      	uxtb	r3, r3
 800525e:	2b00      	cmp	r3, #0
 8005260:	d106      	bne.n	8005270 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f006 fd52 	bl	800bd14 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2203      	movs	r2, #3
 8005274:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4618      	mov	r0, r3
 800527e:	f002 ff68 	bl	8008152 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	603b      	str	r3, [r7, #0]
 8005288:	687e      	ldr	r6, [r7, #4]
 800528a:	466d      	mov	r5, sp
 800528c:	f106 0410 	add.w	r4, r6, #16
 8005290:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005292:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005294:	6823      	ldr	r3, [r4, #0]
 8005296:	602b      	str	r3, [r5, #0]
 8005298:	1d33      	adds	r3, r6, #4
 800529a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800529c:	6838      	ldr	r0, [r7, #0]
 800529e:	f002 ff32 	bl	8008106 <USB_CoreInit>
 80052a2:	4603      	mov	r3, r0
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d005      	beq.n	80052b4 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2202      	movs	r2, #2
 80052ac:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	e0ce      	b.n	8005452 <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2100      	movs	r1, #0
 80052ba:	4618      	mov	r0, r3
 80052bc:	f002 ff63 	bl	8008186 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80052c0:	2300      	movs	r3, #0
 80052c2:	73fb      	strb	r3, [r7, #15]
 80052c4:	e04c      	b.n	8005360 <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80052c6:	7bfb      	ldrb	r3, [r7, #15]
 80052c8:	6879      	ldr	r1, [r7, #4]
 80052ca:	1c5a      	adds	r2, r3, #1
 80052cc:	4613      	mov	r3, r2
 80052ce:	009b      	lsls	r3, r3, #2
 80052d0:	4413      	add	r3, r2
 80052d2:	00db      	lsls	r3, r3, #3
 80052d4:	440b      	add	r3, r1
 80052d6:	3301      	adds	r3, #1
 80052d8:	2201      	movs	r2, #1
 80052da:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80052dc:	7bfb      	ldrb	r3, [r7, #15]
 80052de:	6879      	ldr	r1, [r7, #4]
 80052e0:	1c5a      	adds	r2, r3, #1
 80052e2:	4613      	mov	r3, r2
 80052e4:	009b      	lsls	r3, r3, #2
 80052e6:	4413      	add	r3, r2
 80052e8:	00db      	lsls	r3, r3, #3
 80052ea:	440b      	add	r3, r1
 80052ec:	7bfa      	ldrb	r2, [r7, #15]
 80052ee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80052f0:	7bfa      	ldrb	r2, [r7, #15]
 80052f2:	7bfb      	ldrb	r3, [r7, #15]
 80052f4:	b298      	uxth	r0, r3
 80052f6:	6879      	ldr	r1, [r7, #4]
 80052f8:	4613      	mov	r3, r2
 80052fa:	009b      	lsls	r3, r3, #2
 80052fc:	4413      	add	r3, r2
 80052fe:	00db      	lsls	r3, r3, #3
 8005300:	440b      	add	r3, r1
 8005302:	3336      	adds	r3, #54	; 0x36
 8005304:	4602      	mov	r2, r0
 8005306:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005308:	7bfb      	ldrb	r3, [r7, #15]
 800530a:	6879      	ldr	r1, [r7, #4]
 800530c:	1c5a      	adds	r2, r3, #1
 800530e:	4613      	mov	r3, r2
 8005310:	009b      	lsls	r3, r3, #2
 8005312:	4413      	add	r3, r2
 8005314:	00db      	lsls	r3, r3, #3
 8005316:	440b      	add	r3, r1
 8005318:	3303      	adds	r3, #3
 800531a:	2200      	movs	r2, #0
 800531c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800531e:	7bfa      	ldrb	r2, [r7, #15]
 8005320:	6879      	ldr	r1, [r7, #4]
 8005322:	4613      	mov	r3, r2
 8005324:	009b      	lsls	r3, r3, #2
 8005326:	4413      	add	r3, r2
 8005328:	00db      	lsls	r3, r3, #3
 800532a:	440b      	add	r3, r1
 800532c:	3338      	adds	r3, #56	; 0x38
 800532e:	2200      	movs	r2, #0
 8005330:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005332:	7bfa      	ldrb	r2, [r7, #15]
 8005334:	6879      	ldr	r1, [r7, #4]
 8005336:	4613      	mov	r3, r2
 8005338:	009b      	lsls	r3, r3, #2
 800533a:	4413      	add	r3, r2
 800533c:	00db      	lsls	r3, r3, #3
 800533e:	440b      	add	r3, r1
 8005340:	333c      	adds	r3, #60	; 0x3c
 8005342:	2200      	movs	r2, #0
 8005344:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005346:	7bfa      	ldrb	r2, [r7, #15]
 8005348:	6879      	ldr	r1, [r7, #4]
 800534a:	4613      	mov	r3, r2
 800534c:	009b      	lsls	r3, r3, #2
 800534e:	4413      	add	r3, r2
 8005350:	00db      	lsls	r3, r3, #3
 8005352:	440b      	add	r3, r1
 8005354:	3340      	adds	r3, #64	; 0x40
 8005356:	2200      	movs	r2, #0
 8005358:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800535a:	7bfb      	ldrb	r3, [r7, #15]
 800535c:	3301      	adds	r3, #1
 800535e:	73fb      	strb	r3, [r7, #15]
 8005360:	7bfa      	ldrb	r2, [r7, #15]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	429a      	cmp	r2, r3
 8005368:	d3ad      	bcc.n	80052c6 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800536a:	2300      	movs	r3, #0
 800536c:	73fb      	strb	r3, [r7, #15]
 800536e:	e044      	b.n	80053fa <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005370:	7bfa      	ldrb	r2, [r7, #15]
 8005372:	6879      	ldr	r1, [r7, #4]
 8005374:	4613      	mov	r3, r2
 8005376:	009b      	lsls	r3, r3, #2
 8005378:	4413      	add	r3, r2
 800537a:	00db      	lsls	r3, r3, #3
 800537c:	440b      	add	r3, r1
 800537e:	f203 1369 	addw	r3, r3, #361	; 0x169
 8005382:	2200      	movs	r2, #0
 8005384:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005386:	7bfa      	ldrb	r2, [r7, #15]
 8005388:	6879      	ldr	r1, [r7, #4]
 800538a:	4613      	mov	r3, r2
 800538c:	009b      	lsls	r3, r3, #2
 800538e:	4413      	add	r3, r2
 8005390:	00db      	lsls	r3, r3, #3
 8005392:	440b      	add	r3, r1
 8005394:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005398:	7bfa      	ldrb	r2, [r7, #15]
 800539a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800539c:	7bfa      	ldrb	r2, [r7, #15]
 800539e:	6879      	ldr	r1, [r7, #4]
 80053a0:	4613      	mov	r3, r2
 80053a2:	009b      	lsls	r3, r3, #2
 80053a4:	4413      	add	r3, r2
 80053a6:	00db      	lsls	r3, r3, #3
 80053a8:	440b      	add	r3, r1
 80053aa:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80053ae:	2200      	movs	r2, #0
 80053b0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80053b2:	7bfa      	ldrb	r2, [r7, #15]
 80053b4:	6879      	ldr	r1, [r7, #4]
 80053b6:	4613      	mov	r3, r2
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	4413      	add	r3, r2
 80053bc:	00db      	lsls	r3, r3, #3
 80053be:	440b      	add	r3, r1
 80053c0:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80053c4:	2200      	movs	r2, #0
 80053c6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80053c8:	7bfa      	ldrb	r2, [r7, #15]
 80053ca:	6879      	ldr	r1, [r7, #4]
 80053cc:	4613      	mov	r3, r2
 80053ce:	009b      	lsls	r3, r3, #2
 80053d0:	4413      	add	r3, r2
 80053d2:	00db      	lsls	r3, r3, #3
 80053d4:	440b      	add	r3, r1
 80053d6:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80053da:	2200      	movs	r2, #0
 80053dc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80053de:	7bfa      	ldrb	r2, [r7, #15]
 80053e0:	6879      	ldr	r1, [r7, #4]
 80053e2:	4613      	mov	r3, r2
 80053e4:	009b      	lsls	r3, r3, #2
 80053e6:	4413      	add	r3, r2
 80053e8:	00db      	lsls	r3, r3, #3
 80053ea:	440b      	add	r3, r1
 80053ec:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80053f0:	2200      	movs	r2, #0
 80053f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80053f4:	7bfb      	ldrb	r3, [r7, #15]
 80053f6:	3301      	adds	r3, #1
 80053f8:	73fb      	strb	r3, [r7, #15]
 80053fa:	7bfa      	ldrb	r2, [r7, #15]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	429a      	cmp	r2, r3
 8005402:	d3b5      	bcc.n	8005370 <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	603b      	str	r3, [r7, #0]
 800540a:	687e      	ldr	r6, [r7, #4]
 800540c:	466d      	mov	r5, sp
 800540e:	f106 0410 	add.w	r4, r6, #16
 8005412:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005414:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005416:	6823      	ldr	r3, [r4, #0]
 8005418:	602b      	str	r3, [r5, #0]
 800541a:	1d33      	adds	r3, r6, #4
 800541c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800541e:	6838      	ldr	r0, [r7, #0]
 8005420:	f002 febd 	bl	800819e <USB_DevInit>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d005      	beq.n	8005436 <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2202      	movs	r2, #2
 800542e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e00d      	b.n	8005452 <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2200      	movs	r2, #0
 800543a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2201      	movs	r2, #1
 8005442:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4618      	mov	r0, r3
 800544c:	f004 fe58 	bl	800a100 <USB_DevDisconnect>

  return HAL_OK;
 8005450:	2300      	movs	r3, #0
}
 8005452:	4618      	mov	r0, r3
 8005454:	3714      	adds	r7, #20
 8005456:	46bd      	mov	sp, r7
 8005458:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800545a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800545a:	b580      	push	{r7, lr}
 800545c:	b082      	sub	sp, #8
 800545e:	af00      	add	r7, sp, #0
 8005460:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005468:	2b01      	cmp	r3, #1
 800546a:	d101      	bne.n	8005470 <HAL_PCD_Start+0x16>
 800546c:	2302      	movs	r3, #2
 800546e:	e016      	b.n	800549e <HAL_PCD_Start+0x44>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2201      	movs	r2, #1
 8005474:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4618      	mov	r0, r3
 800547e:	f002 fe52 	bl	8008126 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8005482:	2101      	movs	r1, #1
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f006 feb8 	bl	800c1fa <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4618      	mov	r0, r3
 8005490:	f004 fe2c 	bl	800a0ec <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800549c:	2300      	movs	r3, #0
}
 800549e:	4618      	mov	r0, r3
 80054a0:	3708      	adds	r7, #8
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}

080054a6 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80054a6:	b580      	push	{r7, lr}
 80054a8:	b088      	sub	sp, #32
 80054aa:	af00      	add	r7, sp, #0
 80054ac:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4618      	mov	r0, r3
 80054b4:	f004 fe2e 	bl	800a114 <USB_ReadInterrupts>
 80054b8:	4603      	mov	r3, r0
 80054ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80054be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054c2:	d102      	bne.n	80054ca <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80054c4:	6878      	ldr	r0, [r7, #4]
 80054c6:	f000 fb61 	bl	8005b8c <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4618      	mov	r0, r3
 80054d0:	f004 fe20 	bl	800a114 <USB_ReadInterrupts>
 80054d4:	4603      	mov	r3, r0
 80054d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054de:	d112      	bne.n	8005506 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80054e8:	b29a      	uxth	r2, r3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054f2:	b292      	uxth	r2, r2
 80054f4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80054f8:	6878      	ldr	r0, [r7, #4]
 80054fa:	f006 fc86 	bl	800be0a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80054fe:	2100      	movs	r1, #0
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	f000 f925 	bl	8005750 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4618      	mov	r0, r3
 800550c:	f004 fe02 	bl	800a114 <USB_ReadInterrupts>
 8005510:	4603      	mov	r3, r0
 8005512:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005516:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800551a:	d10b      	bne.n	8005534 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005524:	b29a      	uxth	r2, r3
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800552e:	b292      	uxth	r2, r2
 8005530:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4618      	mov	r0, r3
 800553a:	f004 fdeb 	bl	800a114 <USB_ReadInterrupts>
 800553e:	4603      	mov	r3, r0
 8005540:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005544:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005548:	d10b      	bne.n	8005562 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005552:	b29a      	uxth	r2, r3
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800555c:	b292      	uxth	r2, r2
 800555e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4618      	mov	r0, r3
 8005568:	f004 fdd4 	bl	800a114 <USB_ReadInterrupts>
 800556c:	4603      	mov	r3, r0
 800556e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005572:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005576:	d126      	bne.n	80055c6 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005580:	b29a      	uxth	r2, r3
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f022 0204 	bic.w	r2, r2, #4
 800558a:	b292      	uxth	r2, r2
 800558c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005598:	b29a      	uxth	r2, r3
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f022 0208 	bic.w	r2, r2, #8
 80055a2:	b292      	uxth	r2, r2
 80055a4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f006 fc67 	bl	800be7c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80055b6:	b29a      	uxth	r2, r3
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80055c0:	b292      	uxth	r2, r2
 80055c2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4618      	mov	r0, r3
 80055cc:	f004 fda2 	bl	800a114 <USB_ReadInterrupts>
 80055d0:	4603      	mov	r3, r0
 80055d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055da:	f040 8084 	bne.w	80056e6 <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 80055de:	2300      	movs	r3, #0
 80055e0:	77fb      	strb	r3, [r7, #31]
 80055e2:	e011      	b.n	8005608 <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	461a      	mov	r2, r3
 80055ea:	7ffb      	ldrb	r3, [r7, #31]
 80055ec:	009b      	lsls	r3, r3, #2
 80055ee:	441a      	add	r2, r3
 80055f0:	7ffb      	ldrb	r3, [r7, #31]
 80055f2:	8812      	ldrh	r2, [r2, #0]
 80055f4:	b292      	uxth	r2, r2
 80055f6:	005b      	lsls	r3, r3, #1
 80055f8:	f107 0120 	add.w	r1, r7, #32
 80055fc:	440b      	add	r3, r1
 80055fe:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 8005602:	7ffb      	ldrb	r3, [r7, #31]
 8005604:	3301      	adds	r3, #1
 8005606:	77fb      	strb	r3, [r7, #31]
 8005608:	7ffb      	ldrb	r3, [r7, #31]
 800560a:	2b07      	cmp	r3, #7
 800560c:	d9ea      	bls.n	80055e4 <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005616:	b29a      	uxth	r2, r3
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f042 0201 	orr.w	r2, r2, #1
 8005620:	b292      	uxth	r2, r2
 8005622:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800562e:	b29a      	uxth	r2, r3
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f022 0201 	bic.w	r2, r2, #1
 8005638:	b292      	uxth	r2, r2
 800563a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 800563e:	bf00      	nop
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005648:	b29b      	uxth	r3, r3
 800564a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800564e:	2b00      	cmp	r3, #0
 8005650:	d0f6      	beq.n	8005640 <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800565a:	b29a      	uxth	r2, r3
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005664:	b292      	uxth	r2, r2
 8005666:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 800566a:	2300      	movs	r3, #0
 800566c:	77fb      	strb	r3, [r7, #31]
 800566e:	e010      	b.n	8005692 <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8005670:	7ffb      	ldrb	r3, [r7, #31]
 8005672:	687a      	ldr	r2, [r7, #4]
 8005674:	6812      	ldr	r2, [r2, #0]
 8005676:	4611      	mov	r1, r2
 8005678:	7ffa      	ldrb	r2, [r7, #31]
 800567a:	0092      	lsls	r2, r2, #2
 800567c:	440a      	add	r2, r1
 800567e:	005b      	lsls	r3, r3, #1
 8005680:	f107 0120 	add.w	r1, r7, #32
 8005684:	440b      	add	r3, r1
 8005686:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800568a:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 800568c:	7ffb      	ldrb	r3, [r7, #31]
 800568e:	3301      	adds	r3, #1
 8005690:	77fb      	strb	r3, [r7, #31]
 8005692:	7ffb      	ldrb	r3, [r7, #31]
 8005694:	2b07      	cmp	r3, #7
 8005696:	d9eb      	bls.n	8005670 <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80056a0:	b29a      	uxth	r2, r3
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f042 0208 	orr.w	r2, r2, #8
 80056aa:	b292      	uxth	r2, r2
 80056ac:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80056b8:	b29a      	uxth	r2, r3
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80056c2:	b292      	uxth	r2, r2
 80056c4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80056d0:	b29a      	uxth	r2, r3
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f042 0204 	orr.w	r2, r2, #4
 80056da:	b292      	uxth	r2, r2
 80056dc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f006 fbb1 	bl	800be48 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4618      	mov	r0, r3
 80056ec:	f004 fd12 	bl	800a114 <USB_ReadInterrupts>
 80056f0:	4603      	mov	r3, r0
 80056f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056fa:	d10e      	bne.n	800571a <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005704:	b29a      	uxth	r2, r3
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800570e:	b292      	uxth	r2, r2
 8005710:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8005714:	6878      	ldr	r0, [r7, #4]
 8005716:	f006 fb6a 	bl	800bdee <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4618      	mov	r0, r3
 8005720:	f004 fcf8 	bl	800a114 <USB_ReadInterrupts>
 8005724:	4603      	mov	r3, r0
 8005726:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800572a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800572e:	d10b      	bne.n	8005748 <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005738:	b29a      	uxth	r2, r3
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005742:	b292      	uxth	r2, r2
 8005744:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8005748:	bf00      	nop
 800574a:	3720      	adds	r7, #32
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}

08005750 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b082      	sub	sp, #8
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
 8005758:	460b      	mov	r3, r1
 800575a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005762:	2b01      	cmp	r3, #1
 8005764:	d101      	bne.n	800576a <HAL_PCD_SetAddress+0x1a>
 8005766:	2302      	movs	r3, #2
 8005768:	e013      	b.n	8005792 <HAL_PCD_SetAddress+0x42>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2201      	movs	r2, #1
 800576e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	78fa      	ldrb	r2, [r7, #3]
 8005776:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	78fa      	ldrb	r2, [r7, #3]
 8005780:	4611      	mov	r1, r2
 8005782:	4618      	mov	r0, r3
 8005784:	f004 fc9f 	bl	800a0c6 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8005790:	2300      	movs	r3, #0
}
 8005792:	4618      	mov	r0, r3
 8005794:	3708      	adds	r7, #8
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}

0800579a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800579a:	b580      	push	{r7, lr}
 800579c:	b084      	sub	sp, #16
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]
 80057a2:	4608      	mov	r0, r1
 80057a4:	4611      	mov	r1, r2
 80057a6:	461a      	mov	r2, r3
 80057a8:	4603      	mov	r3, r0
 80057aa:	70fb      	strb	r3, [r7, #3]
 80057ac:	460b      	mov	r3, r1
 80057ae:	803b      	strh	r3, [r7, #0]
 80057b0:	4613      	mov	r3, r2
 80057b2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80057b4:	2300      	movs	r3, #0
 80057b6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80057b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	da0e      	bge.n	80057de <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80057c0:	78fb      	ldrb	r3, [r7, #3]
 80057c2:	f003 0307 	and.w	r3, r3, #7
 80057c6:	1c5a      	adds	r2, r3, #1
 80057c8:	4613      	mov	r3, r2
 80057ca:	009b      	lsls	r3, r3, #2
 80057cc:	4413      	add	r3, r2
 80057ce:	00db      	lsls	r3, r3, #3
 80057d0:	687a      	ldr	r2, [r7, #4]
 80057d2:	4413      	add	r3, r2
 80057d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2201      	movs	r2, #1
 80057da:	705a      	strb	r2, [r3, #1]
 80057dc:	e00e      	b.n	80057fc <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80057de:	78fb      	ldrb	r3, [r7, #3]
 80057e0:	f003 0207 	and.w	r2, r3, #7
 80057e4:	4613      	mov	r3, r2
 80057e6:	009b      	lsls	r3, r3, #2
 80057e8:	4413      	add	r3, r2
 80057ea:	00db      	lsls	r3, r3, #3
 80057ec:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	4413      	add	r3, r2
 80057f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2200      	movs	r2, #0
 80057fa:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80057fc:	78fb      	ldrb	r3, [r7, #3]
 80057fe:	f003 0307 	and.w	r3, r3, #7
 8005802:	b2da      	uxtb	r2, r3
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005808:	883a      	ldrh	r2, [r7, #0]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	78ba      	ldrb	r2, [r7, #2]
 8005812:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	785b      	ldrb	r3, [r3, #1]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d004      	beq.n	8005826 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	781b      	ldrb	r3, [r3, #0]
 8005820:	b29a      	uxth	r2, r3
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005826:	78bb      	ldrb	r3, [r7, #2]
 8005828:	2b02      	cmp	r3, #2
 800582a:	d102      	bne.n	8005832 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2200      	movs	r2, #0
 8005830:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005838:	2b01      	cmp	r3, #1
 800583a:	d101      	bne.n	8005840 <HAL_PCD_EP_Open+0xa6>
 800583c:	2302      	movs	r3, #2
 800583e:	e00e      	b.n	800585e <HAL_PCD_EP_Open+0xc4>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	68f9      	ldr	r1, [r7, #12]
 800584e:	4618      	mov	r0, r3
 8005850:	f002 fcc6 	bl	80081e0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2200      	movs	r2, #0
 8005858:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 800585c:	7afb      	ldrb	r3, [r7, #11]
}
 800585e:	4618      	mov	r0, r3
 8005860:	3710      	adds	r7, #16
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}

08005866 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005866:	b580      	push	{r7, lr}
 8005868:	b084      	sub	sp, #16
 800586a:	af00      	add	r7, sp, #0
 800586c:	6078      	str	r0, [r7, #4]
 800586e:	460b      	mov	r3, r1
 8005870:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005872:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005876:	2b00      	cmp	r3, #0
 8005878:	da0e      	bge.n	8005898 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800587a:	78fb      	ldrb	r3, [r7, #3]
 800587c:	f003 0307 	and.w	r3, r3, #7
 8005880:	1c5a      	adds	r2, r3, #1
 8005882:	4613      	mov	r3, r2
 8005884:	009b      	lsls	r3, r3, #2
 8005886:	4413      	add	r3, r2
 8005888:	00db      	lsls	r3, r3, #3
 800588a:	687a      	ldr	r2, [r7, #4]
 800588c:	4413      	add	r3, r2
 800588e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2201      	movs	r2, #1
 8005894:	705a      	strb	r2, [r3, #1]
 8005896:	e00e      	b.n	80058b6 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005898:	78fb      	ldrb	r3, [r7, #3]
 800589a:	f003 0207 	and.w	r2, r3, #7
 800589e:	4613      	mov	r3, r2
 80058a0:	009b      	lsls	r3, r3, #2
 80058a2:	4413      	add	r3, r2
 80058a4:	00db      	lsls	r3, r3, #3
 80058a6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	4413      	add	r3, r2
 80058ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2200      	movs	r2, #0
 80058b4:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80058b6:	78fb      	ldrb	r3, [r7, #3]
 80058b8:	f003 0307 	and.w	r3, r3, #7
 80058bc:	b2da      	uxtb	r2, r3
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d101      	bne.n	80058d0 <HAL_PCD_EP_Close+0x6a>
 80058cc:	2302      	movs	r3, #2
 80058ce:	e00e      	b.n	80058ee <HAL_PCD_EP_Close+0x88>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2201      	movs	r2, #1
 80058d4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	68f9      	ldr	r1, [r7, #12]
 80058de:	4618      	mov	r0, r3
 80058e0:	f002 ffe8 	bl	80088b4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2200      	movs	r2, #0
 80058e8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 80058ec:	2300      	movs	r3, #0
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3710      	adds	r7, #16
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}

080058f6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80058f6:	b580      	push	{r7, lr}
 80058f8:	b086      	sub	sp, #24
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	60f8      	str	r0, [r7, #12]
 80058fe:	607a      	str	r2, [r7, #4]
 8005900:	603b      	str	r3, [r7, #0]
 8005902:	460b      	mov	r3, r1
 8005904:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005906:	7afb      	ldrb	r3, [r7, #11]
 8005908:	f003 0207 	and.w	r2, r3, #7
 800590c:	4613      	mov	r3, r2
 800590e:	009b      	lsls	r3, r3, #2
 8005910:	4413      	add	r3, r2
 8005912:	00db      	lsls	r3, r3, #3
 8005914:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005918:	68fa      	ldr	r2, [r7, #12]
 800591a:	4413      	add	r3, r2
 800591c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	683a      	ldr	r2, [r7, #0]
 8005928:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	2200      	movs	r2, #0
 800592e:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	2200      	movs	r2, #0
 8005934:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005936:	7afb      	ldrb	r3, [r7, #11]
 8005938:	f003 0307 	and.w	r3, r3, #7
 800593c:	b2da      	uxtb	r2, r3
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005942:	7afb      	ldrb	r3, [r7, #11]
 8005944:	f003 0307 	and.w	r3, r3, #7
 8005948:	2b00      	cmp	r3, #0
 800594a:	d106      	bne.n	800595a <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	6979      	ldr	r1, [r7, #20]
 8005952:	4618      	mov	r0, r3
 8005954:	f003 f99a 	bl	8008c8c <USB_EPStartXfer>
 8005958:	e005      	b.n	8005966 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	6979      	ldr	r1, [r7, #20]
 8005960:	4618      	mov	r0, r3
 8005962:	f003 f993 	bl	8008c8c <USB_EPStartXfer>
  }

  return HAL_OK;
 8005966:	2300      	movs	r3, #0
}
 8005968:	4618      	mov	r0, r3
 800596a:	3718      	adds	r7, #24
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}

08005970 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005970:	b480      	push	{r7}
 8005972:	b083      	sub	sp, #12
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
 8005978:	460b      	mov	r3, r1
 800597a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800597c:	78fb      	ldrb	r3, [r7, #3]
 800597e:	f003 0207 	and.w	r2, r3, #7
 8005982:	6879      	ldr	r1, [r7, #4]
 8005984:	4613      	mov	r3, r2
 8005986:	009b      	lsls	r3, r3, #2
 8005988:	4413      	add	r3, r2
 800598a:	00db      	lsls	r3, r3, #3
 800598c:	440b      	add	r3, r1
 800598e:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8005992:	681b      	ldr	r3, [r3, #0]
}
 8005994:	4618      	mov	r0, r3
 8005996:	370c      	adds	r7, #12
 8005998:	46bd      	mov	sp, r7
 800599a:	bc80      	pop	{r7}
 800599c:	4770      	bx	lr

0800599e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800599e:	b580      	push	{r7, lr}
 80059a0:	b086      	sub	sp, #24
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	60f8      	str	r0, [r7, #12]
 80059a6:	607a      	str	r2, [r7, #4]
 80059a8:	603b      	str	r3, [r7, #0]
 80059aa:	460b      	mov	r3, r1
 80059ac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80059ae:	7afb      	ldrb	r3, [r7, #11]
 80059b0:	f003 0307 	and.w	r3, r3, #7
 80059b4:	1c5a      	adds	r2, r3, #1
 80059b6:	4613      	mov	r3, r2
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	4413      	add	r3, r2
 80059bc:	00db      	lsls	r3, r3, #3
 80059be:	68fa      	ldr	r2, [r7, #12]
 80059c0:	4413      	add	r3, r2
 80059c2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	687a      	ldr	r2, [r7, #4]
 80059c8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	683a      	ldr	r2, [r7, #0]
 80059ce:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	2201      	movs	r2, #1
 80059d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	683a      	ldr	r2, [r7, #0]
 80059dc:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	2200      	movs	r2, #0
 80059e2:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	2201      	movs	r2, #1
 80059e8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80059ea:	7afb      	ldrb	r3, [r7, #11]
 80059ec:	f003 0307 	and.w	r3, r3, #7
 80059f0:	b2da      	uxtb	r2, r3
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80059f6:	7afb      	ldrb	r3, [r7, #11]
 80059f8:	f003 0307 	and.w	r3, r3, #7
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d106      	bne.n	8005a0e <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	6979      	ldr	r1, [r7, #20]
 8005a06:	4618      	mov	r0, r3
 8005a08:	f003 f940 	bl	8008c8c <USB_EPStartXfer>
 8005a0c:	e005      	b.n	8005a1a <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	6979      	ldr	r1, [r7, #20]
 8005a14:	4618      	mov	r0, r3
 8005a16:	f003 f939 	bl	8008c8c <USB_EPStartXfer>
  }

  return HAL_OK;
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3718      	adds	r7, #24
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}

08005a24 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b084      	sub	sp, #16
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
 8005a2c:	460b      	mov	r3, r1
 8005a2e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005a30:	78fb      	ldrb	r3, [r7, #3]
 8005a32:	f003 0207 	and.w	r2, r3, #7
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d901      	bls.n	8005a42 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e04c      	b.n	8005adc <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005a42:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	da0e      	bge.n	8005a68 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005a4a:	78fb      	ldrb	r3, [r7, #3]
 8005a4c:	f003 0307 	and.w	r3, r3, #7
 8005a50:	1c5a      	adds	r2, r3, #1
 8005a52:	4613      	mov	r3, r2
 8005a54:	009b      	lsls	r3, r3, #2
 8005a56:	4413      	add	r3, r2
 8005a58:	00db      	lsls	r3, r3, #3
 8005a5a:	687a      	ldr	r2, [r7, #4]
 8005a5c:	4413      	add	r3, r2
 8005a5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2201      	movs	r2, #1
 8005a64:	705a      	strb	r2, [r3, #1]
 8005a66:	e00c      	b.n	8005a82 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005a68:	78fa      	ldrb	r2, [r7, #3]
 8005a6a:	4613      	mov	r3, r2
 8005a6c:	009b      	lsls	r3, r3, #2
 8005a6e:	4413      	add	r3, r2
 8005a70:	00db      	lsls	r3, r3, #3
 8005a72:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005a76:	687a      	ldr	r2, [r7, #4]
 8005a78:	4413      	add	r3, r2
 8005a7a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2201      	movs	r2, #1
 8005a86:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005a88:	78fb      	ldrb	r3, [r7, #3]
 8005a8a:	f003 0307 	and.w	r3, r3, #7
 8005a8e:	b2da      	uxtb	r2, r3
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005a9a:	2b01      	cmp	r3, #1
 8005a9c:	d101      	bne.n	8005aa2 <HAL_PCD_EP_SetStall+0x7e>
 8005a9e:	2302      	movs	r3, #2
 8005aa0:	e01c      	b.n	8005adc <HAL_PCD_EP_SetStall+0xb8>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	68f9      	ldr	r1, [r7, #12]
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	f004 fa0b 	bl	8009ecc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005ab6:	78fb      	ldrb	r3, [r7, #3]
 8005ab8:	f003 0307 	and.w	r3, r3, #7
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d108      	bne.n	8005ad2 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8005aca:	4619      	mov	r1, r3
 8005acc:	4610      	mov	r0, r2
 8005ace:	f004 fb30 	bl	800a132 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8005ada:	2300      	movs	r3, #0
}
 8005adc:	4618      	mov	r0, r3
 8005ade:	3710      	adds	r7, #16
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bd80      	pop	{r7, pc}

08005ae4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b084      	sub	sp, #16
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
 8005aec:	460b      	mov	r3, r1
 8005aee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005af0:	78fb      	ldrb	r3, [r7, #3]
 8005af2:	f003 020f 	and.w	r2, r3, #15
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	429a      	cmp	r2, r3
 8005afc:	d901      	bls.n	8005b02 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e040      	b.n	8005b84 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005b02:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	da0e      	bge.n	8005b28 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b0a:	78fb      	ldrb	r3, [r7, #3]
 8005b0c:	f003 0307 	and.w	r3, r3, #7
 8005b10:	1c5a      	adds	r2, r3, #1
 8005b12:	4613      	mov	r3, r2
 8005b14:	009b      	lsls	r3, r3, #2
 8005b16:	4413      	add	r3, r2
 8005b18:	00db      	lsls	r3, r3, #3
 8005b1a:	687a      	ldr	r2, [r7, #4]
 8005b1c:	4413      	add	r3, r2
 8005b1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2201      	movs	r2, #1
 8005b24:	705a      	strb	r2, [r3, #1]
 8005b26:	e00e      	b.n	8005b46 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005b28:	78fb      	ldrb	r3, [r7, #3]
 8005b2a:	f003 0207 	and.w	r2, r3, #7
 8005b2e:	4613      	mov	r3, r2
 8005b30:	009b      	lsls	r3, r3, #2
 8005b32:	4413      	add	r3, r2
 8005b34:	00db      	lsls	r3, r3, #3
 8005b36:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	4413      	add	r3, r2
 8005b3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2200      	movs	r2, #0
 8005b44:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005b4c:	78fb      	ldrb	r3, [r7, #3]
 8005b4e:	f003 0307 	and.w	r3, r3, #7
 8005b52:	b2da      	uxtb	r2, r3
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005b5e:	2b01      	cmp	r3, #1
 8005b60:	d101      	bne.n	8005b66 <HAL_PCD_EP_ClrStall+0x82>
 8005b62:	2302      	movs	r3, #2
 8005b64:	e00e      	b.n	8005b84 <HAL_PCD_EP_ClrStall+0xa0>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2201      	movs	r2, #1
 8005b6a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	68f9      	ldr	r1, [r7, #12]
 8005b74:	4618      	mov	r0, r3
 8005b76:	f004 f9f9 	bl	8009f6c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8005b82:	2300      	movs	r3, #0
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	3710      	adds	r7, #16
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bd80      	pop	{r7, pc}

08005b8c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b08e      	sub	sp, #56	; 0x38
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005b94:	e2df      	b.n	8006156 <PCD_EP_ISR_Handler+0x5ca>
  {
    wIstr = hpcd->Instance->ISTR;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005b9e:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8005ba0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005ba2:	b2db      	uxtb	r3, r3
 8005ba4:	f003 030f 	and.w	r3, r3, #15
 8005ba8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8005bac:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	f040 8158 	bne.w	8005e66 <PCD_EP_ISR_Handler+0x2da>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8005bb6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005bb8:	f003 0310 	and.w	r3, r3, #16
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d152      	bne.n	8005c66 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	881b      	ldrh	r3, [r3, #0]
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8005bcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bd0:	81fb      	strh	r3, [r7, #14]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	89fb      	ldrh	r3, [r7, #14]
 8005bd8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005bdc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	3328      	adds	r3, #40	; 0x28
 8005be8:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005bf2:	b29b      	uxth	r3, r3
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bf8:	781b      	ldrb	r3, [r3, #0]
 8005bfa:	00db      	lsls	r3, r3, #3
 8005bfc:	4413      	add	r3, r2
 8005bfe:	3302      	adds	r3, #2
 8005c00:	005b      	lsls	r3, r3, #1
 8005c02:	687a      	ldr	r2, [r7, #4]
 8005c04:	6812      	ldr	r2, [r2, #0]
 8005c06:	4413      	add	r3, r2
 8005c08:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005c0c:	881b      	ldrh	r3, [r3, #0]
 8005c0e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c14:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8005c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c18:	695a      	ldr	r2, [r3, #20]
 8005c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c1c:	69db      	ldr	r3, [r3, #28]
 8005c1e:	441a      	add	r2, r3
 8005c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c22:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8005c24:	2100      	movs	r1, #0
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f006 f8c7 	bl	800bdba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	f000 828e 	beq.w	8006156 <PCD_EP_ISR_Handler+0x5ca>
 8005c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c3c:	699b      	ldr	r3, [r3, #24]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	f040 8289 	bne.w	8006156 <PCD_EP_ISR_Handler+0x5ca>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005c50:	b2da      	uxtb	r2, r3
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	b292      	uxth	r2, r2
 8005c58:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8005c64:	e277      	b.n	8006156 <PCD_EP_ISR_Handler+0x5ca>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005c6c:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	881b      	ldrh	r3, [r3, #0]
 8005c74:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8005c76:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005c78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d034      	beq.n	8005cea <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c88:	b29b      	uxth	r3, r3
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c8e:	781b      	ldrb	r3, [r3, #0]
 8005c90:	00db      	lsls	r3, r3, #3
 8005c92:	4413      	add	r3, r2
 8005c94:	3306      	adds	r3, #6
 8005c96:	005b      	lsls	r3, r3, #1
 8005c98:	687a      	ldr	r2, [r7, #4]
 8005c9a:	6812      	ldr	r2, [r2, #0]
 8005c9c:	4413      	add	r3, r2
 8005c9e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ca2:	881b      	ldrh	r3, [r3, #0]
 8005ca4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005caa:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6818      	ldr	r0, [r3, #0]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8005cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb8:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8005cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cbc:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	f004 fa86 	bl	800a1d0 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	881b      	ldrh	r3, [r3, #0]
 8005cca:	b29a      	uxth	r2, r3
 8005ccc:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005cd0:	4013      	ands	r3, r2
 8005cd2:	823b      	strh	r3, [r7, #16]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	8a3a      	ldrh	r2, [r7, #16]
 8005cda:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005cde:	b292      	uxth	r2, r2
 8005ce0:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f006 f83c 	bl	800bd60 <HAL_PCD_SetupStageCallback>
 8005ce8:	e235      	b.n	8006156 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005cea:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	f280 8231 	bge.w	8006156 <PCD_EP_ISR_Handler+0x5ca>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	881b      	ldrh	r3, [r3, #0]
 8005cfa:	b29a      	uxth	r2, r3
 8005cfc:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005d00:	4013      	ands	r3, r2
 8005d02:	83bb      	strh	r3, [r7, #28]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	8bba      	ldrh	r2, [r7, #28]
 8005d0a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005d0e:	b292      	uxth	r2, r2
 8005d10:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d1a:	b29b      	uxth	r3, r3
 8005d1c:	461a      	mov	r2, r3
 8005d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d20:	781b      	ldrb	r3, [r3, #0]
 8005d22:	00db      	lsls	r3, r3, #3
 8005d24:	4413      	add	r3, r2
 8005d26:	3306      	adds	r3, #6
 8005d28:	005b      	lsls	r3, r3, #1
 8005d2a:	687a      	ldr	r2, [r7, #4]
 8005d2c:	6812      	ldr	r2, [r2, #0]
 8005d2e:	4413      	add	r3, r2
 8005d30:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d34:	881b      	ldrh	r3, [r3, #0]
 8005d36:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d3c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8005d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d40:	69db      	ldr	r3, [r3, #28]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d019      	beq.n	8005d7a <PCD_EP_ISR_Handler+0x1ee>
 8005d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d48:	695b      	ldr	r3, [r3, #20]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d015      	beq.n	8005d7a <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6818      	ldr	r0, [r3, #0]
 8005d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d54:	6959      	ldr	r1, [r3, #20]
 8005d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d58:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8005d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d5c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005d5e:	b29b      	uxth	r3, r3
 8005d60:	f004 fa36 	bl	800a1d0 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8005d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d66:	695a      	ldr	r2, [r3, #20]
 8005d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d6a:	69db      	ldr	r3, [r3, #28]
 8005d6c:	441a      	add	r2, r3
 8005d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d70:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8005d72:	2100      	movs	r1, #0
 8005d74:	6878      	ldr	r0, [r7, #4]
 8005d76:	f006 f805 	bl	800bd84 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	61bb      	str	r3, [r7, #24]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d88:	b29b      	uxth	r3, r3
 8005d8a:	461a      	mov	r2, r3
 8005d8c:	69bb      	ldr	r3, [r7, #24]
 8005d8e:	4413      	add	r3, r2
 8005d90:	61bb      	str	r3, [r7, #24]
 8005d92:	69bb      	ldr	r3, [r7, #24]
 8005d94:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005d98:	617b      	str	r3, [r7, #20]
 8005d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d9c:	691b      	ldr	r3, [r3, #16]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d112      	bne.n	8005dc8 <PCD_EP_ISR_Handler+0x23c>
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	881b      	ldrh	r3, [r3, #0]
 8005da6:	b29b      	uxth	r3, r3
 8005da8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005dac:	b29a      	uxth	r2, r3
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	801a      	strh	r2, [r3, #0]
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	881b      	ldrh	r3, [r3, #0]
 8005db6:	b29b      	uxth	r3, r3
 8005db8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005dbc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005dc0:	b29a      	uxth	r2, r3
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	801a      	strh	r2, [r3, #0]
 8005dc6:	e02f      	b.n	8005e28 <PCD_EP_ISR_Handler+0x29c>
 8005dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dca:	691b      	ldr	r3, [r3, #16]
 8005dcc:	2b3e      	cmp	r3, #62	; 0x3e
 8005dce:	d813      	bhi.n	8005df8 <PCD_EP_ISR_Handler+0x26c>
 8005dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dd2:	691b      	ldr	r3, [r3, #16]
 8005dd4:	085b      	lsrs	r3, r3, #1
 8005dd6:	633b      	str	r3, [r7, #48]	; 0x30
 8005dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dda:	691b      	ldr	r3, [r3, #16]
 8005ddc:	f003 0301 	and.w	r3, r3, #1
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d002      	beq.n	8005dea <PCD_EP_ISR_Handler+0x25e>
 8005de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005de6:	3301      	adds	r3, #1
 8005de8:	633b      	str	r3, [r7, #48]	; 0x30
 8005dea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	029b      	lsls	r3, r3, #10
 8005df0:	b29a      	uxth	r2, r3
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	801a      	strh	r2, [r3, #0]
 8005df6:	e017      	b.n	8005e28 <PCD_EP_ISR_Handler+0x29c>
 8005df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dfa:	691b      	ldr	r3, [r3, #16]
 8005dfc:	095b      	lsrs	r3, r3, #5
 8005dfe:	633b      	str	r3, [r7, #48]	; 0x30
 8005e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e02:	691b      	ldr	r3, [r3, #16]
 8005e04:	f003 031f 	and.w	r3, r3, #31
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d102      	bne.n	8005e12 <PCD_EP_ISR_Handler+0x286>
 8005e0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e0e:	3b01      	subs	r3, #1
 8005e10:	633b      	str	r3, [r7, #48]	; 0x30
 8005e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e14:	b29b      	uxth	r3, r3
 8005e16:	029b      	lsls	r3, r3, #10
 8005e18:	b29b      	uxth	r3, r3
 8005e1a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e1e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e22:	b29a      	uxth	r2, r3
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	881b      	ldrh	r3, [r3, #0]
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005e34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e38:	827b      	strh	r3, [r7, #18]
 8005e3a:	8a7b      	ldrh	r3, [r7, #18]
 8005e3c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005e40:	827b      	strh	r3, [r7, #18]
 8005e42:	8a7b      	ldrh	r3, [r7, #18]
 8005e44:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005e48:	827b      	strh	r3, [r7, #18]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681a      	ldr	r2, [r3, #0]
 8005e4e:	8a7b      	ldrh	r3, [r7, #18]
 8005e50:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005e54:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005e58:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e60:	b29b      	uxth	r3, r3
 8005e62:	8013      	strh	r3, [r2, #0]
 8005e64:	e177      	b.n	8006156 <PCD_EP_ISR_Handler+0x5ca>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	461a      	mov	r2, r3
 8005e6c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005e70:	009b      	lsls	r3, r3, #2
 8005e72:	4413      	add	r3, r2
 8005e74:	881b      	ldrh	r3, [r3, #0]
 8005e76:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005e78:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	f280 80ea 	bge.w	8006056 <PCD_EP_ISR_Handler+0x4ca>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	461a      	mov	r2, r3
 8005e88:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	4413      	add	r3, r2
 8005e90:	881b      	ldrh	r3, [r3, #0]
 8005e92:	b29a      	uxth	r2, r3
 8005e94:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005e98:	4013      	ands	r3, r2
 8005e9a:	853b      	strh	r3, [r7, #40]	; 0x28
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	461a      	mov	r2, r3
 8005ea2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005ea6:	009b      	lsls	r3, r3, #2
 8005ea8:	4413      	add	r3, r2
 8005eaa:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8005eac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005eb0:	b292      	uxth	r2, r2
 8005eb2:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8005eb4:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8005eb8:	4613      	mov	r3, r2
 8005eba:	009b      	lsls	r3, r3, #2
 8005ebc:	4413      	add	r3, r2
 8005ebe:	00db      	lsls	r3, r3, #3
 8005ec0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005ec4:	687a      	ldr	r2, [r7, #4]
 8005ec6:	4413      	add	r3, r2
 8005ec8:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8005eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ecc:	7b1b      	ldrb	r3, [r3, #12]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d122      	bne.n	8005f18 <PCD_EP_ISR_Handler+0x38c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005eda:	b29b      	uxth	r3, r3
 8005edc:	461a      	mov	r2, r3
 8005ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ee0:	781b      	ldrb	r3, [r3, #0]
 8005ee2:	00db      	lsls	r3, r3, #3
 8005ee4:	4413      	add	r3, r2
 8005ee6:	3306      	adds	r3, #6
 8005ee8:	005b      	lsls	r3, r3, #1
 8005eea:	687a      	ldr	r2, [r7, #4]
 8005eec:	6812      	ldr	r2, [r2, #0]
 8005eee:	4413      	add	r3, r2
 8005ef0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ef4:	881b      	ldrh	r3, [r3, #0]
 8005ef6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005efa:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8005efc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	f000 8087 	beq.w	8006012 <PCD_EP_ISR_Handler+0x486>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6818      	ldr	r0, [r3, #0]
 8005f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f0a:	6959      	ldr	r1, [r3, #20]
 8005f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f0e:	88da      	ldrh	r2, [r3, #6]
 8005f10:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005f12:	f004 f95d 	bl	800a1d0 <USB_ReadPMA>
 8005f16:	e07c      	b.n	8006012 <PCD_EP_ISR_Handler+0x486>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8005f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f1a:	78db      	ldrb	r3, [r3, #3]
 8005f1c:	2b02      	cmp	r3, #2
 8005f1e:	d108      	bne.n	8005f32 <PCD_EP_ISR_Handler+0x3a6>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8005f20:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005f22:	461a      	mov	r2, r3
 8005f24:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f000 f923 	bl	8006172 <HAL_PCD_EP_DB_Receive>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	86fb      	strh	r3, [r7, #54]	; 0x36
 8005f30:	e06f      	b.n	8006012 <PCD_EP_ISR_Handler+0x486>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	461a      	mov	r2, r3
 8005f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f3a:	781b      	ldrb	r3, [r3, #0]
 8005f3c:	009b      	lsls	r3, r3, #2
 8005f3e:	4413      	add	r3, r2
 8005f40:	881b      	ldrh	r3, [r3, #0]
 8005f42:	b29b      	uxth	r3, r3
 8005f44:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f4c:	847b      	strh	r3, [r7, #34]	; 0x22
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	461a      	mov	r2, r3
 8005f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f56:	781b      	ldrb	r3, [r3, #0]
 8005f58:	009b      	lsls	r3, r3, #2
 8005f5a:	441a      	add	r2, r3
 8005f5c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005f5e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f62:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f6a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005f6e:	b29b      	uxth	r3, r3
 8005f70:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	461a      	mov	r2, r3
 8005f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f7a:	781b      	ldrb	r3, [r3, #0]
 8005f7c:	009b      	lsls	r3, r3, #2
 8005f7e:	4413      	add	r3, r2
 8005f80:	881b      	ldrh	r3, [r3, #0]
 8005f82:	b29b      	uxth	r3, r3
 8005f84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d021      	beq.n	8005fd0 <PCD_EP_ISR_Handler+0x444>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f94:	b29b      	uxth	r3, r3
 8005f96:	461a      	mov	r2, r3
 8005f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f9a:	781b      	ldrb	r3, [r3, #0]
 8005f9c:	00db      	lsls	r3, r3, #3
 8005f9e:	4413      	add	r3, r2
 8005fa0:	3302      	adds	r3, #2
 8005fa2:	005b      	lsls	r3, r3, #1
 8005fa4:	687a      	ldr	r2, [r7, #4]
 8005fa6:	6812      	ldr	r2, [r2, #0]
 8005fa8:	4413      	add	r3, r2
 8005faa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005fae:	881b      	ldrh	r3, [r3, #0]
 8005fb0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005fb4:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8005fb6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d02a      	beq.n	8006012 <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6818      	ldr	r0, [r3, #0]
 8005fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc2:	6959      	ldr	r1, [r3, #20]
 8005fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc6:	891a      	ldrh	r2, [r3, #8]
 8005fc8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005fca:	f004 f901 	bl	800a1d0 <USB_ReadPMA>
 8005fce:	e020      	b.n	8006012 <PCD_EP_ISR_Handler+0x486>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005fd8:	b29b      	uxth	r3, r3
 8005fda:	461a      	mov	r2, r3
 8005fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fde:	781b      	ldrb	r3, [r3, #0]
 8005fe0:	00db      	lsls	r3, r3, #3
 8005fe2:	4413      	add	r3, r2
 8005fe4:	3306      	adds	r3, #6
 8005fe6:	005b      	lsls	r3, r3, #1
 8005fe8:	687a      	ldr	r2, [r7, #4]
 8005fea:	6812      	ldr	r2, [r2, #0]
 8005fec:	4413      	add	r3, r2
 8005fee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ff2:	881b      	ldrh	r3, [r3, #0]
 8005ff4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005ff8:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8005ffa:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d008      	beq.n	8006012 <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6818      	ldr	r0, [r3, #0]
 8006004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006006:	6959      	ldr	r1, [r3, #20]
 8006008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800600a:	895a      	ldrh	r2, [r3, #10]
 800600c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800600e:	f004 f8df 	bl	800a1d0 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8006012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006014:	69da      	ldr	r2, [r3, #28]
 8006016:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006018:	441a      	add	r2, r3
 800601a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800601c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800601e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006020:	695a      	ldr	r2, [r3, #20]
 8006022:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006024:	441a      	add	r2, r3
 8006026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006028:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800602a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800602c:	699b      	ldr	r3, [r3, #24]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d004      	beq.n	800603c <PCD_EP_ISR_Handler+0x4b0>
 8006032:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8006034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006036:	691b      	ldr	r3, [r3, #16]
 8006038:	429a      	cmp	r2, r3
 800603a:	d206      	bcs.n	800604a <PCD_EP_ISR_Handler+0x4be>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800603c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800603e:	781b      	ldrb	r3, [r3, #0]
 8006040:	4619      	mov	r1, r3
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f005 fe9e 	bl	800bd84 <HAL_PCD_DataOutStageCallback>
 8006048:	e005      	b.n	8006056 <PCD_EP_ISR_Handler+0x4ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006050:	4618      	mov	r0, r3
 8006052:	f002 fe1b 	bl	8008c8c <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8006056:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006058:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800605c:	2b00      	cmp	r3, #0
 800605e:	d07a      	beq.n	8006156 <PCD_EP_ISR_Handler+0x5ca>
      {
        ep = &hpcd->IN_ep[epindex];
 8006060:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8006064:	1c5a      	adds	r2, r3, #1
 8006066:	4613      	mov	r3, r2
 8006068:	009b      	lsls	r3, r3, #2
 800606a:	4413      	add	r3, r2
 800606c:	00db      	lsls	r3, r3, #3
 800606e:	687a      	ldr	r2, [r7, #4]
 8006070:	4413      	add	r3, r2
 8006072:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	461a      	mov	r2, r3
 800607a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800607e:	009b      	lsls	r3, r3, #2
 8006080:	4413      	add	r3, r2
 8006082:	881b      	ldrh	r3, [r3, #0]
 8006084:	b29b      	uxth	r3, r3
 8006086:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800608a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800608e:	843b      	strh	r3, [r7, #32]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	461a      	mov	r2, r3
 8006096:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800609a:	009b      	lsls	r3, r3, #2
 800609c:	441a      	add	r2, r3
 800609e:	8c3b      	ldrh	r3, [r7, #32]
 80060a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80060a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80060a8:	b29b      	uxth	r3, r3
 80060aa:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 80060ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ae:	78db      	ldrb	r3, [r3, #3]
 80060b0:	2b02      	cmp	r3, #2
 80060b2:	d108      	bne.n	80060c6 <PCD_EP_ISR_Handler+0x53a>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80060b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b6:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 80060b8:	2b02      	cmp	r3, #2
 80060ba:	d146      	bne.n	800614a <PCD_EP_ISR_Handler+0x5be>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80060bc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80060be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d141      	bne.n	800614a <PCD_EP_ISR_Handler+0x5be>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80060ce:	b29b      	uxth	r3, r3
 80060d0:	461a      	mov	r2, r3
 80060d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d4:	781b      	ldrb	r3, [r3, #0]
 80060d6:	00db      	lsls	r3, r3, #3
 80060d8:	4413      	add	r3, r2
 80060da:	3302      	adds	r3, #2
 80060dc:	005b      	lsls	r3, r3, #1
 80060de:	687a      	ldr	r2, [r7, #4]
 80060e0:	6812      	ldr	r2, [r2, #0]
 80060e2:	4413      	add	r3, r2
 80060e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80060e8:	881b      	ldrh	r3, [r3, #0]
 80060ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80060ee:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 80060f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060f2:	699a      	ldr	r2, [r3, #24]
 80060f4:	8bfb      	ldrh	r3, [r7, #30]
 80060f6:	429a      	cmp	r2, r3
 80060f8:	d906      	bls.n	8006108 <PCD_EP_ISR_Handler+0x57c>
          {
            ep->xfer_len -= TxByteNbre;
 80060fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060fc:	699a      	ldr	r2, [r3, #24]
 80060fe:	8bfb      	ldrh	r3, [r7, #30]
 8006100:	1ad2      	subs	r2, r2, r3
 8006102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006104:	619a      	str	r2, [r3, #24]
 8006106:	e002      	b.n	800610e <PCD_EP_ISR_Handler+0x582>
          }
          else
          {
            ep->xfer_len = 0U;
 8006108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800610a:	2200      	movs	r2, #0
 800610c:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 800610e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006110:	699b      	ldr	r3, [r3, #24]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d106      	bne.n	8006124 <PCD_EP_ISR_Handler+0x598>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006118:	781b      	ldrb	r3, [r3, #0]
 800611a:	4619      	mov	r1, r3
 800611c:	6878      	ldr	r0, [r7, #4]
 800611e:	f005 fe4c 	bl	800bdba <HAL_PCD_DataInStageCallback>
 8006122:	e018      	b.n	8006156 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8006124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006126:	695a      	ldr	r2, [r3, #20]
 8006128:	8bfb      	ldrh	r3, [r7, #30]
 800612a:	441a      	add	r2, r3
 800612c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800612e:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8006130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006132:	69da      	ldr	r2, [r3, #28]
 8006134:	8bfb      	ldrh	r3, [r7, #30]
 8006136:	441a      	add	r2, r3
 8006138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800613a:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006142:	4618      	mov	r0, r3
 8006144:	f002 fda2 	bl	8008c8c <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8006148:	e005      	b.n	8006156 <PCD_EP_ISR_Handler+0x5ca>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800614a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800614c:	461a      	mov	r2, r3
 800614e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	f000 f91b 	bl	800638c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800615e:	b29b      	uxth	r3, r3
 8006160:	b21b      	sxth	r3, r3
 8006162:	2b00      	cmp	r3, #0
 8006164:	f6ff ad17 	blt.w	8005b96 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8006168:	2300      	movs	r3, #0
}
 800616a:	4618      	mov	r0, r3
 800616c:	3738      	adds	r7, #56	; 0x38
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}

08006172 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006172:	b580      	push	{r7, lr}
 8006174:	b088      	sub	sp, #32
 8006176:	af00      	add	r7, sp, #0
 8006178:	60f8      	str	r0, [r7, #12]
 800617a:	60b9      	str	r1, [r7, #8]
 800617c:	4613      	mov	r3, r2
 800617e:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006180:	88fb      	ldrh	r3, [r7, #6]
 8006182:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006186:	2b00      	cmp	r3, #0
 8006188:	d07e      	beq.n	8006288 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006192:	b29b      	uxth	r3, r3
 8006194:	461a      	mov	r2, r3
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	781b      	ldrb	r3, [r3, #0]
 800619a:	00db      	lsls	r3, r3, #3
 800619c:	4413      	add	r3, r2
 800619e:	3302      	adds	r3, #2
 80061a0:	005b      	lsls	r3, r3, #1
 80061a2:	68fa      	ldr	r2, [r7, #12]
 80061a4:	6812      	ldr	r2, [r2, #0]
 80061a6:	4413      	add	r3, r2
 80061a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80061ac:	881b      	ldrh	r3, [r3, #0]
 80061ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80061b2:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	699a      	ldr	r2, [r3, #24]
 80061b8:	8b7b      	ldrh	r3, [r7, #26]
 80061ba:	429a      	cmp	r2, r3
 80061bc:	d306      	bcc.n	80061cc <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	699a      	ldr	r2, [r3, #24]
 80061c2:	8b7b      	ldrh	r3, [r7, #26]
 80061c4:	1ad2      	subs	r2, r2, r3
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	619a      	str	r2, [r3, #24]
 80061ca:	e002      	b.n	80061d2 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	2200      	movs	r2, #0
 80061d0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	699b      	ldr	r3, [r3, #24]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d123      	bne.n	8006222 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	461a      	mov	r2, r3
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	781b      	ldrb	r3, [r3, #0]
 80061e4:	009b      	lsls	r3, r3, #2
 80061e6:	4413      	add	r3, r2
 80061e8:	881b      	ldrh	r3, [r3, #0]
 80061ea:	b29b      	uxth	r3, r3
 80061ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80061f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061f4:	833b      	strh	r3, [r7, #24]
 80061f6:	8b3b      	ldrh	r3, [r7, #24]
 80061f8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80061fc:	833b      	strh	r3, [r7, #24]
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	461a      	mov	r2, r3
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	781b      	ldrb	r3, [r3, #0]
 8006208:	009b      	lsls	r3, r3, #2
 800620a:	441a      	add	r2, r3
 800620c:	8b3b      	ldrh	r3, [r7, #24]
 800620e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006212:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006216:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800621a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800621e:	b29b      	uxth	r3, r3
 8006220:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006222:	88fb      	ldrh	r3, [r7, #6]
 8006224:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006228:	2b00      	cmp	r3, #0
 800622a:	d01f      	beq.n	800626c <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	461a      	mov	r2, r3
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	781b      	ldrb	r3, [r3, #0]
 8006236:	009b      	lsls	r3, r3, #2
 8006238:	4413      	add	r3, r2
 800623a:	881b      	ldrh	r3, [r3, #0]
 800623c:	b29b      	uxth	r3, r3
 800623e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006242:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006246:	82fb      	strh	r3, [r7, #22]
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	461a      	mov	r2, r3
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	781b      	ldrb	r3, [r3, #0]
 8006252:	009b      	lsls	r3, r3, #2
 8006254:	441a      	add	r2, r3
 8006256:	8afb      	ldrh	r3, [r7, #22]
 8006258:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800625c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006260:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006264:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006268:	b29b      	uxth	r3, r3
 800626a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800626c:	8b7b      	ldrh	r3, [r7, #26]
 800626e:	2b00      	cmp	r3, #0
 8006270:	f000 8087 	beq.w	8006382 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	6818      	ldr	r0, [r3, #0]
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	6959      	ldr	r1, [r3, #20]
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	891a      	ldrh	r2, [r3, #8]
 8006280:	8b7b      	ldrh	r3, [r7, #26]
 8006282:	f003 ffa5 	bl	800a1d0 <USB_ReadPMA>
 8006286:	e07c      	b.n	8006382 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006290:	b29b      	uxth	r3, r3
 8006292:	461a      	mov	r2, r3
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	781b      	ldrb	r3, [r3, #0]
 8006298:	00db      	lsls	r3, r3, #3
 800629a:	4413      	add	r3, r2
 800629c:	3306      	adds	r3, #6
 800629e:	005b      	lsls	r3, r3, #1
 80062a0:	68fa      	ldr	r2, [r7, #12]
 80062a2:	6812      	ldr	r2, [r2, #0]
 80062a4:	4413      	add	r3, r2
 80062a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80062aa:	881b      	ldrh	r3, [r3, #0]
 80062ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80062b0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	699a      	ldr	r2, [r3, #24]
 80062b6:	8b7b      	ldrh	r3, [r7, #26]
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d306      	bcc.n	80062ca <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	699a      	ldr	r2, [r3, #24]
 80062c0:	8b7b      	ldrh	r3, [r7, #26]
 80062c2:	1ad2      	subs	r2, r2, r3
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	619a      	str	r2, [r3, #24]
 80062c8:	e002      	b.n	80062d0 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	2200      	movs	r2, #0
 80062ce:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	699b      	ldr	r3, [r3, #24]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d123      	bne.n	8006320 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	461a      	mov	r2, r3
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	781b      	ldrb	r3, [r3, #0]
 80062e2:	009b      	lsls	r3, r3, #2
 80062e4:	4413      	add	r3, r2
 80062e6:	881b      	ldrh	r3, [r3, #0]
 80062e8:	b29b      	uxth	r3, r3
 80062ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80062ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062f2:	83fb      	strh	r3, [r7, #30]
 80062f4:	8bfb      	ldrh	r3, [r7, #30]
 80062f6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80062fa:	83fb      	strh	r3, [r7, #30]
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	461a      	mov	r2, r3
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	781b      	ldrb	r3, [r3, #0]
 8006306:	009b      	lsls	r3, r3, #2
 8006308:	441a      	add	r2, r3
 800630a:	8bfb      	ldrh	r3, [r7, #30]
 800630c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006310:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006314:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006318:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800631c:	b29b      	uxth	r3, r3
 800631e:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8006320:	88fb      	ldrh	r3, [r7, #6]
 8006322:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006326:	2b00      	cmp	r3, #0
 8006328:	d11f      	bne.n	800636a <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	461a      	mov	r2, r3
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	781b      	ldrb	r3, [r3, #0]
 8006334:	009b      	lsls	r3, r3, #2
 8006336:	4413      	add	r3, r2
 8006338:	881b      	ldrh	r3, [r3, #0]
 800633a:	b29b      	uxth	r3, r3
 800633c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006340:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006344:	83bb      	strh	r3, [r7, #28]
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	461a      	mov	r2, r3
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	781b      	ldrb	r3, [r3, #0]
 8006350:	009b      	lsls	r3, r3, #2
 8006352:	441a      	add	r2, r3
 8006354:	8bbb      	ldrh	r3, [r7, #28]
 8006356:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800635a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800635e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006362:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006366:	b29b      	uxth	r3, r3
 8006368:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800636a:	8b7b      	ldrh	r3, [r7, #26]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d008      	beq.n	8006382 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	6818      	ldr	r0, [r3, #0]
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	6959      	ldr	r1, [r3, #20]
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	895a      	ldrh	r2, [r3, #10]
 800637c:	8b7b      	ldrh	r3, [r7, #26]
 800637e:	f003 ff27 	bl	800a1d0 <USB_ReadPMA>
    }
  }

  return count;
 8006382:	8b7b      	ldrh	r3, [r7, #26]
}
 8006384:	4618      	mov	r0, r3
 8006386:	3720      	adds	r7, #32
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}

0800638c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b092      	sub	sp, #72	; 0x48
 8006390:	af00      	add	r7, sp, #0
 8006392:	60f8      	str	r0, [r7, #12]
 8006394:	60b9      	str	r1, [r7, #8]
 8006396:	4613      	mov	r3, r2
 8006398:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800639a:	88fb      	ldrh	r3, [r7, #6]
 800639c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	f000 8132 	beq.w	800660a <HAL_PCD_EP_DB_Transmit+0x27e>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80063ae:	b29b      	uxth	r3, r3
 80063b0:	461a      	mov	r2, r3
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	781b      	ldrb	r3, [r3, #0]
 80063b6:	00db      	lsls	r3, r3, #3
 80063b8:	4413      	add	r3, r2
 80063ba:	3302      	adds	r3, #2
 80063bc:	005b      	lsls	r3, r3, #1
 80063be:	68fa      	ldr	r2, [r7, #12]
 80063c0:	6812      	ldr	r2, [r2, #0]
 80063c2:	4413      	add	r3, r2
 80063c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80063c8:	881b      	ldrh	r3, [r3, #0]
 80063ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80063ce:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len > TxByteNbre)
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	699a      	ldr	r2, [r3, #24]
 80063d4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80063d6:	429a      	cmp	r2, r3
 80063d8:	d906      	bls.n	80063e8 <HAL_PCD_EP_DB_Transmit+0x5c>
    {
      ep->xfer_len -= TxByteNbre;
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	699a      	ldr	r2, [r3, #24]
 80063de:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80063e0:	1ad2      	subs	r2, r2, r3
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	619a      	str	r2, [r3, #24]
 80063e6:	e002      	b.n	80063ee <HAL_PCD_EP_DB_Transmit+0x62>
    }
    else
    {
      ep->xfer_len = 0U;
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	2200      	movs	r2, #0
 80063ec:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	699b      	ldr	r3, [r3, #24]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d12c      	bne.n	8006450 <HAL_PCD_EP_DB_Transmit+0xc4>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	781b      	ldrb	r3, [r3, #0]
 80063fa:	4619      	mov	r1, r3
 80063fc:	68f8      	ldr	r0, [r7, #12]
 80063fe:	f005 fcdc 	bl	800bdba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006402:	88fb      	ldrh	r3, [r7, #6]
 8006404:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006408:	2b00      	cmp	r3, #0
 800640a:	f000 822f 	beq.w	800686c <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	461a      	mov	r2, r3
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	781b      	ldrb	r3, [r3, #0]
 8006418:	009b      	lsls	r3, r3, #2
 800641a:	4413      	add	r3, r2
 800641c:	881b      	ldrh	r3, [r3, #0]
 800641e:	b29b      	uxth	r3, r3
 8006420:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006424:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006428:	827b      	strh	r3, [r7, #18]
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	461a      	mov	r2, r3
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	781b      	ldrb	r3, [r3, #0]
 8006434:	009b      	lsls	r3, r3, #2
 8006436:	441a      	add	r2, r3
 8006438:	8a7b      	ldrh	r3, [r7, #18]
 800643a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800643e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006442:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006446:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800644a:	b29b      	uxth	r3, r3
 800644c:	8013      	strh	r3, [r2, #0]
 800644e:	e20d      	b.n	800686c <HAL_PCD_EP_DB_Transmit+0x4e0>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006450:	88fb      	ldrh	r3, [r7, #6]
 8006452:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006456:	2b00      	cmp	r3, #0
 8006458:	d01f      	beq.n	800649a <HAL_PCD_EP_DB_Transmit+0x10e>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	461a      	mov	r2, r3
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	781b      	ldrb	r3, [r3, #0]
 8006464:	009b      	lsls	r3, r3, #2
 8006466:	4413      	add	r3, r2
 8006468:	881b      	ldrh	r3, [r3, #0]
 800646a:	b29b      	uxth	r3, r3
 800646c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006470:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006474:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	461a      	mov	r2, r3
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	781b      	ldrb	r3, [r3, #0]
 8006480:	009b      	lsls	r3, r3, #2
 8006482:	441a      	add	r2, r3
 8006484:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006486:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800648a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800648e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006492:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006496:	b29b      	uxth	r3, r3
 8006498:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	f040 81e3 	bne.w	800686c <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        ep->xfer_buff += TxByteNbre;
 80064a6:	68bb      	ldr	r3, [r7, #8]
 80064a8:	695a      	ldr	r2, [r3, #20]
 80064aa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80064ac:	441a      	add	r2, r3
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	69da      	ldr	r2, [r3, #28]
 80064b6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80064b8:	441a      	add	r2, r3
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	6a1a      	ldr	r2, [r3, #32]
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	691b      	ldr	r3, [r3, #16]
 80064c6:	429a      	cmp	r2, r3
 80064c8:	d309      	bcc.n	80064de <HAL_PCD_EP_DB_Transmit+0x152>
        {
          len = ep->maxpacket;
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	691b      	ldr	r3, [r3, #16]
 80064ce:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	6a1a      	ldr	r2, [r3, #32]
 80064d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064d6:	1ad2      	subs	r2, r2, r3
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	621a      	str	r2, [r3, #32]
 80064dc:	e014      	b.n	8006508 <HAL_PCD_EP_DB_Transmit+0x17c>
        }
        else if (ep->xfer_len_db == 0U)
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	6a1b      	ldr	r3, [r3, #32]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d106      	bne.n	80064f4 <HAL_PCD_EP_DB_Transmit+0x168>
        {
          len = TxByteNbre;
 80064e6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80064e8:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	2200      	movs	r2, #0
 80064ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80064f2:	e009      	b.n	8006508 <HAL_PCD_EP_DB_Transmit+0x17c>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	2200      	movs	r2, #0
 80064f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	6a1b      	ldr	r3, [r3, #32]
 8006500:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	2200      	movs	r2, #0
 8006506:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	785b      	ldrb	r3, [r3, #1]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d155      	bne.n	80065bc <HAL_PCD_EP_DB_Transmit+0x230>
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	61bb      	str	r3, [r7, #24]
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800651e:	b29b      	uxth	r3, r3
 8006520:	461a      	mov	r2, r3
 8006522:	69bb      	ldr	r3, [r7, #24]
 8006524:	4413      	add	r3, r2
 8006526:	61bb      	str	r3, [r7, #24]
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	781b      	ldrb	r3, [r3, #0]
 800652c:	011a      	lsls	r2, r3, #4
 800652e:	69bb      	ldr	r3, [r7, #24]
 8006530:	4413      	add	r3, r2
 8006532:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006536:	617b      	str	r3, [r7, #20]
 8006538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800653a:	2b00      	cmp	r3, #0
 800653c:	d112      	bne.n	8006564 <HAL_PCD_EP_DB_Transmit+0x1d8>
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	881b      	ldrh	r3, [r3, #0]
 8006542:	b29b      	uxth	r3, r3
 8006544:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006548:	b29a      	uxth	r2, r3
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	801a      	strh	r2, [r3, #0]
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	881b      	ldrh	r3, [r3, #0]
 8006552:	b29b      	uxth	r3, r3
 8006554:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006558:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800655c:	b29a      	uxth	r2, r3
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	801a      	strh	r2, [r3, #0]
 8006562:	e047      	b.n	80065f4 <HAL_PCD_EP_DB_Transmit+0x268>
 8006564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006566:	2b3e      	cmp	r3, #62	; 0x3e
 8006568:	d811      	bhi.n	800658e <HAL_PCD_EP_DB_Transmit+0x202>
 800656a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800656c:	085b      	lsrs	r3, r3, #1
 800656e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006570:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006572:	f003 0301 	and.w	r3, r3, #1
 8006576:	2b00      	cmp	r3, #0
 8006578:	d002      	beq.n	8006580 <HAL_PCD_EP_DB_Transmit+0x1f4>
 800657a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800657c:	3301      	adds	r3, #1
 800657e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006582:	b29b      	uxth	r3, r3
 8006584:	029b      	lsls	r3, r3, #10
 8006586:	b29a      	uxth	r2, r3
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	801a      	strh	r2, [r3, #0]
 800658c:	e032      	b.n	80065f4 <HAL_PCD_EP_DB_Transmit+0x268>
 800658e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006590:	095b      	lsrs	r3, r3, #5
 8006592:	62bb      	str	r3, [r7, #40]	; 0x28
 8006594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006596:	f003 031f 	and.w	r3, r3, #31
 800659a:	2b00      	cmp	r3, #0
 800659c:	d102      	bne.n	80065a4 <HAL_PCD_EP_DB_Transmit+0x218>
 800659e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065a0:	3b01      	subs	r3, #1
 80065a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80065a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065a6:	b29b      	uxth	r3, r3
 80065a8:	029b      	lsls	r3, r3, #10
 80065aa:	b29b      	uxth	r3, r3
 80065ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80065b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065b4:	b29a      	uxth	r2, r3
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	801a      	strh	r2, [r3, #0]
 80065ba:	e01b      	b.n	80065f4 <HAL_PCD_EP_DB_Transmit+0x268>
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	785b      	ldrb	r3, [r3, #1]
 80065c0:	2b01      	cmp	r3, #1
 80065c2:	d117      	bne.n	80065f4 <HAL_PCD_EP_DB_Transmit+0x268>
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	623b      	str	r3, [r7, #32]
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	461a      	mov	r2, r3
 80065d6:	6a3b      	ldr	r3, [r7, #32]
 80065d8:	4413      	add	r3, r2
 80065da:	623b      	str	r3, [r7, #32]
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	781b      	ldrb	r3, [r3, #0]
 80065e0:	011a      	lsls	r2, r3, #4
 80065e2:	6a3b      	ldr	r3, [r7, #32]
 80065e4:	4413      	add	r3, r2
 80065e6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80065ea:	61fb      	str	r3, [r7, #28]
 80065ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065ee:	b29a      	uxth	r2, r3
 80065f0:	69fb      	ldr	r3, [r7, #28]
 80065f2:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	6818      	ldr	r0, [r3, #0]
 80065f8:	68bb      	ldr	r3, [r7, #8]
 80065fa:	6959      	ldr	r1, [r3, #20]
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	891a      	ldrh	r2, [r3, #8]
 8006600:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006602:	b29b      	uxth	r3, r3
 8006604:	f003 fda0 	bl	800a148 <USB_WritePMA>
 8006608:	e130      	b.n	800686c <HAL_PCD_EP_DB_Transmit+0x4e0>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006612:	b29b      	uxth	r3, r3
 8006614:	461a      	mov	r2, r3
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	781b      	ldrb	r3, [r3, #0]
 800661a:	00db      	lsls	r3, r3, #3
 800661c:	4413      	add	r3, r2
 800661e:	3306      	adds	r3, #6
 8006620:	005b      	lsls	r3, r3, #1
 8006622:	68fa      	ldr	r2, [r7, #12]
 8006624:	6812      	ldr	r2, [r2, #0]
 8006626:	4413      	add	r3, r2
 8006628:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800662c:	881b      	ldrh	r3, [r3, #0]
 800662e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006632:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len >= TxByteNbre)
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	699a      	ldr	r2, [r3, #24]
 8006638:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800663a:	429a      	cmp	r2, r3
 800663c:	d306      	bcc.n	800664c <HAL_PCD_EP_DB_Transmit+0x2c0>
    {
      ep->xfer_len -= TxByteNbre;
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	699a      	ldr	r2, [r3, #24]
 8006642:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006644:	1ad2      	subs	r2, r2, r3
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	619a      	str	r2, [r3, #24]
 800664a:	e002      	b.n	8006652 <HAL_PCD_EP_DB_Transmit+0x2c6>
    }
    else
    {
      ep->xfer_len = 0U;
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	2200      	movs	r2, #0
 8006650:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	699b      	ldr	r3, [r3, #24]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d12c      	bne.n	80066b4 <HAL_PCD_EP_DB_Transmit+0x328>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	781b      	ldrb	r3, [r3, #0]
 800665e:	4619      	mov	r1, r3
 8006660:	68f8      	ldr	r0, [r7, #12]
 8006662:	f005 fbaa 	bl	800bdba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006666:	88fb      	ldrh	r3, [r7, #6]
 8006668:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800666c:	2b00      	cmp	r3, #0
 800666e:	f040 80fd 	bne.w	800686c <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	461a      	mov	r2, r3
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	781b      	ldrb	r3, [r3, #0]
 800667c:	009b      	lsls	r3, r3, #2
 800667e:	4413      	add	r3, r2
 8006680:	881b      	ldrh	r3, [r3, #0]
 8006682:	b29b      	uxth	r3, r3
 8006684:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006688:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800668c:	84fb      	strh	r3, [r7, #38]	; 0x26
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	461a      	mov	r2, r3
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	781b      	ldrb	r3, [r3, #0]
 8006698:	009b      	lsls	r3, r3, #2
 800669a:	441a      	add	r2, r3
 800669c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800669e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80066a2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80066a6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80066aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	8013      	strh	r3, [r2, #0]
 80066b2:	e0db      	b.n	800686c <HAL_PCD_EP_DB_Transmit+0x4e0>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80066b4:	88fb      	ldrh	r3, [r7, #6]
 80066b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d11f      	bne.n	80066fe <HAL_PCD_EP_DB_Transmit+0x372>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	461a      	mov	r2, r3
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	781b      	ldrb	r3, [r3, #0]
 80066c8:	009b      	lsls	r3, r3, #2
 80066ca:	4413      	add	r3, r2
 80066cc:	881b      	ldrh	r3, [r3, #0]
 80066ce:	b29b      	uxth	r3, r3
 80066d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066d8:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	461a      	mov	r2, r3
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	781b      	ldrb	r3, [r3, #0]
 80066e4:	009b      	lsls	r3, r3, #2
 80066e6:	441a      	add	r2, r3
 80066e8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80066ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80066ee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80066f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80066f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066fa:	b29b      	uxth	r3, r3
 80066fc:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006704:	2b01      	cmp	r3, #1
 8006706:	f040 80b1 	bne.w	800686c <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        ep->xfer_buff += TxByteNbre;
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	695a      	ldr	r2, [r3, #20]
 800670e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006710:	441a      	add	r2, r3
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8006716:	68bb      	ldr	r3, [r7, #8]
 8006718:	69da      	ldr	r2, [r3, #28]
 800671a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800671c:	441a      	add	r2, r3
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	6a1a      	ldr	r2, [r3, #32]
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	691b      	ldr	r3, [r3, #16]
 800672a:	429a      	cmp	r2, r3
 800672c:	d309      	bcc.n	8006742 <HAL_PCD_EP_DB_Transmit+0x3b6>
        {
          len = ep->maxpacket;
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	691b      	ldr	r3, [r3, #16]
 8006732:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	6a1a      	ldr	r2, [r3, #32]
 8006738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800673a:	1ad2      	subs	r2, r2, r3
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	621a      	str	r2, [r3, #32]
 8006740:	e014      	b.n	800676c <HAL_PCD_EP_DB_Transmit+0x3e0>
        }
        else if (ep->xfer_len_db == 0U)
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	6a1b      	ldr	r3, [r3, #32]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d106      	bne.n	8006758 <HAL_PCD_EP_DB_Transmit+0x3cc>
        {
          len = TxByteNbre;
 800674a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800674c:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	2200      	movs	r2, #0
 8006752:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8006756:	e009      	b.n	800676c <HAL_PCD_EP_DB_Transmit+0x3e0>
        }
        else
        {
          len = ep->xfer_len_db;
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	6a1b      	ldr	r3, [r3, #32]
 800675c:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	2200      	movs	r2, #0
 8006762:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	2200      	movs	r2, #0
 8006768:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	637b      	str	r3, [r7, #52]	; 0x34
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	785b      	ldrb	r3, [r3, #1]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d155      	bne.n	8006826 <HAL_PCD_EP_DB_Transmit+0x49a>
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	647b      	str	r3, [r7, #68]	; 0x44
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006788:	b29b      	uxth	r3, r3
 800678a:	461a      	mov	r2, r3
 800678c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800678e:	4413      	add	r3, r2
 8006790:	647b      	str	r3, [r7, #68]	; 0x44
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	781b      	ldrb	r3, [r3, #0]
 8006796:	011a      	lsls	r2, r3, #4
 8006798:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800679a:	4413      	add	r3, r2
 800679c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80067a0:	643b      	str	r3, [r7, #64]	; 0x40
 80067a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d112      	bne.n	80067ce <HAL_PCD_EP_DB_Transmit+0x442>
 80067a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80067aa:	881b      	ldrh	r3, [r3, #0]
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80067b2:	b29a      	uxth	r2, r3
 80067b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80067b6:	801a      	strh	r2, [r3, #0]
 80067b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80067ba:	881b      	ldrh	r3, [r3, #0]
 80067bc:	b29b      	uxth	r3, r3
 80067be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80067c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80067c6:	b29a      	uxth	r2, r3
 80067c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80067ca:	801a      	strh	r2, [r3, #0]
 80067cc:	e044      	b.n	8006858 <HAL_PCD_EP_DB_Transmit+0x4cc>
 80067ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067d0:	2b3e      	cmp	r3, #62	; 0x3e
 80067d2:	d811      	bhi.n	80067f8 <HAL_PCD_EP_DB_Transmit+0x46c>
 80067d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067d6:	085b      	lsrs	r3, r3, #1
 80067d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80067da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067dc:	f003 0301 	and.w	r3, r3, #1
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d002      	beq.n	80067ea <HAL_PCD_EP_DB_Transmit+0x45e>
 80067e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067e6:	3301      	adds	r3, #1
 80067e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80067ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067ec:	b29b      	uxth	r3, r3
 80067ee:	029b      	lsls	r3, r3, #10
 80067f0:	b29a      	uxth	r2, r3
 80067f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80067f4:	801a      	strh	r2, [r3, #0]
 80067f6:	e02f      	b.n	8006858 <HAL_PCD_EP_DB_Transmit+0x4cc>
 80067f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067fa:	095b      	lsrs	r3, r3, #5
 80067fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80067fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006800:	f003 031f 	and.w	r3, r3, #31
 8006804:	2b00      	cmp	r3, #0
 8006806:	d102      	bne.n	800680e <HAL_PCD_EP_DB_Transmit+0x482>
 8006808:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800680a:	3b01      	subs	r3, #1
 800680c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800680e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006810:	b29b      	uxth	r3, r3
 8006812:	029b      	lsls	r3, r3, #10
 8006814:	b29b      	uxth	r3, r3
 8006816:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800681a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800681e:	b29a      	uxth	r2, r3
 8006820:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006822:	801a      	strh	r2, [r3, #0]
 8006824:	e018      	b.n	8006858 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	785b      	ldrb	r3, [r3, #1]
 800682a:	2b01      	cmp	r3, #1
 800682c:	d114      	bne.n	8006858 <HAL_PCD_EP_DB_Transmit+0x4cc>
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006836:	b29b      	uxth	r3, r3
 8006838:	461a      	mov	r2, r3
 800683a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800683c:	4413      	add	r3, r2
 800683e:	637b      	str	r3, [r7, #52]	; 0x34
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	781b      	ldrb	r3, [r3, #0]
 8006844:	011a      	lsls	r2, r3, #4
 8006846:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006848:	4413      	add	r3, r2
 800684a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800684e:	633b      	str	r3, [r7, #48]	; 0x30
 8006850:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006852:	b29a      	uxth	r2, r3
 8006854:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006856:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	6818      	ldr	r0, [r3, #0]
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	6959      	ldr	r1, [r3, #20]
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	895a      	ldrh	r2, [r3, #10]
 8006864:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006866:	b29b      	uxth	r3, r3
 8006868:	f003 fc6e 	bl	800a148 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	461a      	mov	r2, r3
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	781b      	ldrb	r3, [r3, #0]
 8006876:	009b      	lsls	r3, r3, #2
 8006878:	4413      	add	r3, r2
 800687a:	881b      	ldrh	r3, [r3, #0]
 800687c:	b29b      	uxth	r3, r3
 800687e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006882:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006886:	823b      	strh	r3, [r7, #16]
 8006888:	8a3b      	ldrh	r3, [r7, #16]
 800688a:	f083 0310 	eor.w	r3, r3, #16
 800688e:	823b      	strh	r3, [r7, #16]
 8006890:	8a3b      	ldrh	r3, [r7, #16]
 8006892:	f083 0320 	eor.w	r3, r3, #32
 8006896:	823b      	strh	r3, [r7, #16]
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	461a      	mov	r2, r3
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	781b      	ldrb	r3, [r3, #0]
 80068a2:	009b      	lsls	r3, r3, #2
 80068a4:	441a      	add	r2, r3
 80068a6:	8a3b      	ldrh	r3, [r7, #16]
 80068a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80068ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80068b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80068b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068b8:	b29b      	uxth	r3, r3
 80068ba:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80068bc:	2300      	movs	r3, #0
}
 80068be:	4618      	mov	r0, r3
 80068c0:	3748      	adds	r7, #72	; 0x48
 80068c2:	46bd      	mov	sp, r7
 80068c4:	bd80      	pop	{r7, pc}

080068c6 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80068c6:	b480      	push	{r7}
 80068c8:	b087      	sub	sp, #28
 80068ca:	af00      	add	r7, sp, #0
 80068cc:	60f8      	str	r0, [r7, #12]
 80068ce:	607b      	str	r3, [r7, #4]
 80068d0:	460b      	mov	r3, r1
 80068d2:	817b      	strh	r3, [r7, #10]
 80068d4:	4613      	mov	r3, r2
 80068d6:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80068d8:	897b      	ldrh	r3, [r7, #10]
 80068da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068de:	b29b      	uxth	r3, r3
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d00b      	beq.n	80068fc <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80068e4:	897b      	ldrh	r3, [r7, #10]
 80068e6:	f003 0307 	and.w	r3, r3, #7
 80068ea:	1c5a      	adds	r2, r3, #1
 80068ec:	4613      	mov	r3, r2
 80068ee:	009b      	lsls	r3, r3, #2
 80068f0:	4413      	add	r3, r2
 80068f2:	00db      	lsls	r3, r3, #3
 80068f4:	68fa      	ldr	r2, [r7, #12]
 80068f6:	4413      	add	r3, r2
 80068f8:	617b      	str	r3, [r7, #20]
 80068fa:	e009      	b.n	8006910 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80068fc:	897a      	ldrh	r2, [r7, #10]
 80068fe:	4613      	mov	r3, r2
 8006900:	009b      	lsls	r3, r3, #2
 8006902:	4413      	add	r3, r2
 8006904:	00db      	lsls	r3, r3, #3
 8006906:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800690a:	68fa      	ldr	r2, [r7, #12]
 800690c:	4413      	add	r3, r2
 800690e:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8006910:	893b      	ldrh	r3, [r7, #8]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d107      	bne.n	8006926 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	2200      	movs	r2, #0
 800691a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	b29a      	uxth	r2, r3
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	80da      	strh	r2, [r3, #6]
 8006924:	e00b      	b.n	800693e <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	2201      	movs	r2, #1
 800692a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	b29a      	uxth	r2, r3
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	0c1b      	lsrs	r3, r3, #16
 8006938:	b29a      	uxth	r2, r3
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 800693e:	2300      	movs	r3, #0
}
 8006940:	4618      	mov	r0, r3
 8006942:	371c      	adds	r7, #28
 8006944:	46bd      	mov	sp, r7
 8006946:	bc80      	pop	{r7}
 8006948:	4770      	bx	lr
	...

0800694c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b086      	sub	sp, #24
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d101      	bne.n	800695e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	e26c      	b.n	8006e38 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f003 0301 	and.w	r3, r3, #1
 8006966:	2b00      	cmp	r3, #0
 8006968:	f000 8087 	beq.w	8006a7a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800696c:	4b92      	ldr	r3, [pc, #584]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	f003 030c 	and.w	r3, r3, #12
 8006974:	2b04      	cmp	r3, #4
 8006976:	d00c      	beq.n	8006992 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006978:	4b8f      	ldr	r3, [pc, #572]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	f003 030c 	and.w	r3, r3, #12
 8006980:	2b08      	cmp	r3, #8
 8006982:	d112      	bne.n	80069aa <HAL_RCC_OscConfig+0x5e>
 8006984:	4b8c      	ldr	r3, [pc, #560]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 8006986:	685b      	ldr	r3, [r3, #4]
 8006988:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800698c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006990:	d10b      	bne.n	80069aa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006992:	4b89      	ldr	r3, [pc, #548]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800699a:	2b00      	cmp	r3, #0
 800699c:	d06c      	beq.n	8006a78 <HAL_RCC_OscConfig+0x12c>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d168      	bne.n	8006a78 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	e246      	b.n	8006e38 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069b2:	d106      	bne.n	80069c2 <HAL_RCC_OscConfig+0x76>
 80069b4:	4b80      	ldr	r3, [pc, #512]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	4a7f      	ldr	r2, [pc, #508]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 80069ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069be:	6013      	str	r3, [r2, #0]
 80069c0:	e02e      	b.n	8006a20 <HAL_RCC_OscConfig+0xd4>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d10c      	bne.n	80069e4 <HAL_RCC_OscConfig+0x98>
 80069ca:	4b7b      	ldr	r3, [pc, #492]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4a7a      	ldr	r2, [pc, #488]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 80069d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80069d4:	6013      	str	r3, [r2, #0]
 80069d6:	4b78      	ldr	r3, [pc, #480]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4a77      	ldr	r2, [pc, #476]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 80069dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80069e0:	6013      	str	r3, [r2, #0]
 80069e2:	e01d      	b.n	8006a20 <HAL_RCC_OscConfig+0xd4>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80069ec:	d10c      	bne.n	8006a08 <HAL_RCC_OscConfig+0xbc>
 80069ee:	4b72      	ldr	r3, [pc, #456]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a71      	ldr	r2, [pc, #452]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 80069f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80069f8:	6013      	str	r3, [r2, #0]
 80069fa:	4b6f      	ldr	r3, [pc, #444]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4a6e      	ldr	r2, [pc, #440]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 8006a00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a04:	6013      	str	r3, [r2, #0]
 8006a06:	e00b      	b.n	8006a20 <HAL_RCC_OscConfig+0xd4>
 8006a08:	4b6b      	ldr	r3, [pc, #428]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a6a      	ldr	r2, [pc, #424]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 8006a0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a12:	6013      	str	r3, [r2, #0]
 8006a14:	4b68      	ldr	r3, [pc, #416]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a67      	ldr	r2, [pc, #412]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 8006a1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a1e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d013      	beq.n	8006a50 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a28:	f7fc fdec 	bl	8003604 <HAL_GetTick>
 8006a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a2e:	e008      	b.n	8006a42 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a30:	f7fc fde8 	bl	8003604 <HAL_GetTick>
 8006a34:	4602      	mov	r2, r0
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	1ad3      	subs	r3, r2, r3
 8006a3a:	2b64      	cmp	r3, #100	; 0x64
 8006a3c:	d901      	bls.n	8006a42 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006a3e:	2303      	movs	r3, #3
 8006a40:	e1fa      	b.n	8006e38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a42:	4b5d      	ldr	r3, [pc, #372]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d0f0      	beq.n	8006a30 <HAL_RCC_OscConfig+0xe4>
 8006a4e:	e014      	b.n	8006a7a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a50:	f7fc fdd8 	bl	8003604 <HAL_GetTick>
 8006a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006a56:	e008      	b.n	8006a6a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a58:	f7fc fdd4 	bl	8003604 <HAL_GetTick>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	1ad3      	subs	r3, r2, r3
 8006a62:	2b64      	cmp	r3, #100	; 0x64
 8006a64:	d901      	bls.n	8006a6a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006a66:	2303      	movs	r3, #3
 8006a68:	e1e6      	b.n	8006e38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006a6a:	4b53      	ldr	r3, [pc, #332]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d1f0      	bne.n	8006a58 <HAL_RCC_OscConfig+0x10c>
 8006a76:	e000      	b.n	8006a7a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f003 0302 	and.w	r3, r3, #2
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d063      	beq.n	8006b4e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006a86:	4b4c      	ldr	r3, [pc, #304]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	f003 030c 	and.w	r3, r3, #12
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d00b      	beq.n	8006aaa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006a92:	4b49      	ldr	r3, [pc, #292]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	f003 030c 	and.w	r3, r3, #12
 8006a9a:	2b08      	cmp	r3, #8
 8006a9c:	d11c      	bne.n	8006ad8 <HAL_RCC_OscConfig+0x18c>
 8006a9e:	4b46      	ldr	r3, [pc, #280]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d116      	bne.n	8006ad8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006aaa:	4b43      	ldr	r3, [pc, #268]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f003 0302 	and.w	r3, r3, #2
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d005      	beq.n	8006ac2 <HAL_RCC_OscConfig+0x176>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	691b      	ldr	r3, [r3, #16]
 8006aba:	2b01      	cmp	r3, #1
 8006abc:	d001      	beq.n	8006ac2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006abe:	2301      	movs	r3, #1
 8006ac0:	e1ba      	b.n	8006e38 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ac2:	4b3d      	ldr	r3, [pc, #244]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	695b      	ldr	r3, [r3, #20]
 8006ace:	00db      	lsls	r3, r3, #3
 8006ad0:	4939      	ldr	r1, [pc, #228]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006ad6:	e03a      	b.n	8006b4e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	691b      	ldr	r3, [r3, #16]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d020      	beq.n	8006b22 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ae0:	4b36      	ldr	r3, [pc, #216]	; (8006bbc <HAL_RCC_OscConfig+0x270>)
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ae6:	f7fc fd8d 	bl	8003604 <HAL_GetTick>
 8006aea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006aec:	e008      	b.n	8006b00 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006aee:	f7fc fd89 	bl	8003604 <HAL_GetTick>
 8006af2:	4602      	mov	r2, r0
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	1ad3      	subs	r3, r2, r3
 8006af8:	2b02      	cmp	r3, #2
 8006afa:	d901      	bls.n	8006b00 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006afc:	2303      	movs	r3, #3
 8006afe:	e19b      	b.n	8006e38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b00:	4b2d      	ldr	r3, [pc, #180]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f003 0302 	and.w	r3, r3, #2
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d0f0      	beq.n	8006aee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b0c:	4b2a      	ldr	r3, [pc, #168]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	695b      	ldr	r3, [r3, #20]
 8006b18:	00db      	lsls	r3, r3, #3
 8006b1a:	4927      	ldr	r1, [pc, #156]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	600b      	str	r3, [r1, #0]
 8006b20:	e015      	b.n	8006b4e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b22:	4b26      	ldr	r3, [pc, #152]	; (8006bbc <HAL_RCC_OscConfig+0x270>)
 8006b24:	2200      	movs	r2, #0
 8006b26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b28:	f7fc fd6c 	bl	8003604 <HAL_GetTick>
 8006b2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b2e:	e008      	b.n	8006b42 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b30:	f7fc fd68 	bl	8003604 <HAL_GetTick>
 8006b34:	4602      	mov	r2, r0
 8006b36:	693b      	ldr	r3, [r7, #16]
 8006b38:	1ad3      	subs	r3, r2, r3
 8006b3a:	2b02      	cmp	r3, #2
 8006b3c:	d901      	bls.n	8006b42 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006b3e:	2303      	movs	r3, #3
 8006b40:	e17a      	b.n	8006e38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b42:	4b1d      	ldr	r3, [pc, #116]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f003 0302 	and.w	r3, r3, #2
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d1f0      	bne.n	8006b30 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f003 0308 	and.w	r3, r3, #8
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d03a      	beq.n	8006bd0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	699b      	ldr	r3, [r3, #24]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d019      	beq.n	8006b96 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b62:	4b17      	ldr	r3, [pc, #92]	; (8006bc0 <HAL_RCC_OscConfig+0x274>)
 8006b64:	2201      	movs	r2, #1
 8006b66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b68:	f7fc fd4c 	bl	8003604 <HAL_GetTick>
 8006b6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b6e:	e008      	b.n	8006b82 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b70:	f7fc fd48 	bl	8003604 <HAL_GetTick>
 8006b74:	4602      	mov	r2, r0
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	1ad3      	subs	r3, r2, r3
 8006b7a:	2b02      	cmp	r3, #2
 8006b7c:	d901      	bls.n	8006b82 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006b7e:	2303      	movs	r3, #3
 8006b80:	e15a      	b.n	8006e38 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b82:	4b0d      	ldr	r3, [pc, #52]	; (8006bb8 <HAL_RCC_OscConfig+0x26c>)
 8006b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b86:	f003 0302 	and.w	r3, r3, #2
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d0f0      	beq.n	8006b70 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006b8e:	2001      	movs	r0, #1
 8006b90:	f000 fac6 	bl	8007120 <RCC_Delay>
 8006b94:	e01c      	b.n	8006bd0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006b96:	4b0a      	ldr	r3, [pc, #40]	; (8006bc0 <HAL_RCC_OscConfig+0x274>)
 8006b98:	2200      	movs	r2, #0
 8006b9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b9c:	f7fc fd32 	bl	8003604 <HAL_GetTick>
 8006ba0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ba2:	e00f      	b.n	8006bc4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ba4:	f7fc fd2e 	bl	8003604 <HAL_GetTick>
 8006ba8:	4602      	mov	r2, r0
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	1ad3      	subs	r3, r2, r3
 8006bae:	2b02      	cmp	r3, #2
 8006bb0:	d908      	bls.n	8006bc4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006bb2:	2303      	movs	r3, #3
 8006bb4:	e140      	b.n	8006e38 <HAL_RCC_OscConfig+0x4ec>
 8006bb6:	bf00      	nop
 8006bb8:	40021000 	.word	0x40021000
 8006bbc:	42420000 	.word	0x42420000
 8006bc0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006bc4:	4b9e      	ldr	r3, [pc, #632]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bc8:	f003 0302 	and.w	r3, r3, #2
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d1e9      	bne.n	8006ba4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f003 0304 	and.w	r3, r3, #4
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	f000 80a6 	beq.w	8006d2a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006bde:	2300      	movs	r3, #0
 8006be0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006be2:	4b97      	ldr	r3, [pc, #604]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006be4:	69db      	ldr	r3, [r3, #28]
 8006be6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d10d      	bne.n	8006c0a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006bee:	4b94      	ldr	r3, [pc, #592]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006bf0:	69db      	ldr	r3, [r3, #28]
 8006bf2:	4a93      	ldr	r2, [pc, #588]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006bf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006bf8:	61d3      	str	r3, [r2, #28]
 8006bfa:	4b91      	ldr	r3, [pc, #580]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006bfc:	69db      	ldr	r3, [r3, #28]
 8006bfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c02:	60bb      	str	r3, [r7, #8]
 8006c04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006c06:	2301      	movs	r3, #1
 8006c08:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c0a:	4b8e      	ldr	r3, [pc, #568]	; (8006e44 <HAL_RCC_OscConfig+0x4f8>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d118      	bne.n	8006c48 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006c16:	4b8b      	ldr	r3, [pc, #556]	; (8006e44 <HAL_RCC_OscConfig+0x4f8>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a8a      	ldr	r2, [pc, #552]	; (8006e44 <HAL_RCC_OscConfig+0x4f8>)
 8006c1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006c22:	f7fc fcef 	bl	8003604 <HAL_GetTick>
 8006c26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c28:	e008      	b.n	8006c3c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c2a:	f7fc fceb 	bl	8003604 <HAL_GetTick>
 8006c2e:	4602      	mov	r2, r0
 8006c30:	693b      	ldr	r3, [r7, #16]
 8006c32:	1ad3      	subs	r3, r2, r3
 8006c34:	2b64      	cmp	r3, #100	; 0x64
 8006c36:	d901      	bls.n	8006c3c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006c38:	2303      	movs	r3, #3
 8006c3a:	e0fd      	b.n	8006e38 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c3c:	4b81      	ldr	r3, [pc, #516]	; (8006e44 <HAL_RCC_OscConfig+0x4f8>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d0f0      	beq.n	8006c2a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	68db      	ldr	r3, [r3, #12]
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d106      	bne.n	8006c5e <HAL_RCC_OscConfig+0x312>
 8006c50:	4b7b      	ldr	r3, [pc, #492]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006c52:	6a1b      	ldr	r3, [r3, #32]
 8006c54:	4a7a      	ldr	r2, [pc, #488]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006c56:	f043 0301 	orr.w	r3, r3, #1
 8006c5a:	6213      	str	r3, [r2, #32]
 8006c5c:	e02d      	b.n	8006cba <HAL_RCC_OscConfig+0x36e>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	68db      	ldr	r3, [r3, #12]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d10c      	bne.n	8006c80 <HAL_RCC_OscConfig+0x334>
 8006c66:	4b76      	ldr	r3, [pc, #472]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006c68:	6a1b      	ldr	r3, [r3, #32]
 8006c6a:	4a75      	ldr	r2, [pc, #468]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006c6c:	f023 0301 	bic.w	r3, r3, #1
 8006c70:	6213      	str	r3, [r2, #32]
 8006c72:	4b73      	ldr	r3, [pc, #460]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006c74:	6a1b      	ldr	r3, [r3, #32]
 8006c76:	4a72      	ldr	r2, [pc, #456]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006c78:	f023 0304 	bic.w	r3, r3, #4
 8006c7c:	6213      	str	r3, [r2, #32]
 8006c7e:	e01c      	b.n	8006cba <HAL_RCC_OscConfig+0x36e>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	68db      	ldr	r3, [r3, #12]
 8006c84:	2b05      	cmp	r3, #5
 8006c86:	d10c      	bne.n	8006ca2 <HAL_RCC_OscConfig+0x356>
 8006c88:	4b6d      	ldr	r3, [pc, #436]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006c8a:	6a1b      	ldr	r3, [r3, #32]
 8006c8c:	4a6c      	ldr	r2, [pc, #432]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006c8e:	f043 0304 	orr.w	r3, r3, #4
 8006c92:	6213      	str	r3, [r2, #32]
 8006c94:	4b6a      	ldr	r3, [pc, #424]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006c96:	6a1b      	ldr	r3, [r3, #32]
 8006c98:	4a69      	ldr	r2, [pc, #420]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006c9a:	f043 0301 	orr.w	r3, r3, #1
 8006c9e:	6213      	str	r3, [r2, #32]
 8006ca0:	e00b      	b.n	8006cba <HAL_RCC_OscConfig+0x36e>
 8006ca2:	4b67      	ldr	r3, [pc, #412]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006ca4:	6a1b      	ldr	r3, [r3, #32]
 8006ca6:	4a66      	ldr	r2, [pc, #408]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006ca8:	f023 0301 	bic.w	r3, r3, #1
 8006cac:	6213      	str	r3, [r2, #32]
 8006cae:	4b64      	ldr	r3, [pc, #400]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006cb0:	6a1b      	ldr	r3, [r3, #32]
 8006cb2:	4a63      	ldr	r2, [pc, #396]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006cb4:	f023 0304 	bic.w	r3, r3, #4
 8006cb8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	68db      	ldr	r3, [r3, #12]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d015      	beq.n	8006cee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006cc2:	f7fc fc9f 	bl	8003604 <HAL_GetTick>
 8006cc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006cc8:	e00a      	b.n	8006ce0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cca:	f7fc fc9b 	bl	8003604 <HAL_GetTick>
 8006cce:	4602      	mov	r2, r0
 8006cd0:	693b      	ldr	r3, [r7, #16]
 8006cd2:	1ad3      	subs	r3, r2, r3
 8006cd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d901      	bls.n	8006ce0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006cdc:	2303      	movs	r3, #3
 8006cde:	e0ab      	b.n	8006e38 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ce0:	4b57      	ldr	r3, [pc, #348]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006ce2:	6a1b      	ldr	r3, [r3, #32]
 8006ce4:	f003 0302 	and.w	r3, r3, #2
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d0ee      	beq.n	8006cca <HAL_RCC_OscConfig+0x37e>
 8006cec:	e014      	b.n	8006d18 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006cee:	f7fc fc89 	bl	8003604 <HAL_GetTick>
 8006cf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006cf4:	e00a      	b.n	8006d0c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cf6:	f7fc fc85 	bl	8003604 <HAL_GetTick>
 8006cfa:	4602      	mov	r2, r0
 8006cfc:	693b      	ldr	r3, [r7, #16]
 8006cfe:	1ad3      	subs	r3, r2, r3
 8006d00:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d901      	bls.n	8006d0c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006d08:	2303      	movs	r3, #3
 8006d0a:	e095      	b.n	8006e38 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006d0c:	4b4c      	ldr	r3, [pc, #304]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006d0e:	6a1b      	ldr	r3, [r3, #32]
 8006d10:	f003 0302 	and.w	r3, r3, #2
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d1ee      	bne.n	8006cf6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006d18:	7dfb      	ldrb	r3, [r7, #23]
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d105      	bne.n	8006d2a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d1e:	4b48      	ldr	r3, [pc, #288]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006d20:	69db      	ldr	r3, [r3, #28]
 8006d22:	4a47      	ldr	r2, [pc, #284]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006d24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006d28:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	69db      	ldr	r3, [r3, #28]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	f000 8081 	beq.w	8006e36 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006d34:	4b42      	ldr	r3, [pc, #264]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006d36:	685b      	ldr	r3, [r3, #4]
 8006d38:	f003 030c 	and.w	r3, r3, #12
 8006d3c:	2b08      	cmp	r3, #8
 8006d3e:	d061      	beq.n	8006e04 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	69db      	ldr	r3, [r3, #28]
 8006d44:	2b02      	cmp	r3, #2
 8006d46:	d146      	bne.n	8006dd6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d48:	4b3f      	ldr	r3, [pc, #252]	; (8006e48 <HAL_RCC_OscConfig+0x4fc>)
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d4e:	f7fc fc59 	bl	8003604 <HAL_GetTick>
 8006d52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006d54:	e008      	b.n	8006d68 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d56:	f7fc fc55 	bl	8003604 <HAL_GetTick>
 8006d5a:	4602      	mov	r2, r0
 8006d5c:	693b      	ldr	r3, [r7, #16]
 8006d5e:	1ad3      	subs	r3, r2, r3
 8006d60:	2b02      	cmp	r3, #2
 8006d62:	d901      	bls.n	8006d68 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006d64:	2303      	movs	r3, #3
 8006d66:	e067      	b.n	8006e38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006d68:	4b35      	ldr	r3, [pc, #212]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d1f0      	bne.n	8006d56 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6a1b      	ldr	r3, [r3, #32]
 8006d78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d7c:	d108      	bne.n	8006d90 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006d7e:	4b30      	ldr	r3, [pc, #192]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	689b      	ldr	r3, [r3, #8]
 8006d8a:	492d      	ldr	r1, [pc, #180]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006d90:	4b2b      	ldr	r3, [pc, #172]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6a19      	ldr	r1, [r3, #32]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da0:	430b      	orrs	r3, r1
 8006da2:	4927      	ldr	r1, [pc, #156]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006da4:	4313      	orrs	r3, r2
 8006da6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006da8:	4b27      	ldr	r3, [pc, #156]	; (8006e48 <HAL_RCC_OscConfig+0x4fc>)
 8006daa:	2201      	movs	r2, #1
 8006dac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dae:	f7fc fc29 	bl	8003604 <HAL_GetTick>
 8006db2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006db4:	e008      	b.n	8006dc8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006db6:	f7fc fc25 	bl	8003604 <HAL_GetTick>
 8006dba:	4602      	mov	r2, r0
 8006dbc:	693b      	ldr	r3, [r7, #16]
 8006dbe:	1ad3      	subs	r3, r2, r3
 8006dc0:	2b02      	cmp	r3, #2
 8006dc2:	d901      	bls.n	8006dc8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006dc4:	2303      	movs	r3, #3
 8006dc6:	e037      	b.n	8006e38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006dc8:	4b1d      	ldr	r3, [pc, #116]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d0f0      	beq.n	8006db6 <HAL_RCC_OscConfig+0x46a>
 8006dd4:	e02f      	b.n	8006e36 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006dd6:	4b1c      	ldr	r3, [pc, #112]	; (8006e48 <HAL_RCC_OscConfig+0x4fc>)
 8006dd8:	2200      	movs	r2, #0
 8006dda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ddc:	f7fc fc12 	bl	8003604 <HAL_GetTick>
 8006de0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006de2:	e008      	b.n	8006df6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006de4:	f7fc fc0e 	bl	8003604 <HAL_GetTick>
 8006de8:	4602      	mov	r2, r0
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	1ad3      	subs	r3, r2, r3
 8006dee:	2b02      	cmp	r3, #2
 8006df0:	d901      	bls.n	8006df6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006df2:	2303      	movs	r3, #3
 8006df4:	e020      	b.n	8006e38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006df6:	4b12      	ldr	r3, [pc, #72]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d1f0      	bne.n	8006de4 <HAL_RCC_OscConfig+0x498>
 8006e02:	e018      	b.n	8006e36 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	69db      	ldr	r3, [r3, #28]
 8006e08:	2b01      	cmp	r3, #1
 8006e0a:	d101      	bne.n	8006e10 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	e013      	b.n	8006e38 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006e10:	4b0b      	ldr	r3, [pc, #44]	; (8006e40 <HAL_RCC_OscConfig+0x4f4>)
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6a1b      	ldr	r3, [r3, #32]
 8006e20:	429a      	cmp	r2, r3
 8006e22:	d106      	bne.n	8006e32 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e2e:	429a      	cmp	r2, r3
 8006e30:	d001      	beq.n	8006e36 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8006e32:	2301      	movs	r3, #1
 8006e34:	e000      	b.n	8006e38 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8006e36:	2300      	movs	r3, #0
}
 8006e38:	4618      	mov	r0, r3
 8006e3a:	3718      	adds	r7, #24
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bd80      	pop	{r7, pc}
 8006e40:	40021000 	.word	0x40021000
 8006e44:	40007000 	.word	0x40007000
 8006e48:	42420060 	.word	0x42420060

08006e4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b084      	sub	sp, #16
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
 8006e54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d101      	bne.n	8006e60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	e0d0      	b.n	8007002 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006e60:	4b6a      	ldr	r3, [pc, #424]	; (800700c <HAL_RCC_ClockConfig+0x1c0>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f003 0307 	and.w	r3, r3, #7
 8006e68:	683a      	ldr	r2, [r7, #0]
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d910      	bls.n	8006e90 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e6e:	4b67      	ldr	r3, [pc, #412]	; (800700c <HAL_RCC_ClockConfig+0x1c0>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f023 0207 	bic.w	r2, r3, #7
 8006e76:	4965      	ldr	r1, [pc, #404]	; (800700c <HAL_RCC_ClockConfig+0x1c0>)
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e7e:	4b63      	ldr	r3, [pc, #396]	; (800700c <HAL_RCC_ClockConfig+0x1c0>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f003 0307 	and.w	r3, r3, #7
 8006e86:	683a      	ldr	r2, [r7, #0]
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	d001      	beq.n	8006e90 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	e0b8      	b.n	8007002 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f003 0302 	and.w	r3, r3, #2
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d020      	beq.n	8006ede <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f003 0304 	and.w	r3, r3, #4
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d005      	beq.n	8006eb4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006ea8:	4b59      	ldr	r3, [pc, #356]	; (8007010 <HAL_RCC_ClockConfig+0x1c4>)
 8006eaa:	685b      	ldr	r3, [r3, #4]
 8006eac:	4a58      	ldr	r2, [pc, #352]	; (8007010 <HAL_RCC_ClockConfig+0x1c4>)
 8006eae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006eb2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f003 0308 	and.w	r3, r3, #8
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d005      	beq.n	8006ecc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006ec0:	4b53      	ldr	r3, [pc, #332]	; (8007010 <HAL_RCC_ClockConfig+0x1c4>)
 8006ec2:	685b      	ldr	r3, [r3, #4]
 8006ec4:	4a52      	ldr	r2, [pc, #328]	; (8007010 <HAL_RCC_ClockConfig+0x1c4>)
 8006ec6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006eca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ecc:	4b50      	ldr	r3, [pc, #320]	; (8007010 <HAL_RCC_ClockConfig+0x1c4>)
 8006ece:	685b      	ldr	r3, [r3, #4]
 8006ed0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	689b      	ldr	r3, [r3, #8]
 8006ed8:	494d      	ldr	r1, [pc, #308]	; (8007010 <HAL_RCC_ClockConfig+0x1c4>)
 8006eda:	4313      	orrs	r3, r2
 8006edc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f003 0301 	and.w	r3, r3, #1
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d040      	beq.n	8006f6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	2b01      	cmp	r3, #1
 8006ef0:	d107      	bne.n	8006f02 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ef2:	4b47      	ldr	r3, [pc, #284]	; (8007010 <HAL_RCC_ClockConfig+0x1c4>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d115      	bne.n	8006f2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006efe:	2301      	movs	r3, #1
 8006f00:	e07f      	b.n	8007002 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	685b      	ldr	r3, [r3, #4]
 8006f06:	2b02      	cmp	r3, #2
 8006f08:	d107      	bne.n	8006f1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f0a:	4b41      	ldr	r3, [pc, #260]	; (8007010 <HAL_RCC_ClockConfig+0x1c4>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d109      	bne.n	8006f2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f16:	2301      	movs	r3, #1
 8006f18:	e073      	b.n	8007002 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f1a:	4b3d      	ldr	r3, [pc, #244]	; (8007010 <HAL_RCC_ClockConfig+0x1c4>)
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f003 0302 	and.w	r3, r3, #2
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d101      	bne.n	8006f2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f26:	2301      	movs	r3, #1
 8006f28:	e06b      	b.n	8007002 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006f2a:	4b39      	ldr	r3, [pc, #228]	; (8007010 <HAL_RCC_ClockConfig+0x1c4>)
 8006f2c:	685b      	ldr	r3, [r3, #4]
 8006f2e:	f023 0203 	bic.w	r2, r3, #3
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	685b      	ldr	r3, [r3, #4]
 8006f36:	4936      	ldr	r1, [pc, #216]	; (8007010 <HAL_RCC_ClockConfig+0x1c4>)
 8006f38:	4313      	orrs	r3, r2
 8006f3a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006f3c:	f7fc fb62 	bl	8003604 <HAL_GetTick>
 8006f40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f42:	e00a      	b.n	8006f5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f44:	f7fc fb5e 	bl	8003604 <HAL_GetTick>
 8006f48:	4602      	mov	r2, r0
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	1ad3      	subs	r3, r2, r3
 8006f4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d901      	bls.n	8006f5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006f56:	2303      	movs	r3, #3
 8006f58:	e053      	b.n	8007002 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f5a:	4b2d      	ldr	r3, [pc, #180]	; (8007010 <HAL_RCC_ClockConfig+0x1c4>)
 8006f5c:	685b      	ldr	r3, [r3, #4]
 8006f5e:	f003 020c 	and.w	r2, r3, #12
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	009b      	lsls	r3, r3, #2
 8006f68:	429a      	cmp	r2, r3
 8006f6a:	d1eb      	bne.n	8006f44 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006f6c:	4b27      	ldr	r3, [pc, #156]	; (800700c <HAL_RCC_ClockConfig+0x1c0>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f003 0307 	and.w	r3, r3, #7
 8006f74:	683a      	ldr	r2, [r7, #0]
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d210      	bcs.n	8006f9c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f7a:	4b24      	ldr	r3, [pc, #144]	; (800700c <HAL_RCC_ClockConfig+0x1c0>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f023 0207 	bic.w	r2, r3, #7
 8006f82:	4922      	ldr	r1, [pc, #136]	; (800700c <HAL_RCC_ClockConfig+0x1c0>)
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	4313      	orrs	r3, r2
 8006f88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f8a:	4b20      	ldr	r3, [pc, #128]	; (800700c <HAL_RCC_ClockConfig+0x1c0>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f003 0307 	and.w	r3, r3, #7
 8006f92:	683a      	ldr	r2, [r7, #0]
 8006f94:	429a      	cmp	r2, r3
 8006f96:	d001      	beq.n	8006f9c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006f98:	2301      	movs	r3, #1
 8006f9a:	e032      	b.n	8007002 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f003 0304 	and.w	r3, r3, #4
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d008      	beq.n	8006fba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006fa8:	4b19      	ldr	r3, [pc, #100]	; (8007010 <HAL_RCC_ClockConfig+0x1c4>)
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	68db      	ldr	r3, [r3, #12]
 8006fb4:	4916      	ldr	r1, [pc, #88]	; (8007010 <HAL_RCC_ClockConfig+0x1c4>)
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f003 0308 	and.w	r3, r3, #8
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d009      	beq.n	8006fda <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006fc6:	4b12      	ldr	r3, [pc, #72]	; (8007010 <HAL_RCC_ClockConfig+0x1c4>)
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	691b      	ldr	r3, [r3, #16]
 8006fd2:	00db      	lsls	r3, r3, #3
 8006fd4:	490e      	ldr	r1, [pc, #56]	; (8007010 <HAL_RCC_ClockConfig+0x1c4>)
 8006fd6:	4313      	orrs	r3, r2
 8006fd8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006fda:	f000 f821 	bl	8007020 <HAL_RCC_GetSysClockFreq>
 8006fde:	4601      	mov	r1, r0
 8006fe0:	4b0b      	ldr	r3, [pc, #44]	; (8007010 <HAL_RCC_ClockConfig+0x1c4>)
 8006fe2:	685b      	ldr	r3, [r3, #4]
 8006fe4:	091b      	lsrs	r3, r3, #4
 8006fe6:	f003 030f 	and.w	r3, r3, #15
 8006fea:	4a0a      	ldr	r2, [pc, #40]	; (8007014 <HAL_RCC_ClockConfig+0x1c8>)
 8006fec:	5cd3      	ldrb	r3, [r2, r3]
 8006fee:	fa21 f303 	lsr.w	r3, r1, r3
 8006ff2:	4a09      	ldr	r2, [pc, #36]	; (8007018 <HAL_RCC_ClockConfig+0x1cc>)
 8006ff4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006ff6:	4b09      	ldr	r3, [pc, #36]	; (800701c <HAL_RCC_ClockConfig+0x1d0>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	f7fc fac0 	bl	8003580 <HAL_InitTick>

  return HAL_OK;
 8007000:	2300      	movs	r3, #0
}
 8007002:	4618      	mov	r0, r3
 8007004:	3710      	adds	r7, #16
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}
 800700a:	bf00      	nop
 800700c:	40022000 	.word	0x40022000
 8007010:	40021000 	.word	0x40021000
 8007014:	0800f6f8 	.word	0x0800f6f8
 8007018:	2000000c 	.word	0x2000000c
 800701c:	20000010 	.word	0x20000010

08007020 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007020:	b490      	push	{r4, r7}
 8007022:	b08a      	sub	sp, #40	; 0x28
 8007024:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8007026:	4b2a      	ldr	r3, [pc, #168]	; (80070d0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8007028:	1d3c      	adds	r4, r7, #4
 800702a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800702c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8007030:	4b28      	ldr	r3, [pc, #160]	; (80070d4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8007032:	881b      	ldrh	r3, [r3, #0]
 8007034:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007036:	2300      	movs	r3, #0
 8007038:	61fb      	str	r3, [r7, #28]
 800703a:	2300      	movs	r3, #0
 800703c:	61bb      	str	r3, [r7, #24]
 800703e:	2300      	movs	r3, #0
 8007040:	627b      	str	r3, [r7, #36]	; 0x24
 8007042:	2300      	movs	r3, #0
 8007044:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8007046:	2300      	movs	r3, #0
 8007048:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800704a:	4b23      	ldr	r3, [pc, #140]	; (80070d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800704c:	685b      	ldr	r3, [r3, #4]
 800704e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007050:	69fb      	ldr	r3, [r7, #28]
 8007052:	f003 030c 	and.w	r3, r3, #12
 8007056:	2b04      	cmp	r3, #4
 8007058:	d002      	beq.n	8007060 <HAL_RCC_GetSysClockFreq+0x40>
 800705a:	2b08      	cmp	r3, #8
 800705c:	d003      	beq.n	8007066 <HAL_RCC_GetSysClockFreq+0x46>
 800705e:	e02d      	b.n	80070bc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007060:	4b1e      	ldr	r3, [pc, #120]	; (80070dc <HAL_RCC_GetSysClockFreq+0xbc>)
 8007062:	623b      	str	r3, [r7, #32]
      break;
 8007064:	e02d      	b.n	80070c2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007066:	69fb      	ldr	r3, [r7, #28]
 8007068:	0c9b      	lsrs	r3, r3, #18
 800706a:	f003 030f 	and.w	r3, r3, #15
 800706e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007072:	4413      	add	r3, r2
 8007074:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8007078:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800707a:	69fb      	ldr	r3, [r7, #28]
 800707c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007080:	2b00      	cmp	r3, #0
 8007082:	d013      	beq.n	80070ac <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007084:	4b14      	ldr	r3, [pc, #80]	; (80070d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	0c5b      	lsrs	r3, r3, #17
 800708a:	f003 0301 	and.w	r3, r3, #1
 800708e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007092:	4413      	add	r3, r2
 8007094:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8007098:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	4a0f      	ldr	r2, [pc, #60]	; (80070dc <HAL_RCC_GetSysClockFreq+0xbc>)
 800709e:	fb02 f203 	mul.w	r2, r2, r3
 80070a2:	69bb      	ldr	r3, [r7, #24]
 80070a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80070a8:	627b      	str	r3, [r7, #36]	; 0x24
 80070aa:	e004      	b.n	80070b6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	4a0c      	ldr	r2, [pc, #48]	; (80070e0 <HAL_RCC_GetSysClockFreq+0xc0>)
 80070b0:	fb02 f303 	mul.w	r3, r2, r3
 80070b4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80070b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070b8:	623b      	str	r3, [r7, #32]
      break;
 80070ba:	e002      	b.n	80070c2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80070bc:	4b07      	ldr	r3, [pc, #28]	; (80070dc <HAL_RCC_GetSysClockFreq+0xbc>)
 80070be:	623b      	str	r3, [r7, #32]
      break;
 80070c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80070c2:	6a3b      	ldr	r3, [r7, #32]
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	3728      	adds	r7, #40	; 0x28
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bc90      	pop	{r4, r7}
 80070cc:	4770      	bx	lr
 80070ce:	bf00      	nop
 80070d0:	0800f69c 	.word	0x0800f69c
 80070d4:	0800f6ac 	.word	0x0800f6ac
 80070d8:	40021000 	.word	0x40021000
 80070dc:	007a1200 	.word	0x007a1200
 80070e0:	003d0900 	.word	0x003d0900

080070e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80070e4:	b480      	push	{r7}
 80070e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80070e8:	4b02      	ldr	r3, [pc, #8]	; (80070f4 <HAL_RCC_GetHCLKFreq+0x10>)
 80070ea:	681b      	ldr	r3, [r3, #0]
}
 80070ec:	4618      	mov	r0, r3
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bc80      	pop	{r7}
 80070f2:	4770      	bx	lr
 80070f4:	2000000c 	.word	0x2000000c

080070f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80070fc:	f7ff fff2 	bl	80070e4 <HAL_RCC_GetHCLKFreq>
 8007100:	4601      	mov	r1, r0
 8007102:	4b05      	ldr	r3, [pc, #20]	; (8007118 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007104:	685b      	ldr	r3, [r3, #4]
 8007106:	0a1b      	lsrs	r3, r3, #8
 8007108:	f003 0307 	and.w	r3, r3, #7
 800710c:	4a03      	ldr	r2, [pc, #12]	; (800711c <HAL_RCC_GetPCLK1Freq+0x24>)
 800710e:	5cd3      	ldrb	r3, [r2, r3]
 8007110:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007114:	4618      	mov	r0, r3
 8007116:	bd80      	pop	{r7, pc}
 8007118:	40021000 	.word	0x40021000
 800711c:	0800f708 	.word	0x0800f708

08007120 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007120:	b480      	push	{r7}
 8007122:	b085      	sub	sp, #20
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007128:	4b0a      	ldr	r3, [pc, #40]	; (8007154 <RCC_Delay+0x34>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a0a      	ldr	r2, [pc, #40]	; (8007158 <RCC_Delay+0x38>)
 800712e:	fba2 2303 	umull	r2, r3, r2, r3
 8007132:	0a5b      	lsrs	r3, r3, #9
 8007134:	687a      	ldr	r2, [r7, #4]
 8007136:	fb02 f303 	mul.w	r3, r2, r3
 800713a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800713c:	bf00      	nop
  }
  while (Delay --);
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	1e5a      	subs	r2, r3, #1
 8007142:	60fa      	str	r2, [r7, #12]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d1f9      	bne.n	800713c <RCC_Delay+0x1c>
}
 8007148:	bf00      	nop
 800714a:	3714      	adds	r7, #20
 800714c:	46bd      	mov	sp, r7
 800714e:	bc80      	pop	{r7}
 8007150:	4770      	bx	lr
 8007152:	bf00      	nop
 8007154:	2000000c 	.word	0x2000000c
 8007158:	10624dd3 	.word	0x10624dd3

0800715c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b086      	sub	sp, #24
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8007164:	2300      	movs	r3, #0
 8007166:	613b      	str	r3, [r7, #16]
 8007168:	2300      	movs	r3, #0
 800716a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f003 0301 	and.w	r3, r3, #1
 8007174:	2b00      	cmp	r3, #0
 8007176:	d07d      	beq.n	8007274 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8007178:	2300      	movs	r3, #0
 800717a:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800717c:	4b4f      	ldr	r3, [pc, #316]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800717e:	69db      	ldr	r3, [r3, #28]
 8007180:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007184:	2b00      	cmp	r3, #0
 8007186:	d10d      	bne.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007188:	4b4c      	ldr	r3, [pc, #304]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800718a:	69db      	ldr	r3, [r3, #28]
 800718c:	4a4b      	ldr	r2, [pc, #300]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800718e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007192:	61d3      	str	r3, [r2, #28]
 8007194:	4b49      	ldr	r3, [pc, #292]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007196:	69db      	ldr	r3, [r3, #28]
 8007198:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800719c:	60bb      	str	r3, [r7, #8]
 800719e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80071a0:	2301      	movs	r3, #1
 80071a2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071a4:	4b46      	ldr	r3, [pc, #280]	; (80072c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d118      	bne.n	80071e2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80071b0:	4b43      	ldr	r3, [pc, #268]	; (80072c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a42      	ldr	r2, [pc, #264]	; (80072c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80071b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80071ba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80071bc:	f7fc fa22 	bl	8003604 <HAL_GetTick>
 80071c0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071c2:	e008      	b.n	80071d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80071c4:	f7fc fa1e 	bl	8003604 <HAL_GetTick>
 80071c8:	4602      	mov	r2, r0
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	1ad3      	subs	r3, r2, r3
 80071ce:	2b64      	cmp	r3, #100	; 0x64
 80071d0:	d901      	bls.n	80071d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80071d2:	2303      	movs	r3, #3
 80071d4:	e06d      	b.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071d6:	4b3a      	ldr	r3, [pc, #232]	; (80072c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d0f0      	beq.n	80071c4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80071e2:	4b36      	ldr	r3, [pc, #216]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80071e4:	6a1b      	ldr	r3, [r3, #32]
 80071e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071ea:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d02e      	beq.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071fa:	68fa      	ldr	r2, [r7, #12]
 80071fc:	429a      	cmp	r2, r3
 80071fe:	d027      	beq.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007200:	4b2e      	ldr	r3, [pc, #184]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007202:	6a1b      	ldr	r3, [r3, #32]
 8007204:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007208:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800720a:	4b2e      	ldr	r3, [pc, #184]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800720c:	2201      	movs	r2, #1
 800720e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007210:	4b2c      	ldr	r3, [pc, #176]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007212:	2200      	movs	r2, #0
 8007214:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007216:	4a29      	ldr	r2, [pc, #164]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	f003 0301 	and.w	r3, r3, #1
 8007222:	2b00      	cmp	r3, #0
 8007224:	d014      	beq.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007226:	f7fc f9ed 	bl	8003604 <HAL_GetTick>
 800722a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800722c:	e00a      	b.n	8007244 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800722e:	f7fc f9e9 	bl	8003604 <HAL_GetTick>
 8007232:	4602      	mov	r2, r0
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	1ad3      	subs	r3, r2, r3
 8007238:	f241 3288 	movw	r2, #5000	; 0x1388
 800723c:	4293      	cmp	r3, r2
 800723e:	d901      	bls.n	8007244 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8007240:	2303      	movs	r3, #3
 8007242:	e036      	b.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007244:	4b1d      	ldr	r3, [pc, #116]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007246:	6a1b      	ldr	r3, [r3, #32]
 8007248:	f003 0302 	and.w	r3, r3, #2
 800724c:	2b00      	cmp	r3, #0
 800724e:	d0ee      	beq.n	800722e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007250:	4b1a      	ldr	r3, [pc, #104]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007252:	6a1b      	ldr	r3, [r3, #32]
 8007254:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	685b      	ldr	r3, [r3, #4]
 800725c:	4917      	ldr	r1, [pc, #92]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800725e:	4313      	orrs	r3, r2
 8007260:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007262:	7dfb      	ldrb	r3, [r7, #23]
 8007264:	2b01      	cmp	r3, #1
 8007266:	d105      	bne.n	8007274 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007268:	4b14      	ldr	r3, [pc, #80]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800726a:	69db      	ldr	r3, [r3, #28]
 800726c:	4a13      	ldr	r2, [pc, #76]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800726e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007272:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f003 0302 	and.w	r3, r3, #2
 800727c:	2b00      	cmp	r3, #0
 800727e:	d008      	beq.n	8007292 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007280:	4b0e      	ldr	r3, [pc, #56]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007282:	685b      	ldr	r3, [r3, #4]
 8007284:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	689b      	ldr	r3, [r3, #8]
 800728c:	490b      	ldr	r1, [pc, #44]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800728e:	4313      	orrs	r3, r2
 8007290:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f003 0310 	and.w	r3, r3, #16
 800729a:	2b00      	cmp	r3, #0
 800729c:	d008      	beq.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800729e:	4b07      	ldr	r3, [pc, #28]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	695b      	ldr	r3, [r3, #20]
 80072aa:	4904      	ldr	r1, [pc, #16]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80072ac:	4313      	orrs	r3, r2
 80072ae:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80072b0:	2300      	movs	r3, #0
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3718      	adds	r7, #24
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}
 80072ba:	bf00      	nop
 80072bc:	40021000 	.word	0x40021000
 80072c0:	40007000 	.word	0x40007000
 80072c4:	42420440 	.word	0x42420440

080072c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b082      	sub	sp, #8
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d101      	bne.n	80072da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80072d6:	2301      	movs	r3, #1
 80072d8:	e041      	b.n	800735e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072e0:	b2db      	uxtb	r3, r3
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d106      	bne.n	80072f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2200      	movs	r2, #0
 80072ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	f7fb ff80 	bl	80031f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2202      	movs	r2, #2
 80072f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681a      	ldr	r2, [r3, #0]
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	3304      	adds	r3, #4
 8007304:	4619      	mov	r1, r3
 8007306:	4610      	mov	r0, r2
 8007308:	f000 fbe4 	bl	8007ad4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2201      	movs	r2, #1
 8007310:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2201      	movs	r2, #1
 8007318:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2201      	movs	r2, #1
 8007320:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2201      	movs	r2, #1
 8007328:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2201      	movs	r2, #1
 8007330:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2201      	movs	r2, #1
 8007338:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2201      	movs	r2, #1
 8007340:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2201      	movs	r2, #1
 8007348:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2201      	movs	r2, #1
 8007350:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2201      	movs	r2, #1
 8007358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800735c:	2300      	movs	r3, #0
}
 800735e:	4618      	mov	r0, r3
 8007360:	3708      	adds	r7, #8
 8007362:	46bd      	mov	sp, r7
 8007364:	bd80      	pop	{r7, pc}
	...

08007368 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007368:	b480      	push	{r7}
 800736a:	b085      	sub	sp, #20
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007376:	b2db      	uxtb	r3, r3
 8007378:	2b01      	cmp	r3, #1
 800737a:	d001      	beq.n	8007380 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800737c:	2301      	movs	r3, #1
 800737e:	e03c      	b.n	80073fa <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2202      	movs	r2, #2
 8007384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a1d      	ldr	r2, [pc, #116]	; (8007404 <HAL_TIM_Base_Start+0x9c>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d018      	beq.n	80073c4 <HAL_TIM_Base_Start+0x5c>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a1c      	ldr	r2, [pc, #112]	; (8007408 <HAL_TIM_Base_Start+0xa0>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d013      	beq.n	80073c4 <HAL_TIM_Base_Start+0x5c>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073a4:	d00e      	beq.n	80073c4 <HAL_TIM_Base_Start+0x5c>
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4a18      	ldr	r2, [pc, #96]	; (800740c <HAL_TIM_Base_Start+0xa4>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d009      	beq.n	80073c4 <HAL_TIM_Base_Start+0x5c>
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4a16      	ldr	r2, [pc, #88]	; (8007410 <HAL_TIM_Base_Start+0xa8>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d004      	beq.n	80073c4 <HAL_TIM_Base_Start+0x5c>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4a15      	ldr	r2, [pc, #84]	; (8007414 <HAL_TIM_Base_Start+0xac>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d111      	bne.n	80073e8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	689b      	ldr	r3, [r3, #8]
 80073ca:	f003 0307 	and.w	r3, r3, #7
 80073ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2b06      	cmp	r3, #6
 80073d4:	d010      	beq.n	80073f8 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	681a      	ldr	r2, [r3, #0]
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f042 0201 	orr.w	r2, r2, #1
 80073e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073e6:	e007      	b.n	80073f8 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	681a      	ldr	r2, [r3, #0]
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f042 0201 	orr.w	r2, r2, #1
 80073f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80073f8:	2300      	movs	r3, #0
}
 80073fa:	4618      	mov	r0, r3
 80073fc:	3714      	adds	r7, #20
 80073fe:	46bd      	mov	sp, r7
 8007400:	bc80      	pop	{r7}
 8007402:	4770      	bx	lr
 8007404:	40012c00 	.word	0x40012c00
 8007408:	40013400 	.word	0x40013400
 800740c:	40000400 	.word	0x40000400
 8007410:	40000800 	.word	0x40000800
 8007414:	40000c00 	.word	0x40000c00

08007418 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007418:	b480      	push	{r7}
 800741a:	b085      	sub	sp, #20
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007426:	b2db      	uxtb	r3, r3
 8007428:	2b01      	cmp	r3, #1
 800742a:	d001      	beq.n	8007430 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800742c:	2301      	movs	r3, #1
 800742e:	e044      	b.n	80074ba <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2202      	movs	r2, #2
 8007434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	68da      	ldr	r2, [r3, #12]
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f042 0201 	orr.w	r2, r2, #1
 8007446:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4a1d      	ldr	r2, [pc, #116]	; (80074c4 <HAL_TIM_Base_Start_IT+0xac>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d018      	beq.n	8007484 <HAL_TIM_Base_Start_IT+0x6c>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4a1c      	ldr	r2, [pc, #112]	; (80074c8 <HAL_TIM_Base_Start_IT+0xb0>)
 8007458:	4293      	cmp	r3, r2
 800745a:	d013      	beq.n	8007484 <HAL_TIM_Base_Start_IT+0x6c>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007464:	d00e      	beq.n	8007484 <HAL_TIM_Base_Start_IT+0x6c>
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4a18      	ldr	r2, [pc, #96]	; (80074cc <HAL_TIM_Base_Start_IT+0xb4>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d009      	beq.n	8007484 <HAL_TIM_Base_Start_IT+0x6c>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	4a16      	ldr	r2, [pc, #88]	; (80074d0 <HAL_TIM_Base_Start_IT+0xb8>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d004      	beq.n	8007484 <HAL_TIM_Base_Start_IT+0x6c>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4a15      	ldr	r2, [pc, #84]	; (80074d4 <HAL_TIM_Base_Start_IT+0xbc>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d111      	bne.n	80074a8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	689b      	ldr	r3, [r3, #8]
 800748a:	f003 0307 	and.w	r3, r3, #7
 800748e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	2b06      	cmp	r3, #6
 8007494:	d010      	beq.n	80074b8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	681a      	ldr	r2, [r3, #0]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f042 0201 	orr.w	r2, r2, #1
 80074a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074a6:	e007      	b.n	80074b8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	681a      	ldr	r2, [r3, #0]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f042 0201 	orr.w	r2, r2, #1
 80074b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80074b8:	2300      	movs	r3, #0
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	3714      	adds	r7, #20
 80074be:	46bd      	mov	sp, r7
 80074c0:	bc80      	pop	{r7}
 80074c2:	4770      	bx	lr
 80074c4:	40012c00 	.word	0x40012c00
 80074c8:	40013400 	.word	0x40013400
 80074cc:	40000400 	.word	0x40000400
 80074d0:	40000800 	.word	0x40000800
 80074d4:	40000c00 	.word	0x40000c00

080074d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b082      	sub	sp, #8
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d101      	bne.n	80074ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80074e6:	2301      	movs	r3, #1
 80074e8:	e041      	b.n	800756e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074f0:	b2db      	uxtb	r3, r3
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d106      	bne.n	8007504 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2200      	movs	r2, #0
 80074fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f7fb fe46 	bl	8003190 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2202      	movs	r2, #2
 8007508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681a      	ldr	r2, [r3, #0]
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	3304      	adds	r3, #4
 8007514:	4619      	mov	r1, r3
 8007516:	4610      	mov	r0, r2
 8007518:	f000 fadc 	bl	8007ad4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2201      	movs	r2, #1
 8007520:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2201      	movs	r2, #1
 8007528:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2201      	movs	r2, #1
 8007530:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2201      	movs	r2, #1
 8007538:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2201      	movs	r2, #1
 8007540:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2201      	movs	r2, #1
 8007548:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2201      	movs	r2, #1
 8007550:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2201      	movs	r2, #1
 8007558:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2201      	movs	r2, #1
 8007560:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2201      	movs	r2, #1
 8007568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800756c:	2300      	movs	r3, #0
}
 800756e:	4618      	mov	r0, r3
 8007570:	3708      	adds	r7, #8
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
	...

08007578 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b084      	sub	sp, #16
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
 8007580:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d109      	bne.n	800759c <HAL_TIM_PWM_Start+0x24>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800758e:	b2db      	uxtb	r3, r3
 8007590:	2b01      	cmp	r3, #1
 8007592:	bf14      	ite	ne
 8007594:	2301      	movne	r3, #1
 8007596:	2300      	moveq	r3, #0
 8007598:	b2db      	uxtb	r3, r3
 800759a:	e022      	b.n	80075e2 <HAL_TIM_PWM_Start+0x6a>
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	2b04      	cmp	r3, #4
 80075a0:	d109      	bne.n	80075b6 <HAL_TIM_PWM_Start+0x3e>
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80075a8:	b2db      	uxtb	r3, r3
 80075aa:	2b01      	cmp	r3, #1
 80075ac:	bf14      	ite	ne
 80075ae:	2301      	movne	r3, #1
 80075b0:	2300      	moveq	r3, #0
 80075b2:	b2db      	uxtb	r3, r3
 80075b4:	e015      	b.n	80075e2 <HAL_TIM_PWM_Start+0x6a>
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	2b08      	cmp	r3, #8
 80075ba:	d109      	bne.n	80075d0 <HAL_TIM_PWM_Start+0x58>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80075c2:	b2db      	uxtb	r3, r3
 80075c4:	2b01      	cmp	r3, #1
 80075c6:	bf14      	ite	ne
 80075c8:	2301      	movne	r3, #1
 80075ca:	2300      	moveq	r3, #0
 80075cc:	b2db      	uxtb	r3, r3
 80075ce:	e008      	b.n	80075e2 <HAL_TIM_PWM_Start+0x6a>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	2b01      	cmp	r3, #1
 80075da:	bf14      	ite	ne
 80075dc:	2301      	movne	r3, #1
 80075de:	2300      	moveq	r3, #0
 80075e0:	b2db      	uxtb	r3, r3
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d001      	beq.n	80075ea <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80075e6:	2301      	movs	r3, #1
 80075e8:	e072      	b.n	80076d0 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d104      	bne.n	80075fa <HAL_TIM_PWM_Start+0x82>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2202      	movs	r2, #2
 80075f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80075f8:	e013      	b.n	8007622 <HAL_TIM_PWM_Start+0xaa>
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	2b04      	cmp	r3, #4
 80075fe:	d104      	bne.n	800760a <HAL_TIM_PWM_Start+0x92>
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2202      	movs	r2, #2
 8007604:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007608:	e00b      	b.n	8007622 <HAL_TIM_PWM_Start+0xaa>
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	2b08      	cmp	r3, #8
 800760e:	d104      	bne.n	800761a <HAL_TIM_PWM_Start+0xa2>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2202      	movs	r2, #2
 8007614:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007618:	e003      	b.n	8007622 <HAL_TIM_PWM_Start+0xaa>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2202      	movs	r2, #2
 800761e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	2201      	movs	r2, #1
 8007628:	6839      	ldr	r1, [r7, #0]
 800762a:	4618      	mov	r0, r3
 800762c:	f000 fc78 	bl	8007f20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4a28      	ldr	r2, [pc, #160]	; (80076d8 <HAL_TIM_PWM_Start+0x160>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d004      	beq.n	8007644 <HAL_TIM_PWM_Start+0xcc>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	4a27      	ldr	r2, [pc, #156]	; (80076dc <HAL_TIM_PWM_Start+0x164>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d101      	bne.n	8007648 <HAL_TIM_PWM_Start+0xd0>
 8007644:	2301      	movs	r3, #1
 8007646:	e000      	b.n	800764a <HAL_TIM_PWM_Start+0xd2>
 8007648:	2300      	movs	r3, #0
 800764a:	2b00      	cmp	r3, #0
 800764c:	d007      	beq.n	800765e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800765c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4a1d      	ldr	r2, [pc, #116]	; (80076d8 <HAL_TIM_PWM_Start+0x160>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d018      	beq.n	800769a <HAL_TIM_PWM_Start+0x122>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a1b      	ldr	r2, [pc, #108]	; (80076dc <HAL_TIM_PWM_Start+0x164>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d013      	beq.n	800769a <HAL_TIM_PWM_Start+0x122>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800767a:	d00e      	beq.n	800769a <HAL_TIM_PWM_Start+0x122>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a17      	ldr	r2, [pc, #92]	; (80076e0 <HAL_TIM_PWM_Start+0x168>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d009      	beq.n	800769a <HAL_TIM_PWM_Start+0x122>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a16      	ldr	r2, [pc, #88]	; (80076e4 <HAL_TIM_PWM_Start+0x16c>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d004      	beq.n	800769a <HAL_TIM_PWM_Start+0x122>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4a14      	ldr	r2, [pc, #80]	; (80076e8 <HAL_TIM_PWM_Start+0x170>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d111      	bne.n	80076be <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	689b      	ldr	r3, [r3, #8]
 80076a0:	f003 0307 	and.w	r3, r3, #7
 80076a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	2b06      	cmp	r3, #6
 80076aa:	d010      	beq.n	80076ce <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	681a      	ldr	r2, [r3, #0]
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f042 0201 	orr.w	r2, r2, #1
 80076ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076bc:	e007      	b.n	80076ce <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	681a      	ldr	r2, [r3, #0]
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f042 0201 	orr.w	r2, r2, #1
 80076cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80076ce:	2300      	movs	r3, #0
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	3710      	adds	r7, #16
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}
 80076d8:	40012c00 	.word	0x40012c00
 80076dc:	40013400 	.word	0x40013400
 80076e0:	40000400 	.word	0x40000400
 80076e4:	40000800 	.word	0x40000800
 80076e8:	40000c00 	.word	0x40000c00

080076ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b082      	sub	sp, #8
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	691b      	ldr	r3, [r3, #16]
 80076fa:	f003 0302 	and.w	r3, r3, #2
 80076fe:	2b02      	cmp	r3, #2
 8007700:	d122      	bne.n	8007748 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	68db      	ldr	r3, [r3, #12]
 8007708:	f003 0302 	and.w	r3, r3, #2
 800770c:	2b02      	cmp	r3, #2
 800770e:	d11b      	bne.n	8007748 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f06f 0202 	mvn.w	r2, #2
 8007718:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2201      	movs	r2, #1
 800771e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	699b      	ldr	r3, [r3, #24]
 8007726:	f003 0303 	and.w	r3, r3, #3
 800772a:	2b00      	cmp	r3, #0
 800772c:	d003      	beq.n	8007736 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800772e:	6878      	ldr	r0, [r7, #4]
 8007730:	f000 f9b4 	bl	8007a9c <HAL_TIM_IC_CaptureCallback>
 8007734:	e005      	b.n	8007742 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	f000 f9a7 	bl	8007a8a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800773c:	6878      	ldr	r0, [r7, #4]
 800773e:	f000 f9b6 	bl	8007aae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2200      	movs	r2, #0
 8007746:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	691b      	ldr	r3, [r3, #16]
 800774e:	f003 0304 	and.w	r3, r3, #4
 8007752:	2b04      	cmp	r3, #4
 8007754:	d122      	bne.n	800779c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	68db      	ldr	r3, [r3, #12]
 800775c:	f003 0304 	and.w	r3, r3, #4
 8007760:	2b04      	cmp	r3, #4
 8007762:	d11b      	bne.n	800779c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f06f 0204 	mvn.w	r2, #4
 800776c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2202      	movs	r2, #2
 8007772:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	699b      	ldr	r3, [r3, #24]
 800777a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800777e:	2b00      	cmp	r3, #0
 8007780:	d003      	beq.n	800778a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	f000 f98a 	bl	8007a9c <HAL_TIM_IC_CaptureCallback>
 8007788:	e005      	b.n	8007796 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800778a:	6878      	ldr	r0, [r7, #4]
 800778c:	f000 f97d 	bl	8007a8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007790:	6878      	ldr	r0, [r7, #4]
 8007792:	f000 f98c 	bl	8007aae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2200      	movs	r2, #0
 800779a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	691b      	ldr	r3, [r3, #16]
 80077a2:	f003 0308 	and.w	r3, r3, #8
 80077a6:	2b08      	cmp	r3, #8
 80077a8:	d122      	bne.n	80077f0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	68db      	ldr	r3, [r3, #12]
 80077b0:	f003 0308 	and.w	r3, r3, #8
 80077b4:	2b08      	cmp	r3, #8
 80077b6:	d11b      	bne.n	80077f0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f06f 0208 	mvn.w	r2, #8
 80077c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2204      	movs	r2, #4
 80077c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	69db      	ldr	r3, [r3, #28]
 80077ce:	f003 0303 	and.w	r3, r3, #3
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d003      	beq.n	80077de <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f000 f960 	bl	8007a9c <HAL_TIM_IC_CaptureCallback>
 80077dc:	e005      	b.n	80077ea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f000 f953 	bl	8007a8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077e4:	6878      	ldr	r0, [r7, #4]
 80077e6:	f000 f962 	bl	8007aae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2200      	movs	r2, #0
 80077ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	691b      	ldr	r3, [r3, #16]
 80077f6:	f003 0310 	and.w	r3, r3, #16
 80077fa:	2b10      	cmp	r3, #16
 80077fc:	d122      	bne.n	8007844 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	68db      	ldr	r3, [r3, #12]
 8007804:	f003 0310 	and.w	r3, r3, #16
 8007808:	2b10      	cmp	r3, #16
 800780a:	d11b      	bne.n	8007844 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f06f 0210 	mvn.w	r2, #16
 8007814:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2208      	movs	r2, #8
 800781a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	69db      	ldr	r3, [r3, #28]
 8007822:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007826:	2b00      	cmp	r3, #0
 8007828:	d003      	beq.n	8007832 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f000 f936 	bl	8007a9c <HAL_TIM_IC_CaptureCallback>
 8007830:	e005      	b.n	800783e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	f000 f929 	bl	8007a8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f000 f938 	bl	8007aae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2200      	movs	r2, #0
 8007842:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	691b      	ldr	r3, [r3, #16]
 800784a:	f003 0301 	and.w	r3, r3, #1
 800784e:	2b01      	cmp	r3, #1
 8007850:	d10e      	bne.n	8007870 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	68db      	ldr	r3, [r3, #12]
 8007858:	f003 0301 	and.w	r3, r3, #1
 800785c:	2b01      	cmp	r3, #1
 800785e:	d107      	bne.n	8007870 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f06f 0201 	mvn.w	r2, #1
 8007868:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800786a:	6878      	ldr	r0, [r7, #4]
 800786c:	f000 f904 	bl	8007a78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	691b      	ldr	r3, [r3, #16]
 8007876:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800787a:	2b80      	cmp	r3, #128	; 0x80
 800787c:	d10e      	bne.n	800789c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	68db      	ldr	r3, [r3, #12]
 8007884:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007888:	2b80      	cmp	r3, #128	; 0x80
 800788a:	d107      	bne.n	800789c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007894:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007896:	6878      	ldr	r0, [r7, #4]
 8007898:	f000 fc2c 	bl	80080f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	691b      	ldr	r3, [r3, #16]
 80078a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078a6:	2b40      	cmp	r3, #64	; 0x40
 80078a8:	d10e      	bne.n	80078c8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	68db      	ldr	r3, [r3, #12]
 80078b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078b4:	2b40      	cmp	r3, #64	; 0x40
 80078b6:	d107      	bne.n	80078c8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80078c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	f000 f8fc 	bl	8007ac0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	691b      	ldr	r3, [r3, #16]
 80078ce:	f003 0320 	and.w	r3, r3, #32
 80078d2:	2b20      	cmp	r3, #32
 80078d4:	d10e      	bne.n	80078f4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	68db      	ldr	r3, [r3, #12]
 80078dc:	f003 0320 	and.w	r3, r3, #32
 80078e0:	2b20      	cmp	r3, #32
 80078e2:	d107      	bne.n	80078f4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f06f 0220 	mvn.w	r2, #32
 80078ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f000 fbf7 	bl	80080e2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80078f4:	bf00      	nop
 80078f6:	3708      	adds	r7, #8
 80078f8:	46bd      	mov	sp, r7
 80078fa:	bd80      	pop	{r7, pc}

080078fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b084      	sub	sp, #16
 8007900:	af00      	add	r7, sp, #0
 8007902:	60f8      	str	r0, [r7, #12]
 8007904:	60b9      	str	r1, [r7, #8]
 8007906:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800790e:	2b01      	cmp	r3, #1
 8007910:	d101      	bne.n	8007916 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007912:	2302      	movs	r3, #2
 8007914:	e0ac      	b.n	8007a70 <HAL_TIM_PWM_ConfigChannel+0x174>
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2201      	movs	r2, #1
 800791a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2b0c      	cmp	r3, #12
 8007922:	f200 809f 	bhi.w	8007a64 <HAL_TIM_PWM_ConfigChannel+0x168>
 8007926:	a201      	add	r2, pc, #4	; (adr r2, 800792c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8007928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800792c:	08007961 	.word	0x08007961
 8007930:	08007a65 	.word	0x08007a65
 8007934:	08007a65 	.word	0x08007a65
 8007938:	08007a65 	.word	0x08007a65
 800793c:	080079a1 	.word	0x080079a1
 8007940:	08007a65 	.word	0x08007a65
 8007944:	08007a65 	.word	0x08007a65
 8007948:	08007a65 	.word	0x08007a65
 800794c:	080079e3 	.word	0x080079e3
 8007950:	08007a65 	.word	0x08007a65
 8007954:	08007a65 	.word	0x08007a65
 8007958:	08007a65 	.word	0x08007a65
 800795c:	08007a23 	.word	0x08007a23
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	68b9      	ldr	r1, [r7, #8]
 8007966:	4618      	mov	r0, r3
 8007968:	f000 f92e 	bl	8007bc8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	699a      	ldr	r2, [r3, #24]
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f042 0208 	orr.w	r2, r2, #8
 800797a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	699a      	ldr	r2, [r3, #24]
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f022 0204 	bic.w	r2, r2, #4
 800798a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	6999      	ldr	r1, [r3, #24]
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	691a      	ldr	r2, [r3, #16]
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	430a      	orrs	r2, r1
 800799c:	619a      	str	r2, [r3, #24]
      break;
 800799e:	e062      	b.n	8007a66 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	68b9      	ldr	r1, [r7, #8]
 80079a6:	4618      	mov	r0, r3
 80079a8:	f000 f97e 	bl	8007ca8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	699a      	ldr	r2, [r3, #24]
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80079ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	699a      	ldr	r2, [r3, #24]
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	6999      	ldr	r1, [r3, #24]
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	691b      	ldr	r3, [r3, #16]
 80079d6:	021a      	lsls	r2, r3, #8
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	430a      	orrs	r2, r1
 80079de:	619a      	str	r2, [r3, #24]
      break;
 80079e0:	e041      	b.n	8007a66 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	68b9      	ldr	r1, [r7, #8]
 80079e8:	4618      	mov	r0, r3
 80079ea:	f000 f9d1 	bl	8007d90 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	69da      	ldr	r2, [r3, #28]
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f042 0208 	orr.w	r2, r2, #8
 80079fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	69da      	ldr	r2, [r3, #28]
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f022 0204 	bic.w	r2, r2, #4
 8007a0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	69d9      	ldr	r1, [r3, #28]
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	691a      	ldr	r2, [r3, #16]
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	430a      	orrs	r2, r1
 8007a1e:	61da      	str	r2, [r3, #28]
      break;
 8007a20:	e021      	b.n	8007a66 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	68b9      	ldr	r1, [r7, #8]
 8007a28:	4618      	mov	r0, r3
 8007a2a:	f000 fa25 	bl	8007e78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	69da      	ldr	r2, [r3, #28]
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007a3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	69da      	ldr	r2, [r3, #28]
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	69d9      	ldr	r1, [r3, #28]
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	691b      	ldr	r3, [r3, #16]
 8007a58:	021a      	lsls	r2, r3, #8
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	430a      	orrs	r2, r1
 8007a60:	61da      	str	r2, [r3, #28]
      break;
 8007a62:	e000      	b.n	8007a66 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8007a64:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a6e:	2300      	movs	r3, #0
}
 8007a70:	4618      	mov	r0, r3
 8007a72:	3710      	adds	r7, #16
 8007a74:	46bd      	mov	sp, r7
 8007a76:	bd80      	pop	{r7, pc}

08007a78 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b083      	sub	sp, #12
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007a80:	bf00      	nop
 8007a82:	370c      	adds	r7, #12
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bc80      	pop	{r7}
 8007a88:	4770      	bx	lr

08007a8a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a8a:	b480      	push	{r7}
 8007a8c:	b083      	sub	sp, #12
 8007a8e:	af00      	add	r7, sp, #0
 8007a90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007a92:	bf00      	nop
 8007a94:	370c      	adds	r7, #12
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bc80      	pop	{r7}
 8007a9a:	4770      	bx	lr

08007a9c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b083      	sub	sp, #12
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007aa4:	bf00      	nop
 8007aa6:	370c      	adds	r7, #12
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bc80      	pop	{r7}
 8007aac:	4770      	bx	lr

08007aae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007aae:	b480      	push	{r7}
 8007ab0:	b083      	sub	sp, #12
 8007ab2:	af00      	add	r7, sp, #0
 8007ab4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007ab6:	bf00      	nop
 8007ab8:	370c      	adds	r7, #12
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bc80      	pop	{r7}
 8007abe:	4770      	bx	lr

08007ac0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007ac0:	b480      	push	{r7}
 8007ac2:	b083      	sub	sp, #12
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007ac8:	bf00      	nop
 8007aca:	370c      	adds	r7, #12
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bc80      	pop	{r7}
 8007ad0:	4770      	bx	lr
	...

08007ad4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b085      	sub	sp, #20
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
 8007adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	4a33      	ldr	r2, [pc, #204]	; (8007bb4 <TIM_Base_SetConfig+0xe0>)
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	d013      	beq.n	8007b14 <TIM_Base_SetConfig+0x40>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	4a32      	ldr	r2, [pc, #200]	; (8007bb8 <TIM_Base_SetConfig+0xe4>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d00f      	beq.n	8007b14 <TIM_Base_SetConfig+0x40>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007afa:	d00b      	beq.n	8007b14 <TIM_Base_SetConfig+0x40>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	4a2f      	ldr	r2, [pc, #188]	; (8007bbc <TIM_Base_SetConfig+0xe8>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d007      	beq.n	8007b14 <TIM_Base_SetConfig+0x40>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	4a2e      	ldr	r2, [pc, #184]	; (8007bc0 <TIM_Base_SetConfig+0xec>)
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d003      	beq.n	8007b14 <TIM_Base_SetConfig+0x40>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	4a2d      	ldr	r2, [pc, #180]	; (8007bc4 <TIM_Base_SetConfig+0xf0>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d108      	bne.n	8007b26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	68fa      	ldr	r2, [r7, #12]
 8007b22:	4313      	orrs	r3, r2
 8007b24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	4a22      	ldr	r2, [pc, #136]	; (8007bb4 <TIM_Base_SetConfig+0xe0>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d013      	beq.n	8007b56 <TIM_Base_SetConfig+0x82>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	4a21      	ldr	r2, [pc, #132]	; (8007bb8 <TIM_Base_SetConfig+0xe4>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d00f      	beq.n	8007b56 <TIM_Base_SetConfig+0x82>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b3c:	d00b      	beq.n	8007b56 <TIM_Base_SetConfig+0x82>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	4a1e      	ldr	r2, [pc, #120]	; (8007bbc <TIM_Base_SetConfig+0xe8>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d007      	beq.n	8007b56 <TIM_Base_SetConfig+0x82>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	4a1d      	ldr	r2, [pc, #116]	; (8007bc0 <TIM_Base_SetConfig+0xec>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d003      	beq.n	8007b56 <TIM_Base_SetConfig+0x82>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	4a1c      	ldr	r2, [pc, #112]	; (8007bc4 <TIM_Base_SetConfig+0xf0>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d108      	bne.n	8007b68 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	68db      	ldr	r3, [r3, #12]
 8007b62:	68fa      	ldr	r2, [r7, #12]
 8007b64:	4313      	orrs	r3, r2
 8007b66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	695b      	ldr	r3, [r3, #20]
 8007b72:	4313      	orrs	r3, r2
 8007b74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	68fa      	ldr	r2, [r7, #12]
 8007b7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	689a      	ldr	r2, [r3, #8]
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	681a      	ldr	r2, [r3, #0]
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	4a09      	ldr	r2, [pc, #36]	; (8007bb4 <TIM_Base_SetConfig+0xe0>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d003      	beq.n	8007b9c <TIM_Base_SetConfig+0xc8>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	4a08      	ldr	r2, [pc, #32]	; (8007bb8 <TIM_Base_SetConfig+0xe4>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d103      	bne.n	8007ba4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	691a      	ldr	r2, [r3, #16]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2201      	movs	r2, #1
 8007ba8:	615a      	str	r2, [r3, #20]
}
 8007baa:	bf00      	nop
 8007bac:	3714      	adds	r7, #20
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bc80      	pop	{r7}
 8007bb2:	4770      	bx	lr
 8007bb4:	40012c00 	.word	0x40012c00
 8007bb8:	40013400 	.word	0x40013400
 8007bbc:	40000400 	.word	0x40000400
 8007bc0:	40000800 	.word	0x40000800
 8007bc4:	40000c00 	.word	0x40000c00

08007bc8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b087      	sub	sp, #28
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
 8007bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6a1b      	ldr	r3, [r3, #32]
 8007bd6:	f023 0201 	bic.w	r2, r3, #1
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6a1b      	ldr	r3, [r3, #32]
 8007be2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	685b      	ldr	r3, [r3, #4]
 8007be8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	699b      	ldr	r3, [r3, #24]
 8007bee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	f023 0303 	bic.w	r3, r3, #3
 8007bfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	68fa      	ldr	r2, [r7, #12]
 8007c06:	4313      	orrs	r3, r2
 8007c08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007c0a:	697b      	ldr	r3, [r7, #20]
 8007c0c:	f023 0302 	bic.w	r3, r3, #2
 8007c10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	689b      	ldr	r3, [r3, #8]
 8007c16:	697a      	ldr	r2, [r7, #20]
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	4a20      	ldr	r2, [pc, #128]	; (8007ca0 <TIM_OC1_SetConfig+0xd8>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d003      	beq.n	8007c2c <TIM_OC1_SetConfig+0x64>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	4a1f      	ldr	r2, [pc, #124]	; (8007ca4 <TIM_OC1_SetConfig+0xdc>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d10c      	bne.n	8007c46 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007c2c:	697b      	ldr	r3, [r7, #20]
 8007c2e:	f023 0308 	bic.w	r3, r3, #8
 8007c32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	68db      	ldr	r3, [r3, #12]
 8007c38:	697a      	ldr	r2, [r7, #20]
 8007c3a:	4313      	orrs	r3, r2
 8007c3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	f023 0304 	bic.w	r3, r3, #4
 8007c44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	4a15      	ldr	r2, [pc, #84]	; (8007ca0 <TIM_OC1_SetConfig+0xd8>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d003      	beq.n	8007c56 <TIM_OC1_SetConfig+0x8e>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	4a14      	ldr	r2, [pc, #80]	; (8007ca4 <TIM_OC1_SetConfig+0xdc>)
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d111      	bne.n	8007c7a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007c56:	693b      	ldr	r3, [r7, #16]
 8007c58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007c5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007c5e:	693b      	ldr	r3, [r7, #16]
 8007c60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007c64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	695b      	ldr	r3, [r3, #20]
 8007c6a:	693a      	ldr	r2, [r7, #16]
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	699b      	ldr	r3, [r3, #24]
 8007c74:	693a      	ldr	r2, [r7, #16]
 8007c76:	4313      	orrs	r3, r2
 8007c78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	693a      	ldr	r2, [r7, #16]
 8007c7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	68fa      	ldr	r2, [r7, #12]
 8007c84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	685a      	ldr	r2, [r3, #4]
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	697a      	ldr	r2, [r7, #20]
 8007c92:	621a      	str	r2, [r3, #32]
}
 8007c94:	bf00      	nop
 8007c96:	371c      	adds	r7, #28
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bc80      	pop	{r7}
 8007c9c:	4770      	bx	lr
 8007c9e:	bf00      	nop
 8007ca0:	40012c00 	.word	0x40012c00
 8007ca4:	40013400 	.word	0x40013400

08007ca8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b087      	sub	sp, #28
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
 8007cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6a1b      	ldr	r3, [r3, #32]
 8007cb6:	f023 0210 	bic.w	r2, r3, #16
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6a1b      	ldr	r3, [r3, #32]
 8007cc2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	699b      	ldr	r3, [r3, #24]
 8007cce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007cd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007cde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	021b      	lsls	r3, r3, #8
 8007ce6:	68fa      	ldr	r2, [r7, #12]
 8007ce8:	4313      	orrs	r3, r2
 8007cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007cec:	697b      	ldr	r3, [r7, #20]
 8007cee:	f023 0320 	bic.w	r3, r3, #32
 8007cf2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	689b      	ldr	r3, [r3, #8]
 8007cf8:	011b      	lsls	r3, r3, #4
 8007cfa:	697a      	ldr	r2, [r7, #20]
 8007cfc:	4313      	orrs	r3, r2
 8007cfe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	4a21      	ldr	r2, [pc, #132]	; (8007d88 <TIM_OC2_SetConfig+0xe0>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d003      	beq.n	8007d10 <TIM_OC2_SetConfig+0x68>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	4a20      	ldr	r2, [pc, #128]	; (8007d8c <TIM_OC2_SetConfig+0xe4>)
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d10d      	bne.n	8007d2c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007d10:	697b      	ldr	r3, [r7, #20]
 8007d12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	68db      	ldr	r3, [r3, #12]
 8007d1c:	011b      	lsls	r3, r3, #4
 8007d1e:	697a      	ldr	r2, [r7, #20]
 8007d20:	4313      	orrs	r3, r2
 8007d22:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007d24:	697b      	ldr	r3, [r7, #20]
 8007d26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d2a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	4a16      	ldr	r2, [pc, #88]	; (8007d88 <TIM_OC2_SetConfig+0xe0>)
 8007d30:	4293      	cmp	r3, r2
 8007d32:	d003      	beq.n	8007d3c <TIM_OC2_SetConfig+0x94>
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	4a15      	ldr	r2, [pc, #84]	; (8007d8c <TIM_OC2_SetConfig+0xe4>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d113      	bne.n	8007d64 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007d3c:	693b      	ldr	r3, [r7, #16]
 8007d3e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007d42:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007d4a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007d4c:	683b      	ldr	r3, [r7, #0]
 8007d4e:	695b      	ldr	r3, [r3, #20]
 8007d50:	009b      	lsls	r3, r3, #2
 8007d52:	693a      	ldr	r2, [r7, #16]
 8007d54:	4313      	orrs	r3, r2
 8007d56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	699b      	ldr	r3, [r3, #24]
 8007d5c:	009b      	lsls	r3, r3, #2
 8007d5e:	693a      	ldr	r2, [r7, #16]
 8007d60:	4313      	orrs	r3, r2
 8007d62:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	693a      	ldr	r2, [r7, #16]
 8007d68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	68fa      	ldr	r2, [r7, #12]
 8007d6e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	685a      	ldr	r2, [r3, #4]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	697a      	ldr	r2, [r7, #20]
 8007d7c:	621a      	str	r2, [r3, #32]
}
 8007d7e:	bf00      	nop
 8007d80:	371c      	adds	r7, #28
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bc80      	pop	{r7}
 8007d86:	4770      	bx	lr
 8007d88:	40012c00 	.word	0x40012c00
 8007d8c:	40013400 	.word	0x40013400

08007d90 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007d90:	b480      	push	{r7}
 8007d92:	b087      	sub	sp, #28
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
 8007d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6a1b      	ldr	r3, [r3, #32]
 8007d9e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6a1b      	ldr	r3, [r3, #32]
 8007daa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	685b      	ldr	r3, [r3, #4]
 8007db0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	69db      	ldr	r3, [r3, #28]
 8007db6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	f023 0303 	bic.w	r3, r3, #3
 8007dc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	68fa      	ldr	r2, [r7, #12]
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007dd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	689b      	ldr	r3, [r3, #8]
 8007dde:	021b      	lsls	r3, r3, #8
 8007de0:	697a      	ldr	r2, [r7, #20]
 8007de2:	4313      	orrs	r3, r2
 8007de4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	4a21      	ldr	r2, [pc, #132]	; (8007e70 <TIM_OC3_SetConfig+0xe0>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d003      	beq.n	8007df6 <TIM_OC3_SetConfig+0x66>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	4a20      	ldr	r2, [pc, #128]	; (8007e74 <TIM_OC3_SetConfig+0xe4>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d10d      	bne.n	8007e12 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007df6:	697b      	ldr	r3, [r7, #20]
 8007df8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007dfc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	68db      	ldr	r3, [r3, #12]
 8007e02:	021b      	lsls	r3, r3, #8
 8007e04:	697a      	ldr	r2, [r7, #20]
 8007e06:	4313      	orrs	r3, r2
 8007e08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007e0a:	697b      	ldr	r3, [r7, #20]
 8007e0c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007e10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	4a16      	ldr	r2, [pc, #88]	; (8007e70 <TIM_OC3_SetConfig+0xe0>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d003      	beq.n	8007e22 <TIM_OC3_SetConfig+0x92>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	4a15      	ldr	r2, [pc, #84]	; (8007e74 <TIM_OC3_SetConfig+0xe4>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d113      	bne.n	8007e4a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007e22:	693b      	ldr	r3, [r7, #16]
 8007e24:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007e28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007e2a:	693b      	ldr	r3, [r7, #16]
 8007e2c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007e30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	695b      	ldr	r3, [r3, #20]
 8007e36:	011b      	lsls	r3, r3, #4
 8007e38:	693a      	ldr	r2, [r7, #16]
 8007e3a:	4313      	orrs	r3, r2
 8007e3c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	699b      	ldr	r3, [r3, #24]
 8007e42:	011b      	lsls	r3, r3, #4
 8007e44:	693a      	ldr	r2, [r7, #16]
 8007e46:	4313      	orrs	r3, r2
 8007e48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	693a      	ldr	r2, [r7, #16]
 8007e4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	68fa      	ldr	r2, [r7, #12]
 8007e54:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	685a      	ldr	r2, [r3, #4]
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	697a      	ldr	r2, [r7, #20]
 8007e62:	621a      	str	r2, [r3, #32]
}
 8007e64:	bf00      	nop
 8007e66:	371c      	adds	r7, #28
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bc80      	pop	{r7}
 8007e6c:	4770      	bx	lr
 8007e6e:	bf00      	nop
 8007e70:	40012c00 	.word	0x40012c00
 8007e74:	40013400 	.word	0x40013400

08007e78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e78:	b480      	push	{r7}
 8007e7a:	b087      	sub	sp, #28
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
 8007e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6a1b      	ldr	r3, [r3, #32]
 8007e86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6a1b      	ldr	r3, [r3, #32]
 8007e92:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	685b      	ldr	r3, [r3, #4]
 8007e98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	69db      	ldr	r3, [r3, #28]
 8007e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ea6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007eae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	021b      	lsls	r3, r3, #8
 8007eb6:	68fa      	ldr	r2, [r7, #12]
 8007eb8:	4313      	orrs	r3, r2
 8007eba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ebc:	693b      	ldr	r3, [r7, #16]
 8007ebe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007ec2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	689b      	ldr	r3, [r3, #8]
 8007ec8:	031b      	lsls	r3, r3, #12
 8007eca:	693a      	ldr	r2, [r7, #16]
 8007ecc:	4313      	orrs	r3, r2
 8007ece:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	4a11      	ldr	r2, [pc, #68]	; (8007f18 <TIM_OC4_SetConfig+0xa0>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d003      	beq.n	8007ee0 <TIM_OC4_SetConfig+0x68>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	4a10      	ldr	r2, [pc, #64]	; (8007f1c <TIM_OC4_SetConfig+0xa4>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d109      	bne.n	8007ef4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007ee0:	697b      	ldr	r3, [r7, #20]
 8007ee2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007ee6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	695b      	ldr	r3, [r3, #20]
 8007eec:	019b      	lsls	r3, r3, #6
 8007eee:	697a      	ldr	r2, [r7, #20]
 8007ef0:	4313      	orrs	r3, r2
 8007ef2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	697a      	ldr	r2, [r7, #20]
 8007ef8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	68fa      	ldr	r2, [r7, #12]
 8007efe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	685a      	ldr	r2, [r3, #4]
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	693a      	ldr	r2, [r7, #16]
 8007f0c:	621a      	str	r2, [r3, #32]
}
 8007f0e:	bf00      	nop
 8007f10:	371c      	adds	r7, #28
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bc80      	pop	{r7}
 8007f16:	4770      	bx	lr
 8007f18:	40012c00 	.word	0x40012c00
 8007f1c:	40013400 	.word	0x40013400

08007f20 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007f20:	b480      	push	{r7}
 8007f22:	b087      	sub	sp, #28
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	60f8      	str	r0, [r7, #12]
 8007f28:	60b9      	str	r1, [r7, #8]
 8007f2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	f003 031f 	and.w	r3, r3, #31
 8007f32:	2201      	movs	r2, #1
 8007f34:	fa02 f303 	lsl.w	r3, r2, r3
 8007f38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	6a1a      	ldr	r2, [r3, #32]
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	43db      	mvns	r3, r3
 8007f42:	401a      	ands	r2, r3
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	6a1a      	ldr	r2, [r3, #32]
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	f003 031f 	and.w	r3, r3, #31
 8007f52:	6879      	ldr	r1, [r7, #4]
 8007f54:	fa01 f303 	lsl.w	r3, r1, r3
 8007f58:	431a      	orrs	r2, r3
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	621a      	str	r2, [r3, #32]
}
 8007f5e:	bf00      	nop
 8007f60:	371c      	adds	r7, #28
 8007f62:	46bd      	mov	sp, r7
 8007f64:	bc80      	pop	{r7}
 8007f66:	4770      	bx	lr

08007f68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b085      	sub	sp, #20
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
 8007f70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f78:	2b01      	cmp	r3, #1
 8007f7a:	d101      	bne.n	8007f80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007f7c:	2302      	movs	r3, #2
 8007f7e:	e050      	b.n	8008022 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2201      	movs	r2, #1
 8007f84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2202      	movs	r2, #2
 8007f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	689b      	ldr	r3, [r3, #8]
 8007f9e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fa6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	68fa      	ldr	r2, [r7, #12]
 8007fae:	4313      	orrs	r3, r2
 8007fb0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	68fa      	ldr	r2, [r7, #12]
 8007fb8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	4a1b      	ldr	r2, [pc, #108]	; (800802c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	d018      	beq.n	8007ff6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	4a19      	ldr	r2, [pc, #100]	; (8008030 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	d013      	beq.n	8007ff6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007fd6:	d00e      	beq.n	8007ff6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4a15      	ldr	r2, [pc, #84]	; (8008034 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d009      	beq.n	8007ff6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	4a14      	ldr	r2, [pc, #80]	; (8008038 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d004      	beq.n	8007ff6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a12      	ldr	r2, [pc, #72]	; (800803c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d10c      	bne.n	8008010 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ffc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	685b      	ldr	r3, [r3, #4]
 8008002:	68ba      	ldr	r2, [r7, #8]
 8008004:	4313      	orrs	r3, r2
 8008006:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	68ba      	ldr	r2, [r7, #8]
 800800e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2201      	movs	r2, #1
 8008014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2200      	movs	r2, #0
 800801c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008020:	2300      	movs	r3, #0
}
 8008022:	4618      	mov	r0, r3
 8008024:	3714      	adds	r7, #20
 8008026:	46bd      	mov	sp, r7
 8008028:	bc80      	pop	{r7}
 800802a:	4770      	bx	lr
 800802c:	40012c00 	.word	0x40012c00
 8008030:	40013400 	.word	0x40013400
 8008034:	40000400 	.word	0x40000400
 8008038:	40000800 	.word	0x40000800
 800803c:	40000c00 	.word	0x40000c00

08008040 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008040:	b480      	push	{r7}
 8008042:	b085      	sub	sp, #20
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
 8008048:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800804a:	2300      	movs	r3, #0
 800804c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008054:	2b01      	cmp	r3, #1
 8008056:	d101      	bne.n	800805c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008058:	2302      	movs	r3, #2
 800805a:	e03d      	b.n	80080d8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2201      	movs	r2, #1
 8008060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	68db      	ldr	r3, [r3, #12]
 800806e:	4313      	orrs	r3, r2
 8008070:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	689b      	ldr	r3, [r3, #8]
 800807c:	4313      	orrs	r3, r2
 800807e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	685b      	ldr	r3, [r3, #4]
 800808a:	4313      	orrs	r3, r2
 800808c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4313      	orrs	r3, r2
 800809a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	691b      	ldr	r3, [r3, #16]
 80080a6:	4313      	orrs	r3, r2
 80080a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	695b      	ldr	r3, [r3, #20]
 80080b4:	4313      	orrs	r3, r2
 80080b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	69db      	ldr	r3, [r3, #28]
 80080c2:	4313      	orrs	r3, r2
 80080c4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	68fa      	ldr	r2, [r7, #12]
 80080cc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2200      	movs	r2, #0
 80080d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80080d6:	2300      	movs	r3, #0
}
 80080d8:	4618      	mov	r0, r3
 80080da:	3714      	adds	r7, #20
 80080dc:	46bd      	mov	sp, r7
 80080de:	bc80      	pop	{r7}
 80080e0:	4770      	bx	lr

080080e2 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80080e2:	b480      	push	{r7}
 80080e4:	b083      	sub	sp, #12
 80080e6:	af00      	add	r7, sp, #0
 80080e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80080ea:	bf00      	nop
 80080ec:	370c      	adds	r7, #12
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bc80      	pop	{r7}
 80080f2:	4770      	bx	lr

080080f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80080f4:	b480      	push	{r7}
 80080f6:	b083      	sub	sp, #12
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80080fc:	bf00      	nop
 80080fe:	370c      	adds	r7, #12
 8008100:	46bd      	mov	sp, r7
 8008102:	bc80      	pop	{r7}
 8008104:	4770      	bx	lr

08008106 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8008106:	b084      	sub	sp, #16
 8008108:	b480      	push	{r7}
 800810a:	b083      	sub	sp, #12
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
 8008110:	f107 0014 	add.w	r0, r7, #20
 8008114:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008118:	2300      	movs	r3, #0
}
 800811a:	4618      	mov	r0, r3
 800811c:	370c      	adds	r7, #12
 800811e:	46bd      	mov	sp, r7
 8008120:	bc80      	pop	{r7}
 8008122:	b004      	add	sp, #16
 8008124:	4770      	bx	lr

08008126 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8008126:	b480      	push	{r7}
 8008128:	b085      	sub	sp, #20
 800812a:	af00      	add	r7, sp, #0
 800812c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2200      	movs	r2, #0
 8008132:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008136:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800813a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	b29a      	uxth	r2, r3
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008146:	2300      	movs	r3, #0
}
 8008148:	4618      	mov	r0, r3
 800814a:	3714      	adds	r7, #20
 800814c:	46bd      	mov	sp, r7
 800814e:	bc80      	pop	{r7}
 8008150:	4770      	bx	lr

08008152 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8008152:	b480      	push	{r7}
 8008154:	b085      	sub	sp, #20
 8008156:	af00      	add	r7, sp, #0
 8008158:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800815a:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800815e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8008166:	b29a      	uxth	r2, r3
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	b29b      	uxth	r3, r3
 800816c:	43db      	mvns	r3, r3
 800816e:	b29b      	uxth	r3, r3
 8008170:	4013      	ands	r3, r2
 8008172:	b29a      	uxth	r2, r3
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800817a:	2300      	movs	r3, #0
}
 800817c:	4618      	mov	r0, r3
 800817e:	3714      	adds	r7, #20
 8008180:	46bd      	mov	sp, r7
 8008182:	bc80      	pop	{r7}
 8008184:	4770      	bx	lr

08008186 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8008186:	b480      	push	{r7}
 8008188:	b083      	sub	sp, #12
 800818a:	af00      	add	r7, sp, #0
 800818c:	6078      	str	r0, [r7, #4]
 800818e:	460b      	mov	r3, r1
 8008190:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8008192:	2300      	movs	r3, #0
}
 8008194:	4618      	mov	r0, r3
 8008196:	370c      	adds	r7, #12
 8008198:	46bd      	mov	sp, r7
 800819a:	bc80      	pop	{r7}
 800819c:	4770      	bx	lr

0800819e <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800819e:	b084      	sub	sp, #16
 80081a0:	b480      	push	{r7}
 80081a2:	b083      	sub	sp, #12
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
 80081a8:	f107 0014 	add.w	r0, r7, #20
 80081ac:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2201      	movs	r2, #1
 80081b4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2200      	movs	r2, #0
 80081bc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2200      	movs	r2, #0
 80081c4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2200      	movs	r2, #0
 80081cc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80081d0:	2300      	movs	r3, #0
}
 80081d2:	4618      	mov	r0, r3
 80081d4:	370c      	adds	r7, #12
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bc80      	pop	{r7}
 80081da:	b004      	add	sp, #16
 80081dc:	4770      	bx	lr
	...

080081e0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80081e0:	b480      	push	{r7}
 80081e2:	b09b      	sub	sp, #108	; 0x6c
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
 80081e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80081ea:	2300      	movs	r3, #0
 80081ec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80081f0:	687a      	ldr	r2, [r7, #4]
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	781b      	ldrb	r3, [r3, #0]
 80081f6:	009b      	lsls	r3, r3, #2
 80081f8:	4413      	add	r3, r2
 80081fa:	881b      	ldrh	r3, [r3, #0]
 80081fc:	b29b      	uxth	r3, r3
 80081fe:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8008202:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008206:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	78db      	ldrb	r3, [r3, #3]
 800820e:	2b03      	cmp	r3, #3
 8008210:	d81f      	bhi.n	8008252 <USB_ActivateEndpoint+0x72>
 8008212:	a201      	add	r2, pc, #4	; (adr r2, 8008218 <USB_ActivateEndpoint+0x38>)
 8008214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008218:	08008229 	.word	0x08008229
 800821c:	08008245 	.word	0x08008245
 8008220:	0800825b 	.word	0x0800825b
 8008224:	08008237 	.word	0x08008237
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8008228:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800822c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008230:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8008234:	e012      	b.n	800825c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8008236:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800823a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800823e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8008242:	e00b      	b.n	800825c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8008244:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8008248:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800824c:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8008250:	e004      	b.n	800825c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8008252:	2301      	movs	r3, #1
 8008254:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8008258:	e000      	b.n	800825c <USB_ActivateEndpoint+0x7c>
      break;
 800825a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800825c:	687a      	ldr	r2, [r7, #4]
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	781b      	ldrb	r3, [r3, #0]
 8008262:	009b      	lsls	r3, r3, #2
 8008264:	441a      	add	r2, r3
 8008266:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800826a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800826e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008272:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008276:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800827a:	b29b      	uxth	r3, r3
 800827c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800827e:	687a      	ldr	r2, [r7, #4]
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	781b      	ldrb	r3, [r3, #0]
 8008284:	009b      	lsls	r3, r3, #2
 8008286:	4413      	add	r3, r2
 8008288:	881b      	ldrh	r3, [r3, #0]
 800828a:	b29b      	uxth	r3, r3
 800828c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008290:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008294:	b29a      	uxth	r2, r3
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	781b      	ldrb	r3, [r3, #0]
 800829a:	b29b      	uxth	r3, r3
 800829c:	4313      	orrs	r3, r2
 800829e:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80082a2:	687a      	ldr	r2, [r7, #4]
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	781b      	ldrb	r3, [r3, #0]
 80082a8:	009b      	lsls	r3, r3, #2
 80082aa:	441a      	add	r2, r3
 80082ac:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80082b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80082b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80082b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80082bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082c0:	b29b      	uxth	r3, r3
 80082c2:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	7b1b      	ldrb	r3, [r3, #12]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	f040 8149 	bne.w	8008560 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	785b      	ldrb	r3, [r3, #1]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	f000 8084 	beq.w	80083e0 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	617b      	str	r3, [r7, #20]
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80082e2:	b29b      	uxth	r3, r3
 80082e4:	461a      	mov	r2, r3
 80082e6:	697b      	ldr	r3, [r7, #20]
 80082e8:	4413      	add	r3, r2
 80082ea:	617b      	str	r3, [r7, #20]
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	781b      	ldrb	r3, [r3, #0]
 80082f0:	011a      	lsls	r2, r3, #4
 80082f2:	697b      	ldr	r3, [r7, #20]
 80082f4:	4413      	add	r3, r2
 80082f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80082fa:	613b      	str	r3, [r7, #16]
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	88db      	ldrh	r3, [r3, #6]
 8008300:	085b      	lsrs	r3, r3, #1
 8008302:	b29b      	uxth	r3, r3
 8008304:	005b      	lsls	r3, r3, #1
 8008306:	b29a      	uxth	r2, r3
 8008308:	693b      	ldr	r3, [r7, #16]
 800830a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800830c:	687a      	ldr	r2, [r7, #4]
 800830e:	683b      	ldr	r3, [r7, #0]
 8008310:	781b      	ldrb	r3, [r3, #0]
 8008312:	009b      	lsls	r3, r3, #2
 8008314:	4413      	add	r3, r2
 8008316:	881b      	ldrh	r3, [r3, #0]
 8008318:	81fb      	strh	r3, [r7, #14]
 800831a:	89fb      	ldrh	r3, [r7, #14]
 800831c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008320:	2b00      	cmp	r3, #0
 8008322:	d01b      	beq.n	800835c <USB_ActivateEndpoint+0x17c>
 8008324:	687a      	ldr	r2, [r7, #4]
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	781b      	ldrb	r3, [r3, #0]
 800832a:	009b      	lsls	r3, r3, #2
 800832c:	4413      	add	r3, r2
 800832e:	881b      	ldrh	r3, [r3, #0]
 8008330:	b29b      	uxth	r3, r3
 8008332:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008336:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800833a:	81bb      	strh	r3, [r7, #12]
 800833c:	687a      	ldr	r2, [r7, #4]
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	781b      	ldrb	r3, [r3, #0]
 8008342:	009b      	lsls	r3, r3, #2
 8008344:	441a      	add	r2, r3
 8008346:	89bb      	ldrh	r3, [r7, #12]
 8008348:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800834c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008350:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008354:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008358:	b29b      	uxth	r3, r3
 800835a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	78db      	ldrb	r3, [r3, #3]
 8008360:	2b01      	cmp	r3, #1
 8008362:	d020      	beq.n	80083a6 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008364:	687a      	ldr	r2, [r7, #4]
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	781b      	ldrb	r3, [r3, #0]
 800836a:	009b      	lsls	r3, r3, #2
 800836c:	4413      	add	r3, r2
 800836e:	881b      	ldrh	r3, [r3, #0]
 8008370:	b29b      	uxth	r3, r3
 8008372:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008376:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800837a:	813b      	strh	r3, [r7, #8]
 800837c:	893b      	ldrh	r3, [r7, #8]
 800837e:	f083 0320 	eor.w	r3, r3, #32
 8008382:	813b      	strh	r3, [r7, #8]
 8008384:	687a      	ldr	r2, [r7, #4]
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	781b      	ldrb	r3, [r3, #0]
 800838a:	009b      	lsls	r3, r3, #2
 800838c:	441a      	add	r2, r3
 800838e:	893b      	ldrh	r3, [r7, #8]
 8008390:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008394:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008398:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800839c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083a0:	b29b      	uxth	r3, r3
 80083a2:	8013      	strh	r3, [r2, #0]
 80083a4:	e27f      	b.n	80088a6 <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80083a6:	687a      	ldr	r2, [r7, #4]
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	781b      	ldrb	r3, [r3, #0]
 80083ac:	009b      	lsls	r3, r3, #2
 80083ae:	4413      	add	r3, r2
 80083b0:	881b      	ldrh	r3, [r3, #0]
 80083b2:	b29b      	uxth	r3, r3
 80083b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80083b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80083bc:	817b      	strh	r3, [r7, #10]
 80083be:	687a      	ldr	r2, [r7, #4]
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	781b      	ldrb	r3, [r3, #0]
 80083c4:	009b      	lsls	r3, r3, #2
 80083c6:	441a      	add	r2, r3
 80083c8:	897b      	ldrh	r3, [r7, #10]
 80083ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80083ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80083d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80083d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083da:	b29b      	uxth	r3, r3
 80083dc:	8013      	strh	r3, [r2, #0]
 80083de:	e262      	b.n	80088a6 <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80083ea:	b29b      	uxth	r3, r3
 80083ec:	461a      	mov	r2, r3
 80083ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083f0:	4413      	add	r3, r2
 80083f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	781b      	ldrb	r3, [r3, #0]
 80083f8:	011a      	lsls	r2, r3, #4
 80083fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083fc:	4413      	add	r3, r2
 80083fe:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8008402:	62bb      	str	r3, [r7, #40]	; 0x28
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	88db      	ldrh	r3, [r3, #6]
 8008408:	085b      	lsrs	r3, r3, #1
 800840a:	b29b      	uxth	r3, r3
 800840c:	005b      	lsls	r3, r3, #1
 800840e:	b29a      	uxth	r2, r3
 8008410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008412:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	627b      	str	r3, [r7, #36]	; 0x24
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800841e:	b29b      	uxth	r3, r3
 8008420:	461a      	mov	r2, r3
 8008422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008424:	4413      	add	r3, r2
 8008426:	627b      	str	r3, [r7, #36]	; 0x24
 8008428:	683b      	ldr	r3, [r7, #0]
 800842a:	781b      	ldrb	r3, [r3, #0]
 800842c:	011a      	lsls	r2, r3, #4
 800842e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008430:	4413      	add	r3, r2
 8008432:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008436:	623b      	str	r3, [r7, #32]
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	691b      	ldr	r3, [r3, #16]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d112      	bne.n	8008466 <USB_ActivateEndpoint+0x286>
 8008440:	6a3b      	ldr	r3, [r7, #32]
 8008442:	881b      	ldrh	r3, [r3, #0]
 8008444:	b29b      	uxth	r3, r3
 8008446:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800844a:	b29a      	uxth	r2, r3
 800844c:	6a3b      	ldr	r3, [r7, #32]
 800844e:	801a      	strh	r2, [r3, #0]
 8008450:	6a3b      	ldr	r3, [r7, #32]
 8008452:	881b      	ldrh	r3, [r3, #0]
 8008454:	b29b      	uxth	r3, r3
 8008456:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800845a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800845e:	b29a      	uxth	r2, r3
 8008460:	6a3b      	ldr	r3, [r7, #32]
 8008462:	801a      	strh	r2, [r3, #0]
 8008464:	e02f      	b.n	80084c6 <USB_ActivateEndpoint+0x2e6>
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	691b      	ldr	r3, [r3, #16]
 800846a:	2b3e      	cmp	r3, #62	; 0x3e
 800846c:	d813      	bhi.n	8008496 <USB_ActivateEndpoint+0x2b6>
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	691b      	ldr	r3, [r3, #16]
 8008472:	085b      	lsrs	r3, r3, #1
 8008474:	663b      	str	r3, [r7, #96]	; 0x60
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	691b      	ldr	r3, [r3, #16]
 800847a:	f003 0301 	and.w	r3, r3, #1
 800847e:	2b00      	cmp	r3, #0
 8008480:	d002      	beq.n	8008488 <USB_ActivateEndpoint+0x2a8>
 8008482:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008484:	3301      	adds	r3, #1
 8008486:	663b      	str	r3, [r7, #96]	; 0x60
 8008488:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800848a:	b29b      	uxth	r3, r3
 800848c:	029b      	lsls	r3, r3, #10
 800848e:	b29a      	uxth	r2, r3
 8008490:	6a3b      	ldr	r3, [r7, #32]
 8008492:	801a      	strh	r2, [r3, #0]
 8008494:	e017      	b.n	80084c6 <USB_ActivateEndpoint+0x2e6>
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	691b      	ldr	r3, [r3, #16]
 800849a:	095b      	lsrs	r3, r3, #5
 800849c:	663b      	str	r3, [r7, #96]	; 0x60
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	691b      	ldr	r3, [r3, #16]
 80084a2:	f003 031f 	and.w	r3, r3, #31
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d102      	bne.n	80084b0 <USB_ActivateEndpoint+0x2d0>
 80084aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80084ac:	3b01      	subs	r3, #1
 80084ae:	663b      	str	r3, [r7, #96]	; 0x60
 80084b0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80084b2:	b29b      	uxth	r3, r3
 80084b4:	029b      	lsls	r3, r3, #10
 80084b6:	b29b      	uxth	r3, r3
 80084b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80084bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80084c0:	b29a      	uxth	r2, r3
 80084c2:	6a3b      	ldr	r3, [r7, #32]
 80084c4:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80084c6:	687a      	ldr	r2, [r7, #4]
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	781b      	ldrb	r3, [r3, #0]
 80084cc:	009b      	lsls	r3, r3, #2
 80084ce:	4413      	add	r3, r2
 80084d0:	881b      	ldrh	r3, [r3, #0]
 80084d2:	83fb      	strh	r3, [r7, #30]
 80084d4:	8bfb      	ldrh	r3, [r7, #30]
 80084d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d01b      	beq.n	8008516 <USB_ActivateEndpoint+0x336>
 80084de:	687a      	ldr	r2, [r7, #4]
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	781b      	ldrb	r3, [r3, #0]
 80084e4:	009b      	lsls	r3, r3, #2
 80084e6:	4413      	add	r3, r2
 80084e8:	881b      	ldrh	r3, [r3, #0]
 80084ea:	b29b      	uxth	r3, r3
 80084ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80084f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084f4:	83bb      	strh	r3, [r7, #28]
 80084f6:	687a      	ldr	r2, [r7, #4]
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	781b      	ldrb	r3, [r3, #0]
 80084fc:	009b      	lsls	r3, r3, #2
 80084fe:	441a      	add	r2, r3
 8008500:	8bbb      	ldrh	r3, [r7, #28]
 8008502:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008506:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800850a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800850e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008512:	b29b      	uxth	r3, r3
 8008514:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008516:	687a      	ldr	r2, [r7, #4]
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	781b      	ldrb	r3, [r3, #0]
 800851c:	009b      	lsls	r3, r3, #2
 800851e:	4413      	add	r3, r2
 8008520:	881b      	ldrh	r3, [r3, #0]
 8008522:	b29b      	uxth	r3, r3
 8008524:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008528:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800852c:	837b      	strh	r3, [r7, #26]
 800852e:	8b7b      	ldrh	r3, [r7, #26]
 8008530:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008534:	837b      	strh	r3, [r7, #26]
 8008536:	8b7b      	ldrh	r3, [r7, #26]
 8008538:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800853c:	837b      	strh	r3, [r7, #26]
 800853e:	687a      	ldr	r2, [r7, #4]
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	781b      	ldrb	r3, [r3, #0]
 8008544:	009b      	lsls	r3, r3, #2
 8008546:	441a      	add	r2, r3
 8008548:	8b7b      	ldrh	r3, [r7, #26]
 800854a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800854e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008552:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008556:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800855a:	b29b      	uxth	r3, r3
 800855c:	8013      	strh	r3, [r2, #0]
 800855e:	e1a2      	b.n	80088a6 <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8008560:	687a      	ldr	r2, [r7, #4]
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	781b      	ldrb	r3, [r3, #0]
 8008566:	009b      	lsls	r3, r3, #2
 8008568:	4413      	add	r3, r2
 800856a:	881b      	ldrh	r3, [r3, #0]
 800856c:	b29b      	uxth	r3, r3
 800856e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008572:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008576:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 800857a:	687a      	ldr	r2, [r7, #4]
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	781b      	ldrb	r3, [r3, #0]
 8008580:	009b      	lsls	r3, r3, #2
 8008582:	441a      	add	r2, r3
 8008584:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8008588:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800858c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008590:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8008594:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008598:	b29b      	uxth	r3, r3
 800859a:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	65bb      	str	r3, [r7, #88]	; 0x58
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80085a6:	b29b      	uxth	r3, r3
 80085a8:	461a      	mov	r2, r3
 80085aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80085ac:	4413      	add	r3, r2
 80085ae:	65bb      	str	r3, [r7, #88]	; 0x58
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	781b      	ldrb	r3, [r3, #0]
 80085b4:	011a      	lsls	r2, r3, #4
 80085b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80085b8:	4413      	add	r3, r2
 80085ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80085be:	657b      	str	r3, [r7, #84]	; 0x54
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	891b      	ldrh	r3, [r3, #8]
 80085c4:	085b      	lsrs	r3, r3, #1
 80085c6:	b29b      	uxth	r3, r3
 80085c8:	005b      	lsls	r3, r3, #1
 80085ca:	b29a      	uxth	r2, r3
 80085cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80085ce:	801a      	strh	r2, [r3, #0]
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	653b      	str	r3, [r7, #80]	; 0x50
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80085da:	b29b      	uxth	r3, r3
 80085dc:	461a      	mov	r2, r3
 80085de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80085e0:	4413      	add	r3, r2
 80085e2:	653b      	str	r3, [r7, #80]	; 0x50
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	781b      	ldrb	r3, [r3, #0]
 80085e8:	011a      	lsls	r2, r3, #4
 80085ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80085ec:	4413      	add	r3, r2
 80085ee:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80085f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	895b      	ldrh	r3, [r3, #10]
 80085f8:	085b      	lsrs	r3, r3, #1
 80085fa:	b29b      	uxth	r3, r3
 80085fc:	005b      	lsls	r3, r3, #1
 80085fe:	b29a      	uxth	r2, r3
 8008600:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008602:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	785b      	ldrb	r3, [r3, #1]
 8008608:	2b00      	cmp	r3, #0
 800860a:	f040 8091 	bne.w	8008730 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800860e:	687a      	ldr	r2, [r7, #4]
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	781b      	ldrb	r3, [r3, #0]
 8008614:	009b      	lsls	r3, r3, #2
 8008616:	4413      	add	r3, r2
 8008618:	881b      	ldrh	r3, [r3, #0]
 800861a:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800861c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800861e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008622:	2b00      	cmp	r3, #0
 8008624:	d01b      	beq.n	800865e <USB_ActivateEndpoint+0x47e>
 8008626:	687a      	ldr	r2, [r7, #4]
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	781b      	ldrb	r3, [r3, #0]
 800862c:	009b      	lsls	r3, r3, #2
 800862e:	4413      	add	r3, r2
 8008630:	881b      	ldrh	r3, [r3, #0]
 8008632:	b29b      	uxth	r3, r3
 8008634:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008638:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800863c:	877b      	strh	r3, [r7, #58]	; 0x3a
 800863e:	687a      	ldr	r2, [r7, #4]
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	781b      	ldrb	r3, [r3, #0]
 8008644:	009b      	lsls	r3, r3, #2
 8008646:	441a      	add	r2, r3
 8008648:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800864a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800864e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008652:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008656:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800865a:	b29b      	uxth	r3, r3
 800865c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800865e:	687a      	ldr	r2, [r7, #4]
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	781b      	ldrb	r3, [r3, #0]
 8008664:	009b      	lsls	r3, r3, #2
 8008666:	4413      	add	r3, r2
 8008668:	881b      	ldrh	r3, [r3, #0]
 800866a:	873b      	strh	r3, [r7, #56]	; 0x38
 800866c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800866e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008672:	2b00      	cmp	r3, #0
 8008674:	d01b      	beq.n	80086ae <USB_ActivateEndpoint+0x4ce>
 8008676:	687a      	ldr	r2, [r7, #4]
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	781b      	ldrb	r3, [r3, #0]
 800867c:	009b      	lsls	r3, r3, #2
 800867e:	4413      	add	r3, r2
 8008680:	881b      	ldrh	r3, [r3, #0]
 8008682:	b29b      	uxth	r3, r3
 8008684:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008688:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800868c:	86fb      	strh	r3, [r7, #54]	; 0x36
 800868e:	687a      	ldr	r2, [r7, #4]
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	781b      	ldrb	r3, [r3, #0]
 8008694:	009b      	lsls	r3, r3, #2
 8008696:	441a      	add	r2, r3
 8008698:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800869a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800869e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80086a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80086a6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80086aa:	b29b      	uxth	r3, r3
 80086ac:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80086ae:	687a      	ldr	r2, [r7, #4]
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	781b      	ldrb	r3, [r3, #0]
 80086b4:	009b      	lsls	r3, r3, #2
 80086b6:	4413      	add	r3, r2
 80086b8:	881b      	ldrh	r3, [r3, #0]
 80086ba:	b29b      	uxth	r3, r3
 80086bc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80086c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086c4:	86bb      	strh	r3, [r7, #52]	; 0x34
 80086c6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80086c8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80086cc:	86bb      	strh	r3, [r7, #52]	; 0x34
 80086ce:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80086d0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80086d4:	86bb      	strh	r3, [r7, #52]	; 0x34
 80086d6:	687a      	ldr	r2, [r7, #4]
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	781b      	ldrb	r3, [r3, #0]
 80086dc:	009b      	lsls	r3, r3, #2
 80086de:	441a      	add	r2, r3
 80086e0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80086e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80086e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80086ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80086ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80086f2:	b29b      	uxth	r3, r3
 80086f4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80086f6:	687a      	ldr	r2, [r7, #4]
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	781b      	ldrb	r3, [r3, #0]
 80086fc:	009b      	lsls	r3, r3, #2
 80086fe:	4413      	add	r3, r2
 8008700:	881b      	ldrh	r3, [r3, #0]
 8008702:	b29b      	uxth	r3, r3
 8008704:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008708:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800870c:	867b      	strh	r3, [r7, #50]	; 0x32
 800870e:	687a      	ldr	r2, [r7, #4]
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	781b      	ldrb	r3, [r3, #0]
 8008714:	009b      	lsls	r3, r3, #2
 8008716:	441a      	add	r2, r3
 8008718:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800871a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800871e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008722:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008726:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800872a:	b29b      	uxth	r3, r3
 800872c:	8013      	strh	r3, [r2, #0]
 800872e:	e0ba      	b.n	80088a6 <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008730:	687a      	ldr	r2, [r7, #4]
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	781b      	ldrb	r3, [r3, #0]
 8008736:	009b      	lsls	r3, r3, #2
 8008738:	4413      	add	r3, r2
 800873a:	881b      	ldrh	r3, [r3, #0]
 800873c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8008740:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8008744:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008748:	2b00      	cmp	r3, #0
 800874a:	d01d      	beq.n	8008788 <USB_ActivateEndpoint+0x5a8>
 800874c:	687a      	ldr	r2, [r7, #4]
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	781b      	ldrb	r3, [r3, #0]
 8008752:	009b      	lsls	r3, r3, #2
 8008754:	4413      	add	r3, r2
 8008756:	881b      	ldrh	r3, [r3, #0]
 8008758:	b29b      	uxth	r3, r3
 800875a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800875e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008762:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8008766:	687a      	ldr	r2, [r7, #4]
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	781b      	ldrb	r3, [r3, #0]
 800876c:	009b      	lsls	r3, r3, #2
 800876e:	441a      	add	r2, r3
 8008770:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8008774:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008778:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800877c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008780:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008784:	b29b      	uxth	r3, r3
 8008786:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008788:	687a      	ldr	r2, [r7, #4]
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	781b      	ldrb	r3, [r3, #0]
 800878e:	009b      	lsls	r3, r3, #2
 8008790:	4413      	add	r3, r2
 8008792:	881b      	ldrh	r3, [r3, #0]
 8008794:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8008798:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800879c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d01d      	beq.n	80087e0 <USB_ActivateEndpoint+0x600>
 80087a4:	687a      	ldr	r2, [r7, #4]
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	781b      	ldrb	r3, [r3, #0]
 80087aa:	009b      	lsls	r3, r3, #2
 80087ac:	4413      	add	r3, r2
 80087ae:	881b      	ldrh	r3, [r3, #0]
 80087b0:	b29b      	uxth	r3, r3
 80087b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80087b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087ba:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80087be:	687a      	ldr	r2, [r7, #4]
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	781b      	ldrb	r3, [r3, #0]
 80087c4:	009b      	lsls	r3, r3, #2
 80087c6:	441a      	add	r2, r3
 80087c8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80087cc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80087d0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80087d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80087d8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80087dc:	b29b      	uxth	r3, r3
 80087de:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	78db      	ldrb	r3, [r3, #3]
 80087e4:	2b01      	cmp	r3, #1
 80087e6:	d024      	beq.n	8008832 <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80087e8:	687a      	ldr	r2, [r7, #4]
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	781b      	ldrb	r3, [r3, #0]
 80087ee:	009b      	lsls	r3, r3, #2
 80087f0:	4413      	add	r3, r2
 80087f2:	881b      	ldrh	r3, [r3, #0]
 80087f4:	b29b      	uxth	r3, r3
 80087f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80087fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087fe:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8008802:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8008806:	f083 0320 	eor.w	r3, r3, #32
 800880a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800880e:	687a      	ldr	r2, [r7, #4]
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	781b      	ldrb	r3, [r3, #0]
 8008814:	009b      	lsls	r3, r3, #2
 8008816:	441a      	add	r2, r3
 8008818:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800881c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008820:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008824:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008828:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800882c:	b29b      	uxth	r3, r3
 800882e:	8013      	strh	r3, [r2, #0]
 8008830:	e01d      	b.n	800886e <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008832:	687a      	ldr	r2, [r7, #4]
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	781b      	ldrb	r3, [r3, #0]
 8008838:	009b      	lsls	r3, r3, #2
 800883a:	4413      	add	r3, r2
 800883c:	881b      	ldrh	r3, [r3, #0]
 800883e:	b29b      	uxth	r3, r3
 8008840:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008844:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008848:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800884c:	687a      	ldr	r2, [r7, #4]
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	781b      	ldrb	r3, [r3, #0]
 8008852:	009b      	lsls	r3, r3, #2
 8008854:	441a      	add	r2, r3
 8008856:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800885a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800885e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008862:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008866:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800886a:	b29b      	uxth	r3, r3
 800886c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800886e:	687a      	ldr	r2, [r7, #4]
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	781b      	ldrb	r3, [r3, #0]
 8008874:	009b      	lsls	r3, r3, #2
 8008876:	4413      	add	r3, r2
 8008878:	881b      	ldrh	r3, [r3, #0]
 800887a:	b29b      	uxth	r3, r3
 800887c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008880:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008884:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8008886:	687a      	ldr	r2, [r7, #4]
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	781b      	ldrb	r3, [r3, #0]
 800888c:	009b      	lsls	r3, r3, #2
 800888e:	441a      	add	r2, r3
 8008890:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8008892:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008896:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800889a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800889e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80088a2:	b29b      	uxth	r3, r3
 80088a4:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80088a6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	376c      	adds	r7, #108	; 0x6c
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bc80      	pop	{r7}
 80088b2:	4770      	bx	lr

080088b4 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80088b4:	b480      	push	{r7}
 80088b6:	b08d      	sub	sp, #52	; 0x34
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
 80088bc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	7b1b      	ldrb	r3, [r3, #12]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	f040 808e 	bne.w	80089e4 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	785b      	ldrb	r3, [r3, #1]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d044      	beq.n	800895a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80088d0:	687a      	ldr	r2, [r7, #4]
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	781b      	ldrb	r3, [r3, #0]
 80088d6:	009b      	lsls	r3, r3, #2
 80088d8:	4413      	add	r3, r2
 80088da:	881b      	ldrh	r3, [r3, #0]
 80088dc:	81bb      	strh	r3, [r7, #12]
 80088de:	89bb      	ldrh	r3, [r7, #12]
 80088e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d01b      	beq.n	8008920 <USB_DeactivateEndpoint+0x6c>
 80088e8:	687a      	ldr	r2, [r7, #4]
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	781b      	ldrb	r3, [r3, #0]
 80088ee:	009b      	lsls	r3, r3, #2
 80088f0:	4413      	add	r3, r2
 80088f2:	881b      	ldrh	r3, [r3, #0]
 80088f4:	b29b      	uxth	r3, r3
 80088f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80088fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088fe:	817b      	strh	r3, [r7, #10]
 8008900:	687a      	ldr	r2, [r7, #4]
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	781b      	ldrb	r3, [r3, #0]
 8008906:	009b      	lsls	r3, r3, #2
 8008908:	441a      	add	r2, r3
 800890a:	897b      	ldrh	r3, [r7, #10]
 800890c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008910:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008914:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008918:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800891c:	b29b      	uxth	r3, r3
 800891e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008920:	687a      	ldr	r2, [r7, #4]
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	781b      	ldrb	r3, [r3, #0]
 8008926:	009b      	lsls	r3, r3, #2
 8008928:	4413      	add	r3, r2
 800892a:	881b      	ldrh	r3, [r3, #0]
 800892c:	b29b      	uxth	r3, r3
 800892e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008932:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008936:	813b      	strh	r3, [r7, #8]
 8008938:	687a      	ldr	r2, [r7, #4]
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	781b      	ldrb	r3, [r3, #0]
 800893e:	009b      	lsls	r3, r3, #2
 8008940:	441a      	add	r2, r3
 8008942:	893b      	ldrh	r3, [r7, #8]
 8008944:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008948:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800894c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008950:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008954:	b29b      	uxth	r3, r3
 8008956:	8013      	strh	r3, [r2, #0]
 8008958:	e192      	b.n	8008c80 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800895a:	687a      	ldr	r2, [r7, #4]
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	781b      	ldrb	r3, [r3, #0]
 8008960:	009b      	lsls	r3, r3, #2
 8008962:	4413      	add	r3, r2
 8008964:	881b      	ldrh	r3, [r3, #0]
 8008966:	827b      	strh	r3, [r7, #18]
 8008968:	8a7b      	ldrh	r3, [r7, #18]
 800896a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800896e:	2b00      	cmp	r3, #0
 8008970:	d01b      	beq.n	80089aa <USB_DeactivateEndpoint+0xf6>
 8008972:	687a      	ldr	r2, [r7, #4]
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	781b      	ldrb	r3, [r3, #0]
 8008978:	009b      	lsls	r3, r3, #2
 800897a:	4413      	add	r3, r2
 800897c:	881b      	ldrh	r3, [r3, #0]
 800897e:	b29b      	uxth	r3, r3
 8008980:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008984:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008988:	823b      	strh	r3, [r7, #16]
 800898a:	687a      	ldr	r2, [r7, #4]
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	781b      	ldrb	r3, [r3, #0]
 8008990:	009b      	lsls	r3, r3, #2
 8008992:	441a      	add	r2, r3
 8008994:	8a3b      	ldrh	r3, [r7, #16]
 8008996:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800899a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800899e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80089a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089a6:	b29b      	uxth	r3, r3
 80089a8:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80089aa:	687a      	ldr	r2, [r7, #4]
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	781b      	ldrb	r3, [r3, #0]
 80089b0:	009b      	lsls	r3, r3, #2
 80089b2:	4413      	add	r3, r2
 80089b4:	881b      	ldrh	r3, [r3, #0]
 80089b6:	b29b      	uxth	r3, r3
 80089b8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80089bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089c0:	81fb      	strh	r3, [r7, #14]
 80089c2:	687a      	ldr	r2, [r7, #4]
 80089c4:	683b      	ldr	r3, [r7, #0]
 80089c6:	781b      	ldrb	r3, [r3, #0]
 80089c8:	009b      	lsls	r3, r3, #2
 80089ca:	441a      	add	r2, r3
 80089cc:	89fb      	ldrh	r3, [r7, #14]
 80089ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80089d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80089d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80089da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089de:	b29b      	uxth	r3, r3
 80089e0:	8013      	strh	r3, [r2, #0]
 80089e2:	e14d      	b.n	8008c80 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	785b      	ldrb	r3, [r3, #1]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	f040 80a5 	bne.w	8008b38 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80089ee:	687a      	ldr	r2, [r7, #4]
 80089f0:	683b      	ldr	r3, [r7, #0]
 80089f2:	781b      	ldrb	r3, [r3, #0]
 80089f4:	009b      	lsls	r3, r3, #2
 80089f6:	4413      	add	r3, r2
 80089f8:	881b      	ldrh	r3, [r3, #0]
 80089fa:	843b      	strh	r3, [r7, #32]
 80089fc:	8c3b      	ldrh	r3, [r7, #32]
 80089fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d01b      	beq.n	8008a3e <USB_DeactivateEndpoint+0x18a>
 8008a06:	687a      	ldr	r2, [r7, #4]
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	781b      	ldrb	r3, [r3, #0]
 8008a0c:	009b      	lsls	r3, r3, #2
 8008a0e:	4413      	add	r3, r2
 8008a10:	881b      	ldrh	r3, [r3, #0]
 8008a12:	b29b      	uxth	r3, r3
 8008a14:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a1c:	83fb      	strh	r3, [r7, #30]
 8008a1e:	687a      	ldr	r2, [r7, #4]
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	781b      	ldrb	r3, [r3, #0]
 8008a24:	009b      	lsls	r3, r3, #2
 8008a26:	441a      	add	r2, r3
 8008a28:	8bfb      	ldrh	r3, [r7, #30]
 8008a2a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008a2e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008a32:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008a36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a3a:	b29b      	uxth	r3, r3
 8008a3c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008a3e:	687a      	ldr	r2, [r7, #4]
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	781b      	ldrb	r3, [r3, #0]
 8008a44:	009b      	lsls	r3, r3, #2
 8008a46:	4413      	add	r3, r2
 8008a48:	881b      	ldrh	r3, [r3, #0]
 8008a4a:	83bb      	strh	r3, [r7, #28]
 8008a4c:	8bbb      	ldrh	r3, [r7, #28]
 8008a4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d01b      	beq.n	8008a8e <USB_DeactivateEndpoint+0x1da>
 8008a56:	687a      	ldr	r2, [r7, #4]
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	781b      	ldrb	r3, [r3, #0]
 8008a5c:	009b      	lsls	r3, r3, #2
 8008a5e:	4413      	add	r3, r2
 8008a60:	881b      	ldrh	r3, [r3, #0]
 8008a62:	b29b      	uxth	r3, r3
 8008a64:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a6c:	837b      	strh	r3, [r7, #26]
 8008a6e:	687a      	ldr	r2, [r7, #4]
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	781b      	ldrb	r3, [r3, #0]
 8008a74:	009b      	lsls	r3, r3, #2
 8008a76:	441a      	add	r2, r3
 8008a78:	8b7b      	ldrh	r3, [r7, #26]
 8008a7a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008a7e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008a82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a86:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008a8a:	b29b      	uxth	r3, r3
 8008a8c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8008a8e:	687a      	ldr	r2, [r7, #4]
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	781b      	ldrb	r3, [r3, #0]
 8008a94:	009b      	lsls	r3, r3, #2
 8008a96:	4413      	add	r3, r2
 8008a98:	881b      	ldrh	r3, [r3, #0]
 8008a9a:	b29b      	uxth	r3, r3
 8008a9c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008aa0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008aa4:	833b      	strh	r3, [r7, #24]
 8008aa6:	687a      	ldr	r2, [r7, #4]
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	781b      	ldrb	r3, [r3, #0]
 8008aac:	009b      	lsls	r3, r3, #2
 8008aae:	441a      	add	r2, r3
 8008ab0:	8b3b      	ldrh	r3, [r7, #24]
 8008ab2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008ab6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008aba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008abe:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008ac2:	b29b      	uxth	r3, r3
 8008ac4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008ac6:	687a      	ldr	r2, [r7, #4]
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	781b      	ldrb	r3, [r3, #0]
 8008acc:	009b      	lsls	r3, r3, #2
 8008ace:	4413      	add	r3, r2
 8008ad0:	881b      	ldrh	r3, [r3, #0]
 8008ad2:	b29b      	uxth	r3, r3
 8008ad4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008ad8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008adc:	82fb      	strh	r3, [r7, #22]
 8008ade:	687a      	ldr	r2, [r7, #4]
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	781b      	ldrb	r3, [r3, #0]
 8008ae4:	009b      	lsls	r3, r3, #2
 8008ae6:	441a      	add	r2, r3
 8008ae8:	8afb      	ldrh	r3, [r7, #22]
 8008aea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008aee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008af2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008af6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008afa:	b29b      	uxth	r3, r3
 8008afc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008afe:	687a      	ldr	r2, [r7, #4]
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	781b      	ldrb	r3, [r3, #0]
 8008b04:	009b      	lsls	r3, r3, #2
 8008b06:	4413      	add	r3, r2
 8008b08:	881b      	ldrh	r3, [r3, #0]
 8008b0a:	b29b      	uxth	r3, r3
 8008b0c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b10:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b14:	82bb      	strh	r3, [r7, #20]
 8008b16:	687a      	ldr	r2, [r7, #4]
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	781b      	ldrb	r3, [r3, #0]
 8008b1c:	009b      	lsls	r3, r3, #2
 8008b1e:	441a      	add	r2, r3
 8008b20:	8abb      	ldrh	r3, [r7, #20]
 8008b22:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008b26:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008b2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008b2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b32:	b29b      	uxth	r3, r3
 8008b34:	8013      	strh	r3, [r2, #0]
 8008b36:	e0a3      	b.n	8008c80 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008b38:	687a      	ldr	r2, [r7, #4]
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	781b      	ldrb	r3, [r3, #0]
 8008b3e:	009b      	lsls	r3, r3, #2
 8008b40:	4413      	add	r3, r2
 8008b42:	881b      	ldrh	r3, [r3, #0]
 8008b44:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8008b46:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008b48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d01b      	beq.n	8008b88 <USB_DeactivateEndpoint+0x2d4>
 8008b50:	687a      	ldr	r2, [r7, #4]
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	781b      	ldrb	r3, [r3, #0]
 8008b56:	009b      	lsls	r3, r3, #2
 8008b58:	4413      	add	r3, r2
 8008b5a:	881b      	ldrh	r3, [r3, #0]
 8008b5c:	b29b      	uxth	r3, r3
 8008b5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b66:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8008b68:	687a      	ldr	r2, [r7, #4]
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	781b      	ldrb	r3, [r3, #0]
 8008b6e:	009b      	lsls	r3, r3, #2
 8008b70:	441a      	add	r2, r3
 8008b72:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8008b74:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008b78:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008b7c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008b80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b84:	b29b      	uxth	r3, r3
 8008b86:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008b88:	687a      	ldr	r2, [r7, #4]
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	781b      	ldrb	r3, [r3, #0]
 8008b8e:	009b      	lsls	r3, r3, #2
 8008b90:	4413      	add	r3, r2
 8008b92:	881b      	ldrh	r3, [r3, #0]
 8008b94:	857b      	strh	r3, [r7, #42]	; 0x2a
 8008b96:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8008b98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d01b      	beq.n	8008bd8 <USB_DeactivateEndpoint+0x324>
 8008ba0:	687a      	ldr	r2, [r7, #4]
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	781b      	ldrb	r3, [r3, #0]
 8008ba6:	009b      	lsls	r3, r3, #2
 8008ba8:	4413      	add	r3, r2
 8008baa:	881b      	ldrh	r3, [r3, #0]
 8008bac:	b29b      	uxth	r3, r3
 8008bae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008bb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008bb6:	853b      	strh	r3, [r7, #40]	; 0x28
 8008bb8:	687a      	ldr	r2, [r7, #4]
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	781b      	ldrb	r3, [r3, #0]
 8008bbe:	009b      	lsls	r3, r3, #2
 8008bc0:	441a      	add	r2, r3
 8008bc2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008bc4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008bc8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008bcc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008bd0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008bd4:	b29b      	uxth	r3, r3
 8008bd6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8008bd8:	687a      	ldr	r2, [r7, #4]
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	781b      	ldrb	r3, [r3, #0]
 8008bde:	009b      	lsls	r3, r3, #2
 8008be0:	4413      	add	r3, r2
 8008be2:	881b      	ldrh	r3, [r3, #0]
 8008be4:	b29b      	uxth	r3, r3
 8008be6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008bea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008bee:	84fb      	strh	r3, [r7, #38]	; 0x26
 8008bf0:	687a      	ldr	r2, [r7, #4]
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	781b      	ldrb	r3, [r3, #0]
 8008bf6:	009b      	lsls	r3, r3, #2
 8008bf8:	441a      	add	r2, r3
 8008bfa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008bfc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008c00:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008c04:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008c08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c0c:	b29b      	uxth	r3, r3
 8008c0e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008c10:	687a      	ldr	r2, [r7, #4]
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	781b      	ldrb	r3, [r3, #0]
 8008c16:	009b      	lsls	r3, r3, #2
 8008c18:	4413      	add	r3, r2
 8008c1a:	881b      	ldrh	r3, [r3, #0]
 8008c1c:	b29b      	uxth	r3, r3
 8008c1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008c22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c26:	84bb      	strh	r3, [r7, #36]	; 0x24
 8008c28:	687a      	ldr	r2, [r7, #4]
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	781b      	ldrb	r3, [r3, #0]
 8008c2e:	009b      	lsls	r3, r3, #2
 8008c30:	441a      	add	r2, r3
 8008c32:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008c34:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008c38:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008c3c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008c40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c44:	b29b      	uxth	r3, r3
 8008c46:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008c48:	687a      	ldr	r2, [r7, #4]
 8008c4a:	683b      	ldr	r3, [r7, #0]
 8008c4c:	781b      	ldrb	r3, [r3, #0]
 8008c4e:	009b      	lsls	r3, r3, #2
 8008c50:	4413      	add	r3, r2
 8008c52:	881b      	ldrh	r3, [r3, #0]
 8008c54:	b29b      	uxth	r3, r3
 8008c56:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008c5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c5e:	847b      	strh	r3, [r7, #34]	; 0x22
 8008c60:	687a      	ldr	r2, [r7, #4]
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	781b      	ldrb	r3, [r3, #0]
 8008c66:	009b      	lsls	r3, r3, #2
 8008c68:	441a      	add	r2, r3
 8008c6a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008c6c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008c70:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008c74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008c78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c7c:	b29b      	uxth	r3, r3
 8008c7e:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8008c80:	2300      	movs	r3, #0
}
 8008c82:	4618      	mov	r0, r3
 8008c84:	3734      	adds	r7, #52	; 0x34
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bc80      	pop	{r7}
 8008c8a:	4770      	bx	lr

08008c8c <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b0c4      	sub	sp, #272	; 0x110
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	1d3b      	adds	r3, r7, #4
 8008c94:	6018      	str	r0, [r3, #0]
 8008c96:	463b      	mov	r3, r7
 8008c98:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008c9a:	463b      	mov	r3, r7
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	785b      	ldrb	r3, [r3, #1]
 8008ca0:	2b01      	cmp	r3, #1
 8008ca2:	f040 8557 	bne.w	8009754 <USB_EPStartXfer+0xac8>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8008ca6:	463b      	mov	r3, r7
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	699a      	ldr	r2, [r3, #24]
 8008cac:	463b      	mov	r3, r7
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	691b      	ldr	r3, [r3, #16]
 8008cb2:	429a      	cmp	r2, r3
 8008cb4:	d905      	bls.n	8008cc2 <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 8008cb6:	463b      	mov	r3, r7
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	691b      	ldr	r3, [r3, #16]
 8008cbc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8008cc0:	e004      	b.n	8008ccc <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8008cc2:	463b      	mov	r3, r7
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	699b      	ldr	r3, [r3, #24]
 8008cc8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8008ccc:	463b      	mov	r3, r7
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	7b1b      	ldrb	r3, [r3, #12]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d12c      	bne.n	8008d30 <USB_EPStartXfer+0xa4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8008cd6:	463b      	mov	r3, r7
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	6959      	ldr	r1, [r3, #20]
 8008cdc:	463b      	mov	r3, r7
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	88da      	ldrh	r2, [r3, #6]
 8008ce2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008ce6:	b29b      	uxth	r3, r3
 8008ce8:	1d38      	adds	r0, r7, #4
 8008cea:	6800      	ldr	r0, [r0, #0]
 8008cec:	f001 fa2c 	bl	800a148 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008cf0:	1d3b      	adds	r3, r7, #4
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	617b      	str	r3, [r7, #20]
 8008cf6:	1d3b      	adds	r3, r7, #4
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008cfe:	b29b      	uxth	r3, r3
 8008d00:	461a      	mov	r2, r3
 8008d02:	697b      	ldr	r3, [r7, #20]
 8008d04:	4413      	add	r3, r2
 8008d06:	617b      	str	r3, [r7, #20]
 8008d08:	463b      	mov	r3, r7
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	781b      	ldrb	r3, [r3, #0]
 8008d0e:	011a      	lsls	r2, r3, #4
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	4413      	add	r3, r2
 8008d14:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8008d18:	f107 0310 	add.w	r3, r7, #16
 8008d1c:	601a      	str	r2, [r3, #0]
 8008d1e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008d22:	b29a      	uxth	r2, r3
 8008d24:	f107 0310 	add.w	r3, r7, #16
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	801a      	strh	r2, [r3, #0]
 8008d2c:	f000 bcdd 	b.w	80096ea <USB_EPStartXfer+0xa5e>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8008d30:	463b      	mov	r3, r7
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	78db      	ldrb	r3, [r3, #3]
 8008d36:	2b02      	cmp	r3, #2
 8008d38:	f040 8347 	bne.w	80093ca <USB_EPStartXfer+0x73e>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8008d3c:	463b      	mov	r3, r7
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	6a1a      	ldr	r2, [r3, #32]
 8008d42:	463b      	mov	r3, r7
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	691b      	ldr	r3, [r3, #16]
 8008d48:	429a      	cmp	r2, r3
 8008d4a:	f240 82eb 	bls.w	8009324 <USB_EPStartXfer+0x698>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8008d4e:	1d3b      	adds	r3, r7, #4
 8008d50:	681a      	ldr	r2, [r3, #0]
 8008d52:	463b      	mov	r3, r7
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	781b      	ldrb	r3, [r3, #0]
 8008d58:	009b      	lsls	r3, r3, #2
 8008d5a:	4413      	add	r3, r2
 8008d5c:	881b      	ldrh	r3, [r3, #0]
 8008d5e:	b29b      	uxth	r3, r3
 8008d60:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d68:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 8008d6c:	1d3b      	adds	r3, r7, #4
 8008d6e:	681a      	ldr	r2, [r3, #0]
 8008d70:	463b      	mov	r3, r7
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	781b      	ldrb	r3, [r3, #0]
 8008d76:	009b      	lsls	r3, r3, #2
 8008d78:	441a      	add	r2, r3
 8008d7a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8008d7e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008d82:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008d86:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8008d8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d8e:	b29b      	uxth	r3, r3
 8008d90:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008d92:	463b      	mov	r3, r7
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	6a1a      	ldr	r2, [r3, #32]
 8008d98:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008d9c:	1ad2      	subs	r2, r2, r3
 8008d9e:	463b      	mov	r3, r7
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008da4:	1d3b      	adds	r3, r7, #4
 8008da6:	681a      	ldr	r2, [r3, #0]
 8008da8:	463b      	mov	r3, r7
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	781b      	ldrb	r3, [r3, #0]
 8008dae:	009b      	lsls	r3, r3, #2
 8008db0:	4413      	add	r3, r2
 8008db2:	881b      	ldrh	r3, [r3, #0]
 8008db4:	b29b      	uxth	r3, r3
 8008db6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	f000 8159 	beq.w	8009072 <USB_EPStartXfer+0x3e6>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008dc0:	1d3b      	adds	r3, r7, #4
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	637b      	str	r3, [r7, #52]	; 0x34
 8008dc6:	463b      	mov	r3, r7
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	785b      	ldrb	r3, [r3, #1]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d164      	bne.n	8008e9a <USB_EPStartXfer+0x20e>
 8008dd0:	1d3b      	adds	r3, r7, #4
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008dd6:	1d3b      	adds	r3, r7, #4
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008dde:	b29b      	uxth	r3, r3
 8008de0:	461a      	mov	r2, r3
 8008de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008de4:	4413      	add	r3, r2
 8008de6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008de8:	463b      	mov	r3, r7
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	781b      	ldrb	r3, [r3, #0]
 8008dee:	011a      	lsls	r2, r3, #4
 8008df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008df2:	4413      	add	r3, r2
 8008df4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008df8:	62bb      	str	r3, [r7, #40]	; 0x28
 8008dfa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d112      	bne.n	8008e28 <USB_EPStartXfer+0x19c>
 8008e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e04:	881b      	ldrh	r3, [r3, #0]
 8008e06:	b29b      	uxth	r3, r3
 8008e08:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008e0c:	b29a      	uxth	r2, r3
 8008e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e10:	801a      	strh	r2, [r3, #0]
 8008e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e14:	881b      	ldrh	r3, [r3, #0]
 8008e16:	b29b      	uxth	r3, r3
 8008e18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e20:	b29a      	uxth	r2, r3
 8008e22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e24:	801a      	strh	r2, [r3, #0]
 8008e26:	e054      	b.n	8008ed2 <USB_EPStartXfer+0x246>
 8008e28:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008e2c:	2b3e      	cmp	r3, #62	; 0x3e
 8008e2e:	d817      	bhi.n	8008e60 <USB_EPStartXfer+0x1d4>
 8008e30:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008e34:	085b      	lsrs	r3, r3, #1
 8008e36:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8008e3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008e3e:	f003 0301 	and.w	r3, r3, #1
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d004      	beq.n	8008e50 <USB_EPStartXfer+0x1c4>
 8008e46:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e4a:	3301      	adds	r3, #1
 8008e4c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8008e50:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e54:	b29b      	uxth	r3, r3
 8008e56:	029b      	lsls	r3, r3, #10
 8008e58:	b29a      	uxth	r2, r3
 8008e5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e5c:	801a      	strh	r2, [r3, #0]
 8008e5e:	e038      	b.n	8008ed2 <USB_EPStartXfer+0x246>
 8008e60:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008e64:	095b      	lsrs	r3, r3, #5
 8008e66:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8008e6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008e6e:	f003 031f 	and.w	r3, r3, #31
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d104      	bne.n	8008e80 <USB_EPStartXfer+0x1f4>
 8008e76:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e7a:	3b01      	subs	r3, #1
 8008e7c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8008e80:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e84:	b29b      	uxth	r3, r3
 8008e86:	029b      	lsls	r3, r3, #10
 8008e88:	b29b      	uxth	r3, r3
 8008e8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e92:	b29a      	uxth	r2, r3
 8008e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e96:	801a      	strh	r2, [r3, #0]
 8008e98:	e01b      	b.n	8008ed2 <USB_EPStartXfer+0x246>
 8008e9a:	463b      	mov	r3, r7
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	785b      	ldrb	r3, [r3, #1]
 8008ea0:	2b01      	cmp	r3, #1
 8008ea2:	d116      	bne.n	8008ed2 <USB_EPStartXfer+0x246>
 8008ea4:	1d3b      	adds	r3, r7, #4
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008eac:	b29b      	uxth	r3, r3
 8008eae:	461a      	mov	r2, r3
 8008eb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008eb2:	4413      	add	r3, r2
 8008eb4:	637b      	str	r3, [r7, #52]	; 0x34
 8008eb6:	463b      	mov	r3, r7
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	781b      	ldrb	r3, [r3, #0]
 8008ebc:	011a      	lsls	r2, r3, #4
 8008ebe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ec0:	4413      	add	r3, r2
 8008ec2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008ec6:	633b      	str	r3, [r7, #48]	; 0x30
 8008ec8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008ecc:	b29a      	uxth	r2, r3
 8008ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ed0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008ed2:	463b      	mov	r3, r7
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	895b      	ldrh	r3, [r3, #10]
 8008ed8:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008edc:	463b      	mov	r3, r7
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	6959      	ldr	r1, [r3, #20]
 8008ee2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008ee6:	b29b      	uxth	r3, r3
 8008ee8:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8008eec:	1d38      	adds	r0, r7, #4
 8008eee:	6800      	ldr	r0, [r0, #0]
 8008ef0:	f001 f92a 	bl	800a148 <USB_WritePMA>
            ep->xfer_buff += len;
 8008ef4:	463b      	mov	r3, r7
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	695a      	ldr	r2, [r3, #20]
 8008efa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008efe:	441a      	add	r2, r3
 8008f00:	463b      	mov	r3, r7
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008f06:	463b      	mov	r3, r7
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	6a1a      	ldr	r2, [r3, #32]
 8008f0c:	463b      	mov	r3, r7
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	691b      	ldr	r3, [r3, #16]
 8008f12:	429a      	cmp	r2, r3
 8008f14:	d909      	bls.n	8008f2a <USB_EPStartXfer+0x29e>
            {
              ep->xfer_len_db -= len;
 8008f16:	463b      	mov	r3, r7
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	6a1a      	ldr	r2, [r3, #32]
 8008f1c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008f20:	1ad2      	subs	r2, r2, r3
 8008f22:	463b      	mov	r3, r7
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	621a      	str	r2, [r3, #32]
 8008f28:	e008      	b.n	8008f3c <USB_EPStartXfer+0x2b0>
            }
            else
            {
              len = ep->xfer_len_db;
 8008f2a:	463b      	mov	r3, r7
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	6a1b      	ldr	r3, [r3, #32]
 8008f30:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 8008f34:	463b      	mov	r3, r7
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	2200      	movs	r2, #0
 8008f3a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008f3c:	463b      	mov	r3, r7
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	785b      	ldrb	r3, [r3, #1]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d164      	bne.n	8009010 <USB_EPStartXfer+0x384>
 8008f46:	1d3b      	adds	r3, r7, #4
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	61fb      	str	r3, [r7, #28]
 8008f4c:	1d3b      	adds	r3, r7, #4
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008f54:	b29b      	uxth	r3, r3
 8008f56:	461a      	mov	r2, r3
 8008f58:	69fb      	ldr	r3, [r7, #28]
 8008f5a:	4413      	add	r3, r2
 8008f5c:	61fb      	str	r3, [r7, #28]
 8008f5e:	463b      	mov	r3, r7
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	781b      	ldrb	r3, [r3, #0]
 8008f64:	011a      	lsls	r2, r3, #4
 8008f66:	69fb      	ldr	r3, [r7, #28]
 8008f68:	4413      	add	r3, r2
 8008f6a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008f6e:	61bb      	str	r3, [r7, #24]
 8008f70:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d112      	bne.n	8008f9e <USB_EPStartXfer+0x312>
 8008f78:	69bb      	ldr	r3, [r7, #24]
 8008f7a:	881b      	ldrh	r3, [r3, #0]
 8008f7c:	b29b      	uxth	r3, r3
 8008f7e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008f82:	b29a      	uxth	r2, r3
 8008f84:	69bb      	ldr	r3, [r7, #24]
 8008f86:	801a      	strh	r2, [r3, #0]
 8008f88:	69bb      	ldr	r3, [r7, #24]
 8008f8a:	881b      	ldrh	r3, [r3, #0]
 8008f8c:	b29b      	uxth	r3, r3
 8008f8e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f92:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f96:	b29a      	uxth	r2, r3
 8008f98:	69bb      	ldr	r3, [r7, #24]
 8008f9a:	801a      	strh	r2, [r3, #0]
 8008f9c:	e057      	b.n	800904e <USB_EPStartXfer+0x3c2>
 8008f9e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008fa2:	2b3e      	cmp	r3, #62	; 0x3e
 8008fa4:	d817      	bhi.n	8008fd6 <USB_EPStartXfer+0x34a>
 8008fa6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008faa:	085b      	lsrs	r3, r3, #1
 8008fac:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008fb0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008fb4:	f003 0301 	and.w	r3, r3, #1
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d004      	beq.n	8008fc6 <USB_EPStartXfer+0x33a>
 8008fbc:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008fc0:	3301      	adds	r3, #1
 8008fc2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008fc6:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008fca:	b29b      	uxth	r3, r3
 8008fcc:	029b      	lsls	r3, r3, #10
 8008fce:	b29a      	uxth	r2, r3
 8008fd0:	69bb      	ldr	r3, [r7, #24]
 8008fd2:	801a      	strh	r2, [r3, #0]
 8008fd4:	e03b      	b.n	800904e <USB_EPStartXfer+0x3c2>
 8008fd6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008fda:	095b      	lsrs	r3, r3, #5
 8008fdc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008fe0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008fe4:	f003 031f 	and.w	r3, r3, #31
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d104      	bne.n	8008ff6 <USB_EPStartXfer+0x36a>
 8008fec:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008ff0:	3b01      	subs	r3, #1
 8008ff2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008ff6:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008ffa:	b29b      	uxth	r3, r3
 8008ffc:	029b      	lsls	r3, r3, #10
 8008ffe:	b29b      	uxth	r3, r3
 8009000:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009004:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009008:	b29a      	uxth	r2, r3
 800900a:	69bb      	ldr	r3, [r7, #24]
 800900c:	801a      	strh	r2, [r3, #0]
 800900e:	e01e      	b.n	800904e <USB_EPStartXfer+0x3c2>
 8009010:	463b      	mov	r3, r7
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	785b      	ldrb	r3, [r3, #1]
 8009016:	2b01      	cmp	r3, #1
 8009018:	d119      	bne.n	800904e <USB_EPStartXfer+0x3c2>
 800901a:	1d3b      	adds	r3, r7, #4
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	627b      	str	r3, [r7, #36]	; 0x24
 8009020:	1d3b      	adds	r3, r7, #4
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009028:	b29b      	uxth	r3, r3
 800902a:	461a      	mov	r2, r3
 800902c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800902e:	4413      	add	r3, r2
 8009030:	627b      	str	r3, [r7, #36]	; 0x24
 8009032:	463b      	mov	r3, r7
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	781b      	ldrb	r3, [r3, #0]
 8009038:	011a      	lsls	r2, r3, #4
 800903a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800903c:	4413      	add	r3, r2
 800903e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009042:	623b      	str	r3, [r7, #32]
 8009044:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009048:	b29a      	uxth	r2, r3
 800904a:	6a3b      	ldr	r3, [r7, #32]
 800904c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800904e:	463b      	mov	r3, r7
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	891b      	ldrh	r3, [r3, #8]
 8009054:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009058:	463b      	mov	r3, r7
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	6959      	ldr	r1, [r3, #20]
 800905e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009062:	b29b      	uxth	r3, r3
 8009064:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8009068:	1d38      	adds	r0, r7, #4
 800906a:	6800      	ldr	r0, [r0, #0]
 800906c:	f001 f86c 	bl	800a148 <USB_WritePMA>
 8009070:	e33b      	b.n	80096ea <USB_EPStartXfer+0xa5e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009072:	463b      	mov	r3, r7
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	785b      	ldrb	r3, [r3, #1]
 8009078:	2b00      	cmp	r3, #0
 800907a:	d164      	bne.n	8009146 <USB_EPStartXfer+0x4ba>
 800907c:	1d3b      	adds	r3, r7, #4
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009082:	1d3b      	adds	r3, r7, #4
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800908a:	b29b      	uxth	r3, r3
 800908c:	461a      	mov	r2, r3
 800908e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009090:	4413      	add	r3, r2
 8009092:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009094:	463b      	mov	r3, r7
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	781b      	ldrb	r3, [r3, #0]
 800909a:	011a      	lsls	r2, r3, #4
 800909c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800909e:	4413      	add	r3, r2
 80090a0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80090a4:	64bb      	str	r3, [r7, #72]	; 0x48
 80090a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d112      	bne.n	80090d4 <USB_EPStartXfer+0x448>
 80090ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80090b0:	881b      	ldrh	r3, [r3, #0]
 80090b2:	b29b      	uxth	r3, r3
 80090b4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80090b8:	b29a      	uxth	r2, r3
 80090ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80090bc:	801a      	strh	r2, [r3, #0]
 80090be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80090c0:	881b      	ldrh	r3, [r3, #0]
 80090c2:	b29b      	uxth	r3, r3
 80090c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80090c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090cc:	b29a      	uxth	r2, r3
 80090ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80090d0:	801a      	strh	r2, [r3, #0]
 80090d2:	e057      	b.n	8009184 <USB_EPStartXfer+0x4f8>
 80090d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80090d8:	2b3e      	cmp	r3, #62	; 0x3e
 80090da:	d817      	bhi.n	800910c <USB_EPStartXfer+0x480>
 80090dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80090e0:	085b      	lsrs	r3, r3, #1
 80090e2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80090e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80090ea:	f003 0301 	and.w	r3, r3, #1
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d004      	beq.n	80090fc <USB_EPStartXfer+0x470>
 80090f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80090f6:	3301      	adds	r3, #1
 80090f8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80090fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009100:	b29b      	uxth	r3, r3
 8009102:	029b      	lsls	r3, r3, #10
 8009104:	b29a      	uxth	r2, r3
 8009106:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009108:	801a      	strh	r2, [r3, #0]
 800910a:	e03b      	b.n	8009184 <USB_EPStartXfer+0x4f8>
 800910c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009110:	095b      	lsrs	r3, r3, #5
 8009112:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8009116:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800911a:	f003 031f 	and.w	r3, r3, #31
 800911e:	2b00      	cmp	r3, #0
 8009120:	d104      	bne.n	800912c <USB_EPStartXfer+0x4a0>
 8009122:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009126:	3b01      	subs	r3, #1
 8009128:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800912c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009130:	b29b      	uxth	r3, r3
 8009132:	029b      	lsls	r3, r3, #10
 8009134:	b29b      	uxth	r3, r3
 8009136:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800913a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800913e:	b29a      	uxth	r2, r3
 8009140:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009142:	801a      	strh	r2, [r3, #0]
 8009144:	e01e      	b.n	8009184 <USB_EPStartXfer+0x4f8>
 8009146:	463b      	mov	r3, r7
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	785b      	ldrb	r3, [r3, #1]
 800914c:	2b01      	cmp	r3, #1
 800914e:	d119      	bne.n	8009184 <USB_EPStartXfer+0x4f8>
 8009150:	1d3b      	adds	r3, r7, #4
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	657b      	str	r3, [r7, #84]	; 0x54
 8009156:	1d3b      	adds	r3, r7, #4
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800915e:	b29b      	uxth	r3, r3
 8009160:	461a      	mov	r2, r3
 8009162:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009164:	4413      	add	r3, r2
 8009166:	657b      	str	r3, [r7, #84]	; 0x54
 8009168:	463b      	mov	r3, r7
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	781b      	ldrb	r3, [r3, #0]
 800916e:	011a      	lsls	r2, r3, #4
 8009170:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009172:	4413      	add	r3, r2
 8009174:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009178:	653b      	str	r3, [r7, #80]	; 0x50
 800917a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800917e:	b29a      	uxth	r2, r3
 8009180:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009182:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009184:	463b      	mov	r3, r7
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	891b      	ldrh	r3, [r3, #8]
 800918a:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800918e:	463b      	mov	r3, r7
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	6959      	ldr	r1, [r3, #20]
 8009194:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009198:	b29b      	uxth	r3, r3
 800919a:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 800919e:	1d38      	adds	r0, r7, #4
 80091a0:	6800      	ldr	r0, [r0, #0]
 80091a2:	f000 ffd1 	bl	800a148 <USB_WritePMA>
            ep->xfer_buff += len;
 80091a6:	463b      	mov	r3, r7
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	695a      	ldr	r2, [r3, #20]
 80091ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80091b0:	441a      	add	r2, r3
 80091b2:	463b      	mov	r3, r7
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80091b8:	463b      	mov	r3, r7
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	6a1a      	ldr	r2, [r3, #32]
 80091be:	463b      	mov	r3, r7
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	691b      	ldr	r3, [r3, #16]
 80091c4:	429a      	cmp	r2, r3
 80091c6:	d909      	bls.n	80091dc <USB_EPStartXfer+0x550>
            {
              ep->xfer_len_db -= len;
 80091c8:	463b      	mov	r3, r7
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	6a1a      	ldr	r2, [r3, #32]
 80091ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80091d2:	1ad2      	subs	r2, r2, r3
 80091d4:	463b      	mov	r3, r7
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	621a      	str	r2, [r3, #32]
 80091da:	e008      	b.n	80091ee <USB_EPStartXfer+0x562>
            }
            else
            {
              len = ep->xfer_len_db;
 80091dc:	463b      	mov	r3, r7
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	6a1b      	ldr	r3, [r3, #32]
 80091e2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 80091e6:	463b      	mov	r3, r7
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	2200      	movs	r2, #0
 80091ec:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80091ee:	1d3b      	adds	r3, r7, #4
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	647b      	str	r3, [r7, #68]	; 0x44
 80091f4:	463b      	mov	r3, r7
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	785b      	ldrb	r3, [r3, #1]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d164      	bne.n	80092c8 <USB_EPStartXfer+0x63c>
 80091fe:	1d3b      	adds	r3, r7, #4
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009204:	1d3b      	adds	r3, r7, #4
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800920c:	b29b      	uxth	r3, r3
 800920e:	461a      	mov	r2, r3
 8009210:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009212:	4413      	add	r3, r2
 8009214:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009216:	463b      	mov	r3, r7
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	781b      	ldrb	r3, [r3, #0]
 800921c:	011a      	lsls	r2, r3, #4
 800921e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009220:	4413      	add	r3, r2
 8009222:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009226:	63bb      	str	r3, [r7, #56]	; 0x38
 8009228:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800922c:	2b00      	cmp	r3, #0
 800922e:	d112      	bne.n	8009256 <USB_EPStartXfer+0x5ca>
 8009230:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009232:	881b      	ldrh	r3, [r3, #0]
 8009234:	b29b      	uxth	r3, r3
 8009236:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800923a:	b29a      	uxth	r2, r3
 800923c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800923e:	801a      	strh	r2, [r3, #0]
 8009240:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009242:	881b      	ldrh	r3, [r3, #0]
 8009244:	b29b      	uxth	r3, r3
 8009246:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800924a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800924e:	b29a      	uxth	r2, r3
 8009250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009252:	801a      	strh	r2, [r3, #0]
 8009254:	e054      	b.n	8009300 <USB_EPStartXfer+0x674>
 8009256:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800925a:	2b3e      	cmp	r3, #62	; 0x3e
 800925c:	d817      	bhi.n	800928e <USB_EPStartXfer+0x602>
 800925e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009262:	085b      	lsrs	r3, r3, #1
 8009264:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8009268:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800926c:	f003 0301 	and.w	r3, r3, #1
 8009270:	2b00      	cmp	r3, #0
 8009272:	d004      	beq.n	800927e <USB_EPStartXfer+0x5f2>
 8009274:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009278:	3301      	adds	r3, #1
 800927a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800927e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009282:	b29b      	uxth	r3, r3
 8009284:	029b      	lsls	r3, r3, #10
 8009286:	b29a      	uxth	r2, r3
 8009288:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800928a:	801a      	strh	r2, [r3, #0]
 800928c:	e038      	b.n	8009300 <USB_EPStartXfer+0x674>
 800928e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009292:	095b      	lsrs	r3, r3, #5
 8009294:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8009298:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800929c:	f003 031f 	and.w	r3, r3, #31
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d104      	bne.n	80092ae <USB_EPStartXfer+0x622>
 80092a4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80092a8:	3b01      	subs	r3, #1
 80092aa:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80092ae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80092b2:	b29b      	uxth	r3, r3
 80092b4:	029b      	lsls	r3, r3, #10
 80092b6:	b29b      	uxth	r3, r3
 80092b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80092bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80092c0:	b29a      	uxth	r2, r3
 80092c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092c4:	801a      	strh	r2, [r3, #0]
 80092c6:	e01b      	b.n	8009300 <USB_EPStartXfer+0x674>
 80092c8:	463b      	mov	r3, r7
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	785b      	ldrb	r3, [r3, #1]
 80092ce:	2b01      	cmp	r3, #1
 80092d0:	d116      	bne.n	8009300 <USB_EPStartXfer+0x674>
 80092d2:	1d3b      	adds	r3, r7, #4
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80092da:	b29b      	uxth	r3, r3
 80092dc:	461a      	mov	r2, r3
 80092de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80092e0:	4413      	add	r3, r2
 80092e2:	647b      	str	r3, [r7, #68]	; 0x44
 80092e4:	463b      	mov	r3, r7
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	781b      	ldrb	r3, [r3, #0]
 80092ea:	011a      	lsls	r2, r3, #4
 80092ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80092ee:	4413      	add	r3, r2
 80092f0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80092f4:	643b      	str	r3, [r7, #64]	; 0x40
 80092f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80092fa:	b29a      	uxth	r2, r3
 80092fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80092fe:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009300:	463b      	mov	r3, r7
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	895b      	ldrh	r3, [r3, #10]
 8009306:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800930a:	463b      	mov	r3, r7
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	6959      	ldr	r1, [r3, #20]
 8009310:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009314:	b29b      	uxth	r3, r3
 8009316:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 800931a:	1d38      	adds	r0, r7, #4
 800931c:	6800      	ldr	r0, [r0, #0]
 800931e:	f000 ff13 	bl	800a148 <USB_WritePMA>
 8009322:	e1e2      	b.n	80096ea <USB_EPStartXfer+0xa5e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8009324:	463b      	mov	r3, r7
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	6a1b      	ldr	r3, [r3, #32]
 800932a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 800932e:	1d3b      	adds	r3, r7, #4
 8009330:	681a      	ldr	r2, [r3, #0]
 8009332:	463b      	mov	r3, r7
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	781b      	ldrb	r3, [r3, #0]
 8009338:	009b      	lsls	r3, r3, #2
 800933a:	4413      	add	r3, r2
 800933c:	881b      	ldrh	r3, [r3, #0]
 800933e:	b29b      	uxth	r3, r3
 8009340:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8009344:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009348:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800934c:	1d3b      	adds	r3, r7, #4
 800934e:	681a      	ldr	r2, [r3, #0]
 8009350:	463b      	mov	r3, r7
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	781b      	ldrb	r3, [r3, #0]
 8009356:	009b      	lsls	r3, r3, #2
 8009358:	441a      	add	r2, r3
 800935a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800935e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009362:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009366:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800936a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800936e:	b29b      	uxth	r3, r3
 8009370:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009372:	1d3b      	adds	r3, r7, #4
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	663b      	str	r3, [r7, #96]	; 0x60
 8009378:	1d3b      	adds	r3, r7, #4
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009380:	b29b      	uxth	r3, r3
 8009382:	461a      	mov	r2, r3
 8009384:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009386:	4413      	add	r3, r2
 8009388:	663b      	str	r3, [r7, #96]	; 0x60
 800938a:	463b      	mov	r3, r7
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	781b      	ldrb	r3, [r3, #0]
 8009390:	011a      	lsls	r2, r3, #4
 8009392:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009394:	4413      	add	r3, r2
 8009396:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800939a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800939c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80093a0:	b29a      	uxth	r2, r3
 80093a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80093a4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80093a6:	463b      	mov	r3, r7
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	891b      	ldrh	r3, [r3, #8]
 80093ac:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80093b0:	463b      	mov	r3, r7
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	6959      	ldr	r1, [r3, #20]
 80093b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80093ba:	b29b      	uxth	r3, r3
 80093bc:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80093c0:	1d38      	adds	r0, r7, #4
 80093c2:	6800      	ldr	r0, [r0, #0]
 80093c4:	f000 fec0 	bl	800a148 <USB_WritePMA>
 80093c8:	e18f      	b.n	80096ea <USB_EPStartXfer+0xa5e>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80093ca:	1d3b      	adds	r3, r7, #4
 80093cc:	681a      	ldr	r2, [r3, #0]
 80093ce:	463b      	mov	r3, r7
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	781b      	ldrb	r3, [r3, #0]
 80093d4:	009b      	lsls	r3, r3, #2
 80093d6:	4413      	add	r3, r2
 80093d8:	881b      	ldrh	r3, [r3, #0]
 80093da:	b29b      	uxth	r3, r3
 80093dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	f000 808f 	beq.w	8009504 <USB_EPStartXfer+0x878>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80093e6:	1d3b      	adds	r3, r7, #4
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	67bb      	str	r3, [r7, #120]	; 0x78
 80093ec:	463b      	mov	r3, r7
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	785b      	ldrb	r3, [r3, #1]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d164      	bne.n	80094c0 <USB_EPStartXfer+0x834>
 80093f6:	1d3b      	adds	r3, r7, #4
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	673b      	str	r3, [r7, #112]	; 0x70
 80093fc:	1d3b      	adds	r3, r7, #4
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009404:	b29b      	uxth	r3, r3
 8009406:	461a      	mov	r2, r3
 8009408:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800940a:	4413      	add	r3, r2
 800940c:	673b      	str	r3, [r7, #112]	; 0x70
 800940e:	463b      	mov	r3, r7
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	781b      	ldrb	r3, [r3, #0]
 8009414:	011a      	lsls	r2, r3, #4
 8009416:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009418:	4413      	add	r3, r2
 800941a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800941e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009420:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009424:	2b00      	cmp	r3, #0
 8009426:	d112      	bne.n	800944e <USB_EPStartXfer+0x7c2>
 8009428:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800942a:	881b      	ldrh	r3, [r3, #0]
 800942c:	b29b      	uxth	r3, r3
 800942e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009432:	b29a      	uxth	r2, r3
 8009434:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009436:	801a      	strh	r2, [r3, #0]
 8009438:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800943a:	881b      	ldrh	r3, [r3, #0]
 800943c:	b29b      	uxth	r3, r3
 800943e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009442:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009446:	b29a      	uxth	r2, r3
 8009448:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800944a:	801a      	strh	r2, [r3, #0]
 800944c:	e054      	b.n	80094f8 <USB_EPStartXfer+0x86c>
 800944e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009452:	2b3e      	cmp	r3, #62	; 0x3e
 8009454:	d817      	bhi.n	8009486 <USB_EPStartXfer+0x7fa>
 8009456:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800945a:	085b      	lsrs	r3, r3, #1
 800945c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8009460:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009464:	f003 0301 	and.w	r3, r3, #1
 8009468:	2b00      	cmp	r3, #0
 800946a:	d004      	beq.n	8009476 <USB_EPStartXfer+0x7ea>
 800946c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009470:	3301      	adds	r3, #1
 8009472:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8009476:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800947a:	b29b      	uxth	r3, r3
 800947c:	029b      	lsls	r3, r3, #10
 800947e:	b29a      	uxth	r2, r3
 8009480:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009482:	801a      	strh	r2, [r3, #0]
 8009484:	e038      	b.n	80094f8 <USB_EPStartXfer+0x86c>
 8009486:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800948a:	095b      	lsrs	r3, r3, #5
 800948c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8009490:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009494:	f003 031f 	and.w	r3, r3, #31
 8009498:	2b00      	cmp	r3, #0
 800949a:	d104      	bne.n	80094a6 <USB_EPStartXfer+0x81a>
 800949c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80094a0:	3b01      	subs	r3, #1
 80094a2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80094a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80094aa:	b29b      	uxth	r3, r3
 80094ac:	029b      	lsls	r3, r3, #10
 80094ae:	b29b      	uxth	r3, r3
 80094b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80094b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80094b8:	b29a      	uxth	r2, r3
 80094ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094bc:	801a      	strh	r2, [r3, #0]
 80094be:	e01b      	b.n	80094f8 <USB_EPStartXfer+0x86c>
 80094c0:	463b      	mov	r3, r7
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	785b      	ldrb	r3, [r3, #1]
 80094c6:	2b01      	cmp	r3, #1
 80094c8:	d116      	bne.n	80094f8 <USB_EPStartXfer+0x86c>
 80094ca:	1d3b      	adds	r3, r7, #4
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80094d2:	b29b      	uxth	r3, r3
 80094d4:	461a      	mov	r2, r3
 80094d6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80094d8:	4413      	add	r3, r2
 80094da:	67bb      	str	r3, [r7, #120]	; 0x78
 80094dc:	463b      	mov	r3, r7
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	781b      	ldrb	r3, [r3, #0]
 80094e2:	011a      	lsls	r2, r3, #4
 80094e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80094e6:	4413      	add	r3, r2
 80094e8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80094ec:	677b      	str	r3, [r7, #116]	; 0x74
 80094ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80094f2:	b29a      	uxth	r2, r3
 80094f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80094f6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80094f8:	463b      	mov	r3, r7
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	895b      	ldrh	r3, [r3, #10]
 80094fe:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
 8009502:	e097      	b.n	8009634 <USB_EPStartXfer+0x9a8>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009504:	463b      	mov	r3, r7
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	785b      	ldrb	r3, [r3, #1]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d168      	bne.n	80095e0 <USB_EPStartXfer+0x954>
 800950e:	1d3b      	adds	r3, r7, #4
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009516:	1d3b      	adds	r3, r7, #4
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800951e:	b29b      	uxth	r3, r3
 8009520:	461a      	mov	r2, r3
 8009522:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009526:	4413      	add	r3, r2
 8009528:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800952c:	463b      	mov	r3, r7
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	781b      	ldrb	r3, [r3, #0]
 8009532:	011a      	lsls	r2, r3, #4
 8009534:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009538:	4413      	add	r3, r2
 800953a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800953e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009540:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009544:	2b00      	cmp	r3, #0
 8009546:	d112      	bne.n	800956e <USB_EPStartXfer+0x8e2>
 8009548:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800954a:	881b      	ldrh	r3, [r3, #0]
 800954c:	b29b      	uxth	r3, r3
 800954e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009552:	b29a      	uxth	r2, r3
 8009554:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009556:	801a      	strh	r2, [r3, #0]
 8009558:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800955a:	881b      	ldrh	r3, [r3, #0]
 800955c:	b29b      	uxth	r3, r3
 800955e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009562:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009566:	b29a      	uxth	r2, r3
 8009568:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800956a:	801a      	strh	r2, [r3, #0]
 800956c:	e05d      	b.n	800962a <USB_EPStartXfer+0x99e>
 800956e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009572:	2b3e      	cmp	r3, #62	; 0x3e
 8009574:	d817      	bhi.n	80095a6 <USB_EPStartXfer+0x91a>
 8009576:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800957a:	085b      	lsrs	r3, r3, #1
 800957c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8009580:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009584:	f003 0301 	and.w	r3, r3, #1
 8009588:	2b00      	cmp	r3, #0
 800958a:	d004      	beq.n	8009596 <USB_EPStartXfer+0x90a>
 800958c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8009590:	3301      	adds	r3, #1
 8009592:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8009596:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800959a:	b29b      	uxth	r3, r3
 800959c:	029b      	lsls	r3, r3, #10
 800959e:	b29a      	uxth	r2, r3
 80095a0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80095a2:	801a      	strh	r2, [r3, #0]
 80095a4:	e041      	b.n	800962a <USB_EPStartXfer+0x99e>
 80095a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80095aa:	095b      	lsrs	r3, r3, #5
 80095ac:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80095b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80095b4:	f003 031f 	and.w	r3, r3, #31
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d104      	bne.n	80095c6 <USB_EPStartXfer+0x93a>
 80095bc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80095c0:	3b01      	subs	r3, #1
 80095c2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80095c6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80095ca:	b29b      	uxth	r3, r3
 80095cc:	029b      	lsls	r3, r3, #10
 80095ce:	b29b      	uxth	r3, r3
 80095d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80095d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80095d8:	b29a      	uxth	r2, r3
 80095da:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80095dc:	801a      	strh	r2, [r3, #0]
 80095de:	e024      	b.n	800962a <USB_EPStartXfer+0x99e>
 80095e0:	463b      	mov	r3, r7
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	785b      	ldrb	r3, [r3, #1]
 80095e6:	2b01      	cmp	r3, #1
 80095e8:	d11f      	bne.n	800962a <USB_EPStartXfer+0x99e>
 80095ea:	1d3b      	adds	r3, r7, #4
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80095f2:	1d3b      	adds	r3, r7, #4
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80095fa:	b29b      	uxth	r3, r3
 80095fc:	461a      	mov	r2, r3
 80095fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009602:	4413      	add	r3, r2
 8009604:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009608:	463b      	mov	r3, r7
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	781b      	ldrb	r3, [r3, #0]
 800960e:	011a      	lsls	r2, r3, #4
 8009610:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009614:	4413      	add	r3, r2
 8009616:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800961a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800961e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009622:	b29a      	uxth	r2, r3
 8009624:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009628:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800962a:	463b      	mov	r3, r7
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	891b      	ldrh	r3, [r3, #8]
 8009630:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
        }

        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009634:	463b      	mov	r3, r7
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	6959      	ldr	r1, [r3, #20]
 800963a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800963e:	b29b      	uxth	r3, r3
 8009640:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8009644:	1d38      	adds	r0, r7, #4
 8009646:	6800      	ldr	r0, [r0, #0]
 8009648:	f000 fd7e 	bl	800a148 <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 800964c:	463b      	mov	r3, r7
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	785b      	ldrb	r3, [r3, #1]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d122      	bne.n	800969c <USB_EPStartXfer+0xa10>
 8009656:	1d3b      	adds	r3, r7, #4
 8009658:	681a      	ldr	r2, [r3, #0]
 800965a:	463b      	mov	r3, r7
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	781b      	ldrb	r3, [r3, #0]
 8009660:	009b      	lsls	r3, r3, #2
 8009662:	4413      	add	r3, r2
 8009664:	881b      	ldrh	r3, [r3, #0]
 8009666:	b29b      	uxth	r3, r3
 8009668:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800966c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009670:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8009674:	1d3b      	adds	r3, r7, #4
 8009676:	681a      	ldr	r2, [r3, #0]
 8009678:	463b      	mov	r3, r7
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	781b      	ldrb	r3, [r3, #0]
 800967e:	009b      	lsls	r3, r3, #2
 8009680:	441a      	add	r2, r3
 8009682:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8009686:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800968a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800968e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009692:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009696:	b29b      	uxth	r3, r3
 8009698:	8013      	strh	r3, [r2, #0]
 800969a:	e026      	b.n	80096ea <USB_EPStartXfer+0xa5e>
 800969c:	463b      	mov	r3, r7
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	785b      	ldrb	r3, [r3, #1]
 80096a2:	2b01      	cmp	r3, #1
 80096a4:	d121      	bne.n	80096ea <USB_EPStartXfer+0xa5e>
 80096a6:	1d3b      	adds	r3, r7, #4
 80096a8:	681a      	ldr	r2, [r3, #0]
 80096aa:	463b      	mov	r3, r7
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	781b      	ldrb	r3, [r3, #0]
 80096b0:	009b      	lsls	r3, r3, #2
 80096b2:	4413      	add	r3, r2
 80096b4:	881b      	ldrh	r3, [r3, #0]
 80096b6:	b29b      	uxth	r3, r3
 80096b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80096bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80096c0:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 80096c4:	1d3b      	adds	r3, r7, #4
 80096c6:	681a      	ldr	r2, [r3, #0]
 80096c8:	463b      	mov	r3, r7
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	781b      	ldrb	r3, [r3, #0]
 80096ce:	009b      	lsls	r3, r3, #2
 80096d0:	441a      	add	r2, r3
 80096d2:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 80096d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80096da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80096de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80096e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096e6:	b29b      	uxth	r3, r3
 80096e8:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80096ea:	1d3b      	adds	r3, r7, #4
 80096ec:	681a      	ldr	r2, [r3, #0]
 80096ee:	463b      	mov	r3, r7
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	781b      	ldrb	r3, [r3, #0]
 80096f4:	009b      	lsls	r3, r3, #2
 80096f6:	4413      	add	r3, r2
 80096f8:	881b      	ldrh	r3, [r3, #0]
 80096fa:	b29b      	uxth	r3, r3
 80096fc:	f107 020e 	add.w	r2, r7, #14
 8009700:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009704:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009708:	8013      	strh	r3, [r2, #0]
 800970a:	f107 030e 	add.w	r3, r7, #14
 800970e:	f107 020e 	add.w	r2, r7, #14
 8009712:	8812      	ldrh	r2, [r2, #0]
 8009714:	f082 0210 	eor.w	r2, r2, #16
 8009718:	801a      	strh	r2, [r3, #0]
 800971a:	f107 030e 	add.w	r3, r7, #14
 800971e:	f107 020e 	add.w	r2, r7, #14
 8009722:	8812      	ldrh	r2, [r2, #0]
 8009724:	f082 0220 	eor.w	r2, r2, #32
 8009728:	801a      	strh	r2, [r3, #0]
 800972a:	1d3b      	adds	r3, r7, #4
 800972c:	681a      	ldr	r2, [r3, #0]
 800972e:	463b      	mov	r3, r7
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	781b      	ldrb	r3, [r3, #0]
 8009734:	009b      	lsls	r3, r3, #2
 8009736:	441a      	add	r2, r3
 8009738:	f107 030e 	add.w	r3, r7, #14
 800973c:	881b      	ldrh	r3, [r3, #0]
 800973e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009742:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009746:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800974a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800974e:	b29b      	uxth	r3, r3
 8009750:	8013      	strh	r3, [r2, #0]
 8009752:	e3b5      	b.n	8009ec0 <USB_EPStartXfer+0x1234>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8009754:	463b      	mov	r3, r7
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	7b1b      	ldrb	r3, [r3, #12]
 800975a:	2b00      	cmp	r3, #0
 800975c:	f040 8090 	bne.w	8009880 <USB_EPStartXfer+0xbf4>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8009760:	463b      	mov	r3, r7
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	699a      	ldr	r2, [r3, #24]
 8009766:	463b      	mov	r3, r7
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	691b      	ldr	r3, [r3, #16]
 800976c:	429a      	cmp	r2, r3
 800976e:	d90e      	bls.n	800978e <USB_EPStartXfer+0xb02>
      {
        len = ep->maxpacket;
 8009770:	463b      	mov	r3, r7
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	691b      	ldr	r3, [r3, #16]
 8009776:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len -= len;
 800977a:	463b      	mov	r3, r7
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	699a      	ldr	r2, [r3, #24]
 8009780:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009784:	1ad2      	subs	r2, r2, r3
 8009786:	463b      	mov	r3, r7
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	619a      	str	r2, [r3, #24]
 800978c:	e008      	b.n	80097a0 <USB_EPStartXfer+0xb14>
      }
      else
      {
        len = ep->xfer_len;
 800978e:	463b      	mov	r3, r7
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	699b      	ldr	r3, [r3, #24]
 8009794:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len = 0U;
 8009798:	463b      	mov	r3, r7
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	2200      	movs	r2, #0
 800979e:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80097a0:	1d3b      	adds	r3, r7, #4
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80097a8:	1d3b      	adds	r3, r7, #4
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80097b0:	b29b      	uxth	r3, r3
 80097b2:	461a      	mov	r2, r3
 80097b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80097b8:	4413      	add	r3, r2
 80097ba:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80097be:	463b      	mov	r3, r7
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	781b      	ldrb	r3, [r3, #0]
 80097c4:	011a      	lsls	r2, r3, #4
 80097c6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80097ca:	4413      	add	r3, r2
 80097cc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80097d0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80097d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d116      	bne.n	800980a <USB_EPStartXfer+0xb7e>
 80097dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80097e0:	881b      	ldrh	r3, [r3, #0]
 80097e2:	b29b      	uxth	r3, r3
 80097e4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80097e8:	b29a      	uxth	r2, r3
 80097ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80097ee:	801a      	strh	r2, [r3, #0]
 80097f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80097f4:	881b      	ldrh	r3, [r3, #0]
 80097f6:	b29b      	uxth	r3, r3
 80097f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80097fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009800:	b29a      	uxth	r2, r3
 8009802:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009806:	801a      	strh	r2, [r3, #0]
 8009808:	e32c      	b.n	8009e64 <USB_EPStartXfer+0x11d8>
 800980a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800980e:	2b3e      	cmp	r3, #62	; 0x3e
 8009810:	d818      	bhi.n	8009844 <USB_EPStartXfer+0xbb8>
 8009812:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009816:	085b      	lsrs	r3, r3, #1
 8009818:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800981c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009820:	f003 0301 	and.w	r3, r3, #1
 8009824:	2b00      	cmp	r3, #0
 8009826:	d004      	beq.n	8009832 <USB_EPStartXfer+0xba6>
 8009828:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800982c:	3301      	adds	r3, #1
 800982e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8009832:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8009836:	b29b      	uxth	r3, r3
 8009838:	029b      	lsls	r3, r3, #10
 800983a:	b29a      	uxth	r2, r3
 800983c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009840:	801a      	strh	r2, [r3, #0]
 8009842:	e30f      	b.n	8009e64 <USB_EPStartXfer+0x11d8>
 8009844:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009848:	095b      	lsrs	r3, r3, #5
 800984a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800984e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009852:	f003 031f 	and.w	r3, r3, #31
 8009856:	2b00      	cmp	r3, #0
 8009858:	d104      	bne.n	8009864 <USB_EPStartXfer+0xbd8>
 800985a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800985e:	3b01      	subs	r3, #1
 8009860:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8009864:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8009868:	b29b      	uxth	r3, r3
 800986a:	029b      	lsls	r3, r3, #10
 800986c:	b29b      	uxth	r3, r3
 800986e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009872:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009876:	b29a      	uxth	r2, r3
 8009878:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800987c:	801a      	strh	r2, [r3, #0]
 800987e:	e2f1      	b.n	8009e64 <USB_EPStartXfer+0x11d8>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8009880:	463b      	mov	r3, r7
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	78db      	ldrb	r3, [r3, #3]
 8009886:	2b02      	cmp	r3, #2
 8009888:	f040 818f 	bne.w	8009baa <USB_EPStartXfer+0xf1e>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800988c:	463b      	mov	r3, r7
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	785b      	ldrb	r3, [r3, #1]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d175      	bne.n	8009982 <USB_EPStartXfer+0xcf6>
 8009896:	1d3b      	adds	r3, r7, #4
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800989e:	1d3b      	adds	r3, r7, #4
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80098a6:	b29b      	uxth	r3, r3
 80098a8:	461a      	mov	r2, r3
 80098aa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80098ae:	4413      	add	r3, r2
 80098b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80098b4:	463b      	mov	r3, r7
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	781b      	ldrb	r3, [r3, #0]
 80098ba:	011a      	lsls	r2, r3, #4
 80098bc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80098c0:	4413      	add	r3, r2
 80098c2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80098c6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80098ca:	463b      	mov	r3, r7
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	691b      	ldr	r3, [r3, #16]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d116      	bne.n	8009902 <USB_EPStartXfer+0xc76>
 80098d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80098d8:	881b      	ldrh	r3, [r3, #0]
 80098da:	b29b      	uxth	r3, r3
 80098dc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80098e0:	b29a      	uxth	r2, r3
 80098e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80098e6:	801a      	strh	r2, [r3, #0]
 80098e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80098ec:	881b      	ldrh	r3, [r3, #0]
 80098ee:	b29b      	uxth	r3, r3
 80098f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80098f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80098f8:	b29a      	uxth	r2, r3
 80098fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80098fe:	801a      	strh	r2, [r3, #0]
 8009900:	e065      	b.n	80099ce <USB_EPStartXfer+0xd42>
 8009902:	463b      	mov	r3, r7
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	691b      	ldr	r3, [r3, #16]
 8009908:	2b3e      	cmp	r3, #62	; 0x3e
 800990a:	d81a      	bhi.n	8009942 <USB_EPStartXfer+0xcb6>
 800990c:	463b      	mov	r3, r7
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	691b      	ldr	r3, [r3, #16]
 8009912:	085b      	lsrs	r3, r3, #1
 8009914:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009918:	463b      	mov	r3, r7
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	691b      	ldr	r3, [r3, #16]
 800991e:	f003 0301 	and.w	r3, r3, #1
 8009922:	2b00      	cmp	r3, #0
 8009924:	d004      	beq.n	8009930 <USB_EPStartXfer+0xca4>
 8009926:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800992a:	3301      	adds	r3, #1
 800992c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009930:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009934:	b29b      	uxth	r3, r3
 8009936:	029b      	lsls	r3, r3, #10
 8009938:	b29a      	uxth	r2, r3
 800993a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800993e:	801a      	strh	r2, [r3, #0]
 8009940:	e045      	b.n	80099ce <USB_EPStartXfer+0xd42>
 8009942:	463b      	mov	r3, r7
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	691b      	ldr	r3, [r3, #16]
 8009948:	095b      	lsrs	r3, r3, #5
 800994a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800994e:	463b      	mov	r3, r7
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	691b      	ldr	r3, [r3, #16]
 8009954:	f003 031f 	and.w	r3, r3, #31
 8009958:	2b00      	cmp	r3, #0
 800995a:	d104      	bne.n	8009966 <USB_EPStartXfer+0xcda>
 800995c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009960:	3b01      	subs	r3, #1
 8009962:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009966:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800996a:	b29b      	uxth	r3, r3
 800996c:	029b      	lsls	r3, r3, #10
 800996e:	b29b      	uxth	r3, r3
 8009970:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009974:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009978:	b29a      	uxth	r2, r3
 800997a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800997e:	801a      	strh	r2, [r3, #0]
 8009980:	e025      	b.n	80099ce <USB_EPStartXfer+0xd42>
 8009982:	463b      	mov	r3, r7
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	785b      	ldrb	r3, [r3, #1]
 8009988:	2b01      	cmp	r3, #1
 800998a:	d120      	bne.n	80099ce <USB_EPStartXfer+0xd42>
 800998c:	1d3b      	adds	r3, r7, #4
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009994:	1d3b      	adds	r3, r7, #4
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800999c:	b29b      	uxth	r3, r3
 800999e:	461a      	mov	r2, r3
 80099a0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80099a4:	4413      	add	r3, r2
 80099a6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80099aa:	463b      	mov	r3, r7
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	781b      	ldrb	r3, [r3, #0]
 80099b0:	011a      	lsls	r2, r3, #4
 80099b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80099b6:	4413      	add	r3, r2
 80099b8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80099bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80099c0:	463b      	mov	r3, r7
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	691b      	ldr	r3, [r3, #16]
 80099c6:	b29a      	uxth	r2, r3
 80099c8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80099cc:	801a      	strh	r2, [r3, #0]
 80099ce:	1d3b      	adds	r3, r7, #4
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80099d6:	463b      	mov	r3, r7
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	785b      	ldrb	r3, [r3, #1]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d175      	bne.n	8009acc <USB_EPStartXfer+0xe40>
 80099e0:	1d3b      	adds	r3, r7, #4
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80099e8:	1d3b      	adds	r3, r7, #4
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80099f0:	b29b      	uxth	r3, r3
 80099f2:	461a      	mov	r2, r3
 80099f4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80099f8:	4413      	add	r3, r2
 80099fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80099fe:	463b      	mov	r3, r7
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	781b      	ldrb	r3, [r3, #0]
 8009a04:	011a      	lsls	r2, r3, #4
 8009a06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009a0a:	4413      	add	r3, r2
 8009a0c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009a10:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009a14:	463b      	mov	r3, r7
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	691b      	ldr	r3, [r3, #16]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d116      	bne.n	8009a4c <USB_EPStartXfer+0xdc0>
 8009a1e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009a22:	881b      	ldrh	r3, [r3, #0]
 8009a24:	b29b      	uxth	r3, r3
 8009a26:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009a2a:	b29a      	uxth	r2, r3
 8009a2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009a30:	801a      	strh	r2, [r3, #0]
 8009a32:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009a36:	881b      	ldrh	r3, [r3, #0]
 8009a38:	b29b      	uxth	r3, r3
 8009a3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009a3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009a42:	b29a      	uxth	r2, r3
 8009a44:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009a48:	801a      	strh	r2, [r3, #0]
 8009a4a:	e061      	b.n	8009b10 <USB_EPStartXfer+0xe84>
 8009a4c:	463b      	mov	r3, r7
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	691b      	ldr	r3, [r3, #16]
 8009a52:	2b3e      	cmp	r3, #62	; 0x3e
 8009a54:	d81a      	bhi.n	8009a8c <USB_EPStartXfer+0xe00>
 8009a56:	463b      	mov	r3, r7
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	691b      	ldr	r3, [r3, #16]
 8009a5c:	085b      	lsrs	r3, r3, #1
 8009a5e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009a62:	463b      	mov	r3, r7
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	691b      	ldr	r3, [r3, #16]
 8009a68:	f003 0301 	and.w	r3, r3, #1
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d004      	beq.n	8009a7a <USB_EPStartXfer+0xdee>
 8009a70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a74:	3301      	adds	r3, #1
 8009a76:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009a7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a7e:	b29b      	uxth	r3, r3
 8009a80:	029b      	lsls	r3, r3, #10
 8009a82:	b29a      	uxth	r2, r3
 8009a84:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009a88:	801a      	strh	r2, [r3, #0]
 8009a8a:	e041      	b.n	8009b10 <USB_EPStartXfer+0xe84>
 8009a8c:	463b      	mov	r3, r7
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	691b      	ldr	r3, [r3, #16]
 8009a92:	095b      	lsrs	r3, r3, #5
 8009a94:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009a98:	463b      	mov	r3, r7
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	691b      	ldr	r3, [r3, #16]
 8009a9e:	f003 031f 	and.w	r3, r3, #31
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d104      	bne.n	8009ab0 <USB_EPStartXfer+0xe24>
 8009aa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009aaa:	3b01      	subs	r3, #1
 8009aac:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009ab0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ab4:	b29b      	uxth	r3, r3
 8009ab6:	029b      	lsls	r3, r3, #10
 8009ab8:	b29b      	uxth	r3, r3
 8009aba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009abe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ac2:	b29a      	uxth	r2, r3
 8009ac4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009ac8:	801a      	strh	r2, [r3, #0]
 8009aca:	e021      	b.n	8009b10 <USB_EPStartXfer+0xe84>
 8009acc:	463b      	mov	r3, r7
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	785b      	ldrb	r3, [r3, #1]
 8009ad2:	2b01      	cmp	r3, #1
 8009ad4:	d11c      	bne.n	8009b10 <USB_EPStartXfer+0xe84>
 8009ad6:	1d3b      	adds	r3, r7, #4
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009ade:	b29b      	uxth	r3, r3
 8009ae0:	461a      	mov	r2, r3
 8009ae2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009ae6:	4413      	add	r3, r2
 8009ae8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009aec:	463b      	mov	r3, r7
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	781b      	ldrb	r3, [r3, #0]
 8009af2:	011a      	lsls	r2, r3, #4
 8009af4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009af8:	4413      	add	r3, r2
 8009afa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009afe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8009b02:	463b      	mov	r3, r7
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	691b      	ldr	r3, [r3, #16]
 8009b08:	b29a      	uxth	r2, r3
 8009b0a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009b0e:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8009b10:	463b      	mov	r3, r7
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	69db      	ldr	r3, [r3, #28]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	f000 81a4 	beq.w	8009e64 <USB_EPStartXfer+0x11d8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8009b1c:	1d3b      	adds	r3, r7, #4
 8009b1e:	681a      	ldr	r2, [r3, #0]
 8009b20:	463b      	mov	r3, r7
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	781b      	ldrb	r3, [r3, #0]
 8009b26:	009b      	lsls	r3, r3, #2
 8009b28:	4413      	add	r3, r2
 8009b2a:	881b      	ldrh	r3, [r3, #0]
 8009b2c:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009b30:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8009b34:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d005      	beq.n	8009b48 <USB_EPStartXfer+0xebc>
 8009b3c:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8009b40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d10d      	bne.n	8009b64 <USB_EPStartXfer+0xed8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009b48:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8009b4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	f040 8187 	bne.w	8009e64 <USB_EPStartXfer+0x11d8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009b56:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8009b5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	f040 8180 	bne.w	8009e64 <USB_EPStartXfer+0x11d8>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8009b64:	1d3b      	adds	r3, r7, #4
 8009b66:	681a      	ldr	r2, [r3, #0]
 8009b68:	463b      	mov	r3, r7
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	781b      	ldrb	r3, [r3, #0]
 8009b6e:	009b      	lsls	r3, r3, #2
 8009b70:	4413      	add	r3, r2
 8009b72:	881b      	ldrh	r3, [r3, #0]
 8009b74:	b29b      	uxth	r3, r3
 8009b76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b7e:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 8009b82:	1d3b      	adds	r3, r7, #4
 8009b84:	681a      	ldr	r2, [r3, #0]
 8009b86:	463b      	mov	r3, r7
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	781b      	ldrb	r3, [r3, #0]
 8009b8c:	009b      	lsls	r3, r3, #2
 8009b8e:	441a      	add	r2, r3
 8009b90:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8009b94:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009b98:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009b9c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009ba0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009ba4:	b29b      	uxth	r3, r3
 8009ba6:	8013      	strh	r3, [r2, #0]
 8009ba8:	e15c      	b.n	8009e64 <USB_EPStartXfer+0x11d8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8009baa:	463b      	mov	r3, r7
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	78db      	ldrb	r3, [r3, #3]
 8009bb0:	2b01      	cmp	r3, #1
 8009bb2:	f040 8155 	bne.w	8009e60 <USB_EPStartXfer+0x11d4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8009bb6:	463b      	mov	r3, r7
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	699a      	ldr	r2, [r3, #24]
 8009bbc:	463b      	mov	r3, r7
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	691b      	ldr	r3, [r3, #16]
 8009bc2:	429a      	cmp	r2, r3
 8009bc4:	d90e      	bls.n	8009be4 <USB_EPStartXfer+0xf58>
        {
          len = ep->maxpacket;
 8009bc6:	463b      	mov	r3, r7
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	691b      	ldr	r3, [r3, #16]
 8009bcc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len -= len;
 8009bd0:	463b      	mov	r3, r7
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	699a      	ldr	r2, [r3, #24]
 8009bd6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009bda:	1ad2      	subs	r2, r2, r3
 8009bdc:	463b      	mov	r3, r7
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	619a      	str	r2, [r3, #24]
 8009be2:	e008      	b.n	8009bf6 <USB_EPStartXfer+0xf6a>
        }
        else
        {
          len = ep->xfer_len;
 8009be4:	463b      	mov	r3, r7
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	699b      	ldr	r3, [r3, #24]
 8009bea:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len = 0U;
 8009bee:	463b      	mov	r3, r7
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8009bf6:	463b      	mov	r3, r7
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	785b      	ldrb	r3, [r3, #1]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d16f      	bne.n	8009ce0 <USB_EPStartXfer+0x1054>
 8009c00:	1d3b      	adds	r3, r7, #4
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009c08:	1d3b      	adds	r3, r7, #4
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009c10:	b29b      	uxth	r3, r3
 8009c12:	461a      	mov	r2, r3
 8009c14:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8009c18:	4413      	add	r3, r2
 8009c1a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009c1e:	463b      	mov	r3, r7
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	781b      	ldrb	r3, [r3, #0]
 8009c24:	011a      	lsls	r2, r3, #4
 8009c26:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8009c2a:	4413      	add	r3, r2
 8009c2c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009c30:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009c34:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d116      	bne.n	8009c6a <USB_EPStartXfer+0xfde>
 8009c3c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009c40:	881b      	ldrh	r3, [r3, #0]
 8009c42:	b29b      	uxth	r3, r3
 8009c44:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009c48:	b29a      	uxth	r2, r3
 8009c4a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009c4e:	801a      	strh	r2, [r3, #0]
 8009c50:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009c54:	881b      	ldrh	r3, [r3, #0]
 8009c56:	b29b      	uxth	r3, r3
 8009c58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009c5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009c60:	b29a      	uxth	r2, r3
 8009c62:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009c66:	801a      	strh	r2, [r3, #0]
 8009c68:	e05f      	b.n	8009d2a <USB_EPStartXfer+0x109e>
 8009c6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009c6e:	2b3e      	cmp	r3, #62	; 0x3e
 8009c70:	d818      	bhi.n	8009ca4 <USB_EPStartXfer+0x1018>
 8009c72:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009c76:	085b      	lsrs	r3, r3, #1
 8009c78:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009c7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009c80:	f003 0301 	and.w	r3, r3, #1
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d004      	beq.n	8009c92 <USB_EPStartXfer+0x1006>
 8009c88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c8c:	3301      	adds	r3, #1
 8009c8e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009c92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	029b      	lsls	r3, r3, #10
 8009c9a:	b29a      	uxth	r2, r3
 8009c9c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009ca0:	801a      	strh	r2, [r3, #0]
 8009ca2:	e042      	b.n	8009d2a <USB_EPStartXfer+0x109e>
 8009ca4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009ca8:	095b      	lsrs	r3, r3, #5
 8009caa:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009cae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009cb2:	f003 031f 	and.w	r3, r3, #31
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d104      	bne.n	8009cc4 <USB_EPStartXfer+0x1038>
 8009cba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009cbe:	3b01      	subs	r3, #1
 8009cc0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009cc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009cc8:	b29b      	uxth	r3, r3
 8009cca:	029b      	lsls	r3, r3, #10
 8009ccc:	b29b      	uxth	r3, r3
 8009cce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009cd2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009cd6:	b29a      	uxth	r2, r3
 8009cd8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009cdc:	801a      	strh	r2, [r3, #0]
 8009cde:	e024      	b.n	8009d2a <USB_EPStartXfer+0x109e>
 8009ce0:	463b      	mov	r3, r7
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	785b      	ldrb	r3, [r3, #1]
 8009ce6:	2b01      	cmp	r3, #1
 8009ce8:	d11f      	bne.n	8009d2a <USB_EPStartXfer+0x109e>
 8009cea:	1d3b      	adds	r3, r7, #4
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009cf2:	1d3b      	adds	r3, r7, #4
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009cfa:	b29b      	uxth	r3, r3
 8009cfc:	461a      	mov	r2, r3
 8009cfe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009d02:	4413      	add	r3, r2
 8009d04:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009d08:	463b      	mov	r3, r7
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	781b      	ldrb	r3, [r3, #0]
 8009d0e:	011a      	lsls	r2, r3, #4
 8009d10:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009d14:	4413      	add	r3, r2
 8009d16:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009d1a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8009d1e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009d22:	b29a      	uxth	r2, r3
 8009d24:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009d28:	801a      	strh	r2, [r3, #0]
 8009d2a:	1d3b      	adds	r3, r7, #4
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009d32:	463b      	mov	r3, r7
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	785b      	ldrb	r3, [r3, #1]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d16f      	bne.n	8009e1c <USB_EPStartXfer+0x1190>
 8009d3c:	1d3b      	adds	r3, r7, #4
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009d44:	1d3b      	adds	r3, r7, #4
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009d4c:	b29b      	uxth	r3, r3
 8009d4e:	461a      	mov	r2, r3
 8009d50:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009d54:	4413      	add	r3, r2
 8009d56:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009d5a:	463b      	mov	r3, r7
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	781b      	ldrb	r3, [r3, #0]
 8009d60:	011a      	lsls	r2, r3, #4
 8009d62:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009d66:	4413      	add	r3, r2
 8009d68:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009d6c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8009d70:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d116      	bne.n	8009da6 <USB_EPStartXfer+0x111a>
 8009d78:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009d7c:	881b      	ldrh	r3, [r3, #0]
 8009d7e:	b29b      	uxth	r3, r3
 8009d80:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009d84:	b29a      	uxth	r2, r3
 8009d86:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009d8a:	801a      	strh	r2, [r3, #0]
 8009d8c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009d90:	881b      	ldrh	r3, [r3, #0]
 8009d92:	b29b      	uxth	r3, r3
 8009d94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009d98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009d9c:	b29a      	uxth	r2, r3
 8009d9e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009da2:	801a      	strh	r2, [r3, #0]
 8009da4:	e05e      	b.n	8009e64 <USB_EPStartXfer+0x11d8>
 8009da6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009daa:	2b3e      	cmp	r3, #62	; 0x3e
 8009dac:	d818      	bhi.n	8009de0 <USB_EPStartXfer+0x1154>
 8009dae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009db2:	085b      	lsrs	r3, r3, #1
 8009db4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009db8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009dbc:	f003 0301 	and.w	r3, r3, #1
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d004      	beq.n	8009dce <USB_EPStartXfer+0x1142>
 8009dc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009dc8:	3301      	adds	r3, #1
 8009dca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009dce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009dd2:	b29b      	uxth	r3, r3
 8009dd4:	029b      	lsls	r3, r3, #10
 8009dd6:	b29a      	uxth	r2, r3
 8009dd8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009ddc:	801a      	strh	r2, [r3, #0]
 8009dde:	e041      	b.n	8009e64 <USB_EPStartXfer+0x11d8>
 8009de0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009de4:	095b      	lsrs	r3, r3, #5
 8009de6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009dea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009dee:	f003 031f 	and.w	r3, r3, #31
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d104      	bne.n	8009e00 <USB_EPStartXfer+0x1174>
 8009df6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009dfa:	3b01      	subs	r3, #1
 8009dfc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009e00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009e04:	b29b      	uxth	r3, r3
 8009e06:	029b      	lsls	r3, r3, #10
 8009e08:	b29b      	uxth	r3, r3
 8009e0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e12:	b29a      	uxth	r2, r3
 8009e14:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009e18:	801a      	strh	r2, [r3, #0]
 8009e1a:	e023      	b.n	8009e64 <USB_EPStartXfer+0x11d8>
 8009e1c:	463b      	mov	r3, r7
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	785b      	ldrb	r3, [r3, #1]
 8009e22:	2b01      	cmp	r3, #1
 8009e24:	d11e      	bne.n	8009e64 <USB_EPStartXfer+0x11d8>
 8009e26:	1d3b      	adds	r3, r7, #4
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009e2e:	b29b      	uxth	r3, r3
 8009e30:	461a      	mov	r2, r3
 8009e32:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009e36:	4413      	add	r3, r2
 8009e38:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009e3c:	463b      	mov	r3, r7
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	781b      	ldrb	r3, [r3, #0]
 8009e42:	011a      	lsls	r2, r3, #4
 8009e44:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009e48:	4413      	add	r3, r2
 8009e4a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009e4e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009e52:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009e56:	b29a      	uxth	r2, r3
 8009e58:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009e5c:	801a      	strh	r2, [r3, #0]
 8009e5e:	e001      	b.n	8009e64 <USB_EPStartXfer+0x11d8>
      }
      else
      {
        return HAL_ERROR;
 8009e60:	2301      	movs	r3, #1
 8009e62:	e02e      	b.n	8009ec2 <USB_EPStartXfer+0x1236>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009e64:	1d3b      	adds	r3, r7, #4
 8009e66:	681a      	ldr	r2, [r3, #0]
 8009e68:	463b      	mov	r3, r7
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	781b      	ldrb	r3, [r3, #0]
 8009e6e:	009b      	lsls	r3, r3, #2
 8009e70:	4413      	add	r3, r2
 8009e72:	881b      	ldrh	r3, [r3, #0]
 8009e74:	b29b      	uxth	r3, r3
 8009e76:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009e7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e7e:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8009e82:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8009e86:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009e8a:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8009e8e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8009e92:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009e96:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8009e9a:	1d3b      	adds	r3, r7, #4
 8009e9c:	681a      	ldr	r2, [r3, #0]
 8009e9e:	463b      	mov	r3, r7
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	781b      	ldrb	r3, [r3, #0]
 8009ea4:	009b      	lsls	r3, r3, #2
 8009ea6:	441a      	add	r2, r3
 8009ea8:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8009eac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009eb0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009eb4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009eb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ebc:	b29b      	uxth	r3, r3
 8009ebe:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009ec0:	2300      	movs	r3, #0
}
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	bd80      	pop	{r7, pc}

08009ecc <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009ecc:	b480      	push	{r7}
 8009ece:	b085      	sub	sp, #20
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
 8009ed4:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	785b      	ldrb	r3, [r3, #1]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d020      	beq.n	8009f20 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009ede:	687a      	ldr	r2, [r7, #4]
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	781b      	ldrb	r3, [r3, #0]
 8009ee4:	009b      	lsls	r3, r3, #2
 8009ee6:	4413      	add	r3, r2
 8009ee8:	881b      	ldrh	r3, [r3, #0]
 8009eea:	b29b      	uxth	r3, r3
 8009eec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009ef0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ef4:	81bb      	strh	r3, [r7, #12]
 8009ef6:	89bb      	ldrh	r3, [r7, #12]
 8009ef8:	f083 0310 	eor.w	r3, r3, #16
 8009efc:	81bb      	strh	r3, [r7, #12]
 8009efe:	687a      	ldr	r2, [r7, #4]
 8009f00:	683b      	ldr	r3, [r7, #0]
 8009f02:	781b      	ldrb	r3, [r3, #0]
 8009f04:	009b      	lsls	r3, r3, #2
 8009f06:	441a      	add	r2, r3
 8009f08:	89bb      	ldrh	r3, [r7, #12]
 8009f0a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009f0e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009f12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009f16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f1a:	b29b      	uxth	r3, r3
 8009f1c:	8013      	strh	r3, [r2, #0]
 8009f1e:	e01f      	b.n	8009f60 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009f20:	687a      	ldr	r2, [r7, #4]
 8009f22:	683b      	ldr	r3, [r7, #0]
 8009f24:	781b      	ldrb	r3, [r3, #0]
 8009f26:	009b      	lsls	r3, r3, #2
 8009f28:	4413      	add	r3, r2
 8009f2a:	881b      	ldrh	r3, [r3, #0]
 8009f2c:	b29b      	uxth	r3, r3
 8009f2e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009f32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f36:	81fb      	strh	r3, [r7, #14]
 8009f38:	89fb      	ldrh	r3, [r7, #14]
 8009f3a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009f3e:	81fb      	strh	r3, [r7, #14]
 8009f40:	687a      	ldr	r2, [r7, #4]
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	781b      	ldrb	r3, [r3, #0]
 8009f46:	009b      	lsls	r3, r3, #2
 8009f48:	441a      	add	r2, r3
 8009f4a:	89fb      	ldrh	r3, [r7, #14]
 8009f4c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009f50:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009f54:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009f58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f5c:	b29b      	uxth	r3, r3
 8009f5e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009f60:	2300      	movs	r3, #0
}
 8009f62:	4618      	mov	r0, r3
 8009f64:	3714      	adds	r7, #20
 8009f66:	46bd      	mov	sp, r7
 8009f68:	bc80      	pop	{r7}
 8009f6a:	4770      	bx	lr

08009f6c <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009f6c:	b480      	push	{r7}
 8009f6e:	b087      	sub	sp, #28
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
 8009f74:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009f76:	683b      	ldr	r3, [r7, #0]
 8009f78:	7b1b      	ldrb	r3, [r3, #12]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	f040 809d 	bne.w	800a0ba <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	785b      	ldrb	r3, [r3, #1]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d04c      	beq.n	800a022 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009f88:	687a      	ldr	r2, [r7, #4]
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	781b      	ldrb	r3, [r3, #0]
 8009f8e:	009b      	lsls	r3, r3, #2
 8009f90:	4413      	add	r3, r2
 8009f92:	881b      	ldrh	r3, [r3, #0]
 8009f94:	823b      	strh	r3, [r7, #16]
 8009f96:	8a3b      	ldrh	r3, [r7, #16]
 8009f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d01b      	beq.n	8009fd8 <USB_EPClearStall+0x6c>
 8009fa0:	687a      	ldr	r2, [r7, #4]
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	781b      	ldrb	r3, [r3, #0]
 8009fa6:	009b      	lsls	r3, r3, #2
 8009fa8:	4413      	add	r3, r2
 8009faa:	881b      	ldrh	r3, [r3, #0]
 8009fac:	b29b      	uxth	r3, r3
 8009fae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009fb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009fb6:	81fb      	strh	r3, [r7, #14]
 8009fb8:	687a      	ldr	r2, [r7, #4]
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	781b      	ldrb	r3, [r3, #0]
 8009fbe:	009b      	lsls	r3, r3, #2
 8009fc0:	441a      	add	r2, r3
 8009fc2:	89fb      	ldrh	r3, [r7, #14]
 8009fc4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009fc8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009fcc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009fd0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009fd4:	b29b      	uxth	r3, r3
 8009fd6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009fd8:	683b      	ldr	r3, [r7, #0]
 8009fda:	78db      	ldrb	r3, [r3, #3]
 8009fdc:	2b01      	cmp	r3, #1
 8009fde:	d06c      	beq.n	800a0ba <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009fe0:	687a      	ldr	r2, [r7, #4]
 8009fe2:	683b      	ldr	r3, [r7, #0]
 8009fe4:	781b      	ldrb	r3, [r3, #0]
 8009fe6:	009b      	lsls	r3, r3, #2
 8009fe8:	4413      	add	r3, r2
 8009fea:	881b      	ldrh	r3, [r3, #0]
 8009fec:	b29b      	uxth	r3, r3
 8009fee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009ff2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ff6:	81bb      	strh	r3, [r7, #12]
 8009ff8:	89bb      	ldrh	r3, [r7, #12]
 8009ffa:	f083 0320 	eor.w	r3, r3, #32
 8009ffe:	81bb      	strh	r3, [r7, #12]
 800a000:	687a      	ldr	r2, [r7, #4]
 800a002:	683b      	ldr	r3, [r7, #0]
 800a004:	781b      	ldrb	r3, [r3, #0]
 800a006:	009b      	lsls	r3, r3, #2
 800a008:	441a      	add	r2, r3
 800a00a:	89bb      	ldrh	r3, [r7, #12]
 800a00c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a010:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a014:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a018:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a01c:	b29b      	uxth	r3, r3
 800a01e:	8013      	strh	r3, [r2, #0]
 800a020:	e04b      	b.n	800a0ba <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a022:	687a      	ldr	r2, [r7, #4]
 800a024:	683b      	ldr	r3, [r7, #0]
 800a026:	781b      	ldrb	r3, [r3, #0]
 800a028:	009b      	lsls	r3, r3, #2
 800a02a:	4413      	add	r3, r2
 800a02c:	881b      	ldrh	r3, [r3, #0]
 800a02e:	82fb      	strh	r3, [r7, #22]
 800a030:	8afb      	ldrh	r3, [r7, #22]
 800a032:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a036:	2b00      	cmp	r3, #0
 800a038:	d01b      	beq.n	800a072 <USB_EPClearStall+0x106>
 800a03a:	687a      	ldr	r2, [r7, #4]
 800a03c:	683b      	ldr	r3, [r7, #0]
 800a03e:	781b      	ldrb	r3, [r3, #0]
 800a040:	009b      	lsls	r3, r3, #2
 800a042:	4413      	add	r3, r2
 800a044:	881b      	ldrh	r3, [r3, #0]
 800a046:	b29b      	uxth	r3, r3
 800a048:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a04c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a050:	82bb      	strh	r3, [r7, #20]
 800a052:	687a      	ldr	r2, [r7, #4]
 800a054:	683b      	ldr	r3, [r7, #0]
 800a056:	781b      	ldrb	r3, [r3, #0]
 800a058:	009b      	lsls	r3, r3, #2
 800a05a:	441a      	add	r2, r3
 800a05c:	8abb      	ldrh	r3, [r7, #20]
 800a05e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a062:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a066:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a06a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a06e:	b29b      	uxth	r3, r3
 800a070:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a072:	687a      	ldr	r2, [r7, #4]
 800a074:	683b      	ldr	r3, [r7, #0]
 800a076:	781b      	ldrb	r3, [r3, #0]
 800a078:	009b      	lsls	r3, r3, #2
 800a07a:	4413      	add	r3, r2
 800a07c:	881b      	ldrh	r3, [r3, #0]
 800a07e:	b29b      	uxth	r3, r3
 800a080:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a084:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a088:	827b      	strh	r3, [r7, #18]
 800a08a:	8a7b      	ldrh	r3, [r7, #18]
 800a08c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800a090:	827b      	strh	r3, [r7, #18]
 800a092:	8a7b      	ldrh	r3, [r7, #18]
 800a094:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800a098:	827b      	strh	r3, [r7, #18]
 800a09a:	687a      	ldr	r2, [r7, #4]
 800a09c:	683b      	ldr	r3, [r7, #0]
 800a09e:	781b      	ldrb	r3, [r3, #0]
 800a0a0:	009b      	lsls	r3, r3, #2
 800a0a2:	441a      	add	r2, r3
 800a0a4:	8a7b      	ldrh	r3, [r7, #18]
 800a0a6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a0aa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a0ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a0b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a0b6:	b29b      	uxth	r3, r3
 800a0b8:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800a0ba:	2300      	movs	r3, #0
}
 800a0bc:	4618      	mov	r0, r3
 800a0be:	371c      	adds	r7, #28
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	bc80      	pop	{r7}
 800a0c4:	4770      	bx	lr

0800a0c6 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800a0c6:	b480      	push	{r7}
 800a0c8:	b083      	sub	sp, #12
 800a0ca:	af00      	add	r7, sp, #0
 800a0cc:	6078      	str	r0, [r7, #4]
 800a0ce:	460b      	mov	r3, r1
 800a0d0:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800a0d2:	78fb      	ldrb	r3, [r7, #3]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d103      	bne.n	800a0e0 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	2280      	movs	r2, #128	; 0x80
 800a0dc:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800a0e0:	2300      	movs	r3, #0
}
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	370c      	adds	r7, #12
 800a0e6:	46bd      	mov	sp, r7
 800a0e8:	bc80      	pop	{r7}
 800a0ea:	4770      	bx	lr

0800a0ec <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800a0ec:	b480      	push	{r7}
 800a0ee:	b083      	sub	sp, #12
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800a0f4:	2300      	movs	r3, #0
}
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	370c      	adds	r7, #12
 800a0fa:	46bd      	mov	sp, r7
 800a0fc:	bc80      	pop	{r7}
 800a0fe:	4770      	bx	lr

0800a100 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800a100:	b480      	push	{r7}
 800a102:	b083      	sub	sp, #12
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800a108:	2300      	movs	r3, #0
}
 800a10a:	4618      	mov	r0, r3
 800a10c:	370c      	adds	r7, #12
 800a10e:	46bd      	mov	sp, r7
 800a110:	bc80      	pop	{r7}
 800a112:	4770      	bx	lr

0800a114 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800a114:	b480      	push	{r7}
 800a116:	b085      	sub	sp, #20
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800a122:	b29b      	uxth	r3, r3
 800a124:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800a126:	68fb      	ldr	r3, [r7, #12]
}
 800a128:	4618      	mov	r0, r3
 800a12a:	3714      	adds	r7, #20
 800a12c:	46bd      	mov	sp, r7
 800a12e:	bc80      	pop	{r7}
 800a130:	4770      	bx	lr

0800a132 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800a132:	b480      	push	{r7}
 800a134:	b083      	sub	sp, #12
 800a136:	af00      	add	r7, sp, #0
 800a138:	6078      	str	r0, [r7, #4]
 800a13a:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800a13c:	2300      	movs	r3, #0
}
 800a13e:	4618      	mov	r0, r3
 800a140:	370c      	adds	r7, #12
 800a142:	46bd      	mov	sp, r7
 800a144:	bc80      	pop	{r7}
 800a146:	4770      	bx	lr

0800a148 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a148:	b480      	push	{r7}
 800a14a:	b08d      	sub	sp, #52	; 0x34
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	60f8      	str	r0, [r7, #12]
 800a150:	60b9      	str	r1, [r7, #8]
 800a152:	4611      	mov	r1, r2
 800a154:	461a      	mov	r2, r3
 800a156:	460b      	mov	r3, r1
 800a158:	80fb      	strh	r3, [r7, #6]
 800a15a:	4613      	mov	r3, r2
 800a15c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800a15e:	88bb      	ldrh	r3, [r7, #4]
 800a160:	3301      	adds	r3, #1
 800a162:	085b      	lsrs	r3, r3, #1
 800a164:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a16a:	68bb      	ldr	r3, [r7, #8]
 800a16c:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a16e:	88fb      	ldrh	r3, [r7, #6]
 800a170:	005a      	lsls	r2, r3, #1
 800a172:	69fb      	ldr	r3, [r7, #28]
 800a174:	4413      	add	r3, r2
 800a176:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a17a:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800a17c:	6a3b      	ldr	r3, [r7, #32]
 800a17e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a180:	e01e      	b.n	800a1c0 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 800a182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a184:	781b      	ldrb	r3, [r3, #0]
 800a186:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800a188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a18a:	3301      	adds	r3, #1
 800a18c:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800a18e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a190:	781b      	ldrb	r3, [r3, #0]
 800a192:	b29b      	uxth	r3, r3
 800a194:	021b      	lsls	r3, r3, #8
 800a196:	b29b      	uxth	r3, r3
 800a198:	461a      	mov	r2, r3
 800a19a:	69bb      	ldr	r3, [r7, #24]
 800a19c:	4313      	orrs	r3, r2
 800a19e:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800a1a0:	697b      	ldr	r3, [r7, #20]
 800a1a2:	b29a      	uxth	r2, r3
 800a1a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1a6:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800a1a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1aa:	3302      	adds	r3, #2
 800a1ac:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 800a1ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1b0:	3302      	adds	r3, #2
 800a1b2:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 800a1b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1b6:	3301      	adds	r3, #1
 800a1b8:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800a1ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1bc:	3b01      	subs	r3, #1
 800a1be:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a1c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d1dd      	bne.n	800a182 <USB_WritePMA+0x3a>
  }
}
 800a1c6:	bf00      	nop
 800a1c8:	3734      	adds	r7, #52	; 0x34
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bc80      	pop	{r7}
 800a1ce:	4770      	bx	lr

0800a1d0 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a1d0:	b480      	push	{r7}
 800a1d2:	b08b      	sub	sp, #44	; 0x2c
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	60f8      	str	r0, [r7, #12]
 800a1d8:	60b9      	str	r1, [r7, #8]
 800a1da:	4611      	mov	r1, r2
 800a1dc:	461a      	mov	r2, r3
 800a1de:	460b      	mov	r3, r1
 800a1e0:	80fb      	strh	r3, [r7, #6]
 800a1e2:	4613      	mov	r3, r2
 800a1e4:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800a1e6:	88bb      	ldrh	r3, [r7, #4]
 800a1e8:	085b      	lsrs	r3, r3, #1
 800a1ea:	b29b      	uxth	r3, r3
 800a1ec:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a1f2:	68bb      	ldr	r3, [r7, #8]
 800a1f4:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a1f6:	88fb      	ldrh	r3, [r7, #6]
 800a1f8:	005a      	lsls	r2, r3, #1
 800a1fa:	697b      	ldr	r3, [r7, #20]
 800a1fc:	4413      	add	r3, r2
 800a1fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a202:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800a204:	69bb      	ldr	r3, [r7, #24]
 800a206:	627b      	str	r3, [r7, #36]	; 0x24
 800a208:	e01b      	b.n	800a242 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800a20a:	6a3b      	ldr	r3, [r7, #32]
 800a20c:	881b      	ldrh	r3, [r3, #0]
 800a20e:	b29b      	uxth	r3, r3
 800a210:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800a212:	6a3b      	ldr	r3, [r7, #32]
 800a214:	3302      	adds	r3, #2
 800a216:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800a218:	693b      	ldr	r3, [r7, #16]
 800a21a:	b2da      	uxtb	r2, r3
 800a21c:	69fb      	ldr	r3, [r7, #28]
 800a21e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a220:	69fb      	ldr	r3, [r7, #28]
 800a222:	3301      	adds	r3, #1
 800a224:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800a226:	693b      	ldr	r3, [r7, #16]
 800a228:	0a1b      	lsrs	r3, r3, #8
 800a22a:	b2da      	uxtb	r2, r3
 800a22c:	69fb      	ldr	r3, [r7, #28]
 800a22e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a230:	69fb      	ldr	r3, [r7, #28]
 800a232:	3301      	adds	r3, #1
 800a234:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800a236:	6a3b      	ldr	r3, [r7, #32]
 800a238:	3302      	adds	r3, #2
 800a23a:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 800a23c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a23e:	3b01      	subs	r3, #1
 800a240:	627b      	str	r3, [r7, #36]	; 0x24
 800a242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a244:	2b00      	cmp	r3, #0
 800a246:	d1e0      	bne.n	800a20a <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800a248:	88bb      	ldrh	r3, [r7, #4]
 800a24a:	f003 0301 	and.w	r3, r3, #1
 800a24e:	b29b      	uxth	r3, r3
 800a250:	2b00      	cmp	r3, #0
 800a252:	d007      	beq.n	800a264 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 800a254:	6a3b      	ldr	r3, [r7, #32]
 800a256:	881b      	ldrh	r3, [r3, #0]
 800a258:	b29b      	uxth	r3, r3
 800a25a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800a25c:	693b      	ldr	r3, [r7, #16]
 800a25e:	b2da      	uxtb	r2, r3
 800a260:	69fb      	ldr	r3, [r7, #28]
 800a262:	701a      	strb	r2, [r3, #0]
  }
}
 800a264:	bf00      	nop
 800a266:	372c      	adds	r7, #44	; 0x2c
 800a268:	46bd      	mov	sp, r7
 800a26a:	bc80      	pop	{r7}
 800a26c:	4770      	bx	lr

0800a26e <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a26e:	b580      	push	{r7, lr}
 800a270:	b084      	sub	sp, #16
 800a272:	af00      	add	r7, sp, #0
 800a274:	6078      	str	r0, [r7, #4]
 800a276:	460b      	mov	r3, r1
 800a278:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800a27a:	2300      	movs	r3, #0
 800a27c:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	7c1b      	ldrb	r3, [r3, #16]
 800a282:	2b00      	cmp	r3, #0
 800a284:	d115      	bne.n	800a2b2 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a286:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a28a:	2202      	movs	r2, #2
 800a28c:	2181      	movs	r1, #129	; 0x81
 800a28e:	6878      	ldr	r0, [r7, #4]
 800a290:	f001 fe77 	bl	800bf82 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	2201      	movs	r2, #1
 800a298:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a29a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a29e:	2202      	movs	r2, #2
 800a2a0:	2101      	movs	r1, #1
 800a2a2:	6878      	ldr	r0, [r7, #4]
 800a2a4:	f001 fe6d 	bl	800bf82 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2201      	movs	r2, #1
 800a2ac:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800a2b0:	e012      	b.n	800a2d8 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a2b2:	2340      	movs	r3, #64	; 0x40
 800a2b4:	2202      	movs	r2, #2
 800a2b6:	2181      	movs	r1, #129	; 0x81
 800a2b8:	6878      	ldr	r0, [r7, #4]
 800a2ba:	f001 fe62 	bl	800bf82 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	2201      	movs	r2, #1
 800a2c2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a2c4:	2340      	movs	r3, #64	; 0x40
 800a2c6:	2202      	movs	r2, #2
 800a2c8:	2101      	movs	r1, #1
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	f001 fe59 	bl	800bf82 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2201      	movs	r2, #1
 800a2d4:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a2d8:	2308      	movs	r3, #8
 800a2da:	2203      	movs	r2, #3
 800a2dc:	2182      	movs	r1, #130	; 0x82
 800a2de:	6878      	ldr	r0, [r7, #4]
 800a2e0:	f001 fe4f 	bl	800bf82 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2201      	movs	r2, #1
 800a2e8:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a2ea:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800a2ee:	f001 ff6f 	bl	800c1d0 <USBD_static_malloc>
 800a2f2:	4602      	mov	r2, r0
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a300:	2b00      	cmp	r3, #0
 800a302:	d102      	bne.n	800a30a <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800a304:	2301      	movs	r3, #1
 800a306:	73fb      	strb	r3, [r7, #15]
 800a308:	e026      	b.n	800a358 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a310:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800a31c:	68bb      	ldr	r3, [r7, #8]
 800a31e:	2200      	movs	r2, #0
 800a320:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800a324:	68bb      	ldr	r3, [r7, #8]
 800a326:	2200      	movs	r2, #0
 800a328:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	7c1b      	ldrb	r3, [r3, #16]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d109      	bne.n	800a348 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a334:	68bb      	ldr	r3, [r7, #8]
 800a336:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a33a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a33e:	2101      	movs	r1, #1
 800a340:	6878      	ldr	r0, [r7, #4]
 800a342:	f001 ff0f 	bl	800c164 <USBD_LL_PrepareReceive>
 800a346:	e007      	b.n	800a358 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a348:	68bb      	ldr	r3, [r7, #8]
 800a34a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a34e:	2340      	movs	r3, #64	; 0x40
 800a350:	2101      	movs	r1, #1
 800a352:	6878      	ldr	r0, [r7, #4]
 800a354:	f001 ff06 	bl	800c164 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800a358:	7bfb      	ldrb	r3, [r7, #15]
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	3710      	adds	r7, #16
 800a35e:	46bd      	mov	sp, r7
 800a360:	bd80      	pop	{r7, pc}

0800a362 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a362:	b580      	push	{r7, lr}
 800a364:	b084      	sub	sp, #16
 800a366:	af00      	add	r7, sp, #0
 800a368:	6078      	str	r0, [r7, #4]
 800a36a:	460b      	mov	r3, r1
 800a36c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800a36e:	2300      	movs	r3, #0
 800a370:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800a372:	2181      	movs	r1, #129	; 0x81
 800a374:	6878      	ldr	r0, [r7, #4]
 800a376:	f001 fe2a 	bl	800bfce <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2200      	movs	r2, #0
 800a37e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a380:	2101      	movs	r1, #1
 800a382:	6878      	ldr	r0, [r7, #4]
 800a384:	f001 fe23 	bl	800bfce <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2200      	movs	r2, #0
 800a38c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800a390:	2182      	movs	r1, #130	; 0x82
 800a392:	6878      	ldr	r0, [r7, #4]
 800a394:	f001 fe1b 	bl	800bfce <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	2200      	movs	r2, #0
 800a39c:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d00e      	beq.n	800a3c6 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a3ae:	685b      	ldr	r3, [r3, #4]
 800a3b0:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	f001 ff15 	bl	800c1e8 <USBD_static_free>
    pdev->pClassData = NULL;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800a3c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	3710      	adds	r7, #16
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	bd80      	pop	{r7, pc}

0800a3d0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a3d0:	b580      	push	{r7, lr}
 800a3d2:	b086      	sub	sp, #24
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
 800a3d8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a3e0:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	781b      	ldrb	r3, [r3, #0]
 800a3f2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d039      	beq.n	800a46e <USBD_CDC_Setup+0x9e>
 800a3fa:	2b20      	cmp	r3, #32
 800a3fc:	d17c      	bne.n	800a4f8 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800a3fe:	683b      	ldr	r3, [r7, #0]
 800a400:	88db      	ldrh	r3, [r3, #6]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d029      	beq.n	800a45a <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	781b      	ldrb	r3, [r3, #0]
 800a40a:	b25b      	sxtb	r3, r3
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	da11      	bge.n	800a434 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a416:	689b      	ldr	r3, [r3, #8]
 800a418:	683a      	ldr	r2, [r7, #0]
 800a41a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800a41c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a41e:	683a      	ldr	r2, [r7, #0]
 800a420:	88d2      	ldrh	r2, [r2, #6]
 800a422:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a424:	6939      	ldr	r1, [r7, #16]
 800a426:	683b      	ldr	r3, [r7, #0]
 800a428:	88db      	ldrh	r3, [r3, #6]
 800a42a:	461a      	mov	r2, r3
 800a42c:	6878      	ldr	r0, [r7, #4]
 800a42e:	f001 f9f9 	bl	800b824 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800a432:	e068      	b.n	800a506 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	785a      	ldrb	r2, [r3, #1]
 800a438:	693b      	ldr	r3, [r7, #16]
 800a43a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800a43e:	683b      	ldr	r3, [r7, #0]
 800a440:	88db      	ldrh	r3, [r3, #6]
 800a442:	b2da      	uxtb	r2, r3
 800a444:	693b      	ldr	r3, [r7, #16]
 800a446:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a44a:	6939      	ldr	r1, [r7, #16]
 800a44c:	683b      	ldr	r3, [r7, #0]
 800a44e:	88db      	ldrh	r3, [r3, #6]
 800a450:	461a      	mov	r2, r3
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f001 fa14 	bl	800b880 <USBD_CtlPrepareRx>
      break;
 800a458:	e055      	b.n	800a506 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a460:	689b      	ldr	r3, [r3, #8]
 800a462:	683a      	ldr	r2, [r7, #0]
 800a464:	7850      	ldrb	r0, [r2, #1]
 800a466:	2200      	movs	r2, #0
 800a468:	6839      	ldr	r1, [r7, #0]
 800a46a:	4798      	blx	r3
      break;
 800a46c:	e04b      	b.n	800a506 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a46e:	683b      	ldr	r3, [r7, #0]
 800a470:	785b      	ldrb	r3, [r3, #1]
 800a472:	2b0a      	cmp	r3, #10
 800a474:	d017      	beq.n	800a4a6 <USBD_CDC_Setup+0xd6>
 800a476:	2b0b      	cmp	r3, #11
 800a478:	d029      	beq.n	800a4ce <USBD_CDC_Setup+0xfe>
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d133      	bne.n	800a4e6 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a484:	2b03      	cmp	r3, #3
 800a486:	d107      	bne.n	800a498 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800a488:	f107 030c 	add.w	r3, r7, #12
 800a48c:	2202      	movs	r2, #2
 800a48e:	4619      	mov	r1, r3
 800a490:	6878      	ldr	r0, [r7, #4]
 800a492:	f001 f9c7 	bl	800b824 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a496:	e02e      	b.n	800a4f6 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800a498:	6839      	ldr	r1, [r7, #0]
 800a49a:	6878      	ldr	r0, [r7, #4]
 800a49c:	f001 f958 	bl	800b750 <USBD_CtlError>
            ret = USBD_FAIL;
 800a4a0:	2302      	movs	r3, #2
 800a4a2:	75fb      	strb	r3, [r7, #23]
          break;
 800a4a4:	e027      	b.n	800a4f6 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a4ac:	2b03      	cmp	r3, #3
 800a4ae:	d107      	bne.n	800a4c0 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800a4b0:	f107 030f 	add.w	r3, r7, #15
 800a4b4:	2201      	movs	r2, #1
 800a4b6:	4619      	mov	r1, r3
 800a4b8:	6878      	ldr	r0, [r7, #4]
 800a4ba:	f001 f9b3 	bl	800b824 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a4be:	e01a      	b.n	800a4f6 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800a4c0:	6839      	ldr	r1, [r7, #0]
 800a4c2:	6878      	ldr	r0, [r7, #4]
 800a4c4:	f001 f944 	bl	800b750 <USBD_CtlError>
            ret = USBD_FAIL;
 800a4c8:	2302      	movs	r3, #2
 800a4ca:	75fb      	strb	r3, [r7, #23]
          break;
 800a4cc:	e013      	b.n	800a4f6 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a4d4:	2b03      	cmp	r3, #3
 800a4d6:	d00d      	beq.n	800a4f4 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 800a4d8:	6839      	ldr	r1, [r7, #0]
 800a4da:	6878      	ldr	r0, [r7, #4]
 800a4dc:	f001 f938 	bl	800b750 <USBD_CtlError>
            ret = USBD_FAIL;
 800a4e0:	2302      	movs	r3, #2
 800a4e2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a4e4:	e006      	b.n	800a4f4 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 800a4e6:	6839      	ldr	r1, [r7, #0]
 800a4e8:	6878      	ldr	r0, [r7, #4]
 800a4ea:	f001 f931 	bl	800b750 <USBD_CtlError>
          ret = USBD_FAIL;
 800a4ee:	2302      	movs	r3, #2
 800a4f0:	75fb      	strb	r3, [r7, #23]
          break;
 800a4f2:	e000      	b.n	800a4f6 <USBD_CDC_Setup+0x126>
          break;
 800a4f4:	bf00      	nop
      }
      break;
 800a4f6:	e006      	b.n	800a506 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 800a4f8:	6839      	ldr	r1, [r7, #0]
 800a4fa:	6878      	ldr	r0, [r7, #4]
 800a4fc:	f001 f928 	bl	800b750 <USBD_CtlError>
      ret = USBD_FAIL;
 800a500:	2302      	movs	r3, #2
 800a502:	75fb      	strb	r3, [r7, #23]
      break;
 800a504:	bf00      	nop
  }

  return ret;
 800a506:	7dfb      	ldrb	r3, [r7, #23]
}
 800a508:	4618      	mov	r0, r3
 800a50a:	3718      	adds	r7, #24
 800a50c:	46bd      	mov	sp, r7
 800a50e:	bd80      	pop	{r7, pc}

0800a510 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b084      	sub	sp, #16
 800a514:	af00      	add	r7, sp, #0
 800a516:	6078      	str	r0, [r7, #4]
 800a518:	460b      	mov	r3, r1
 800a51a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a522:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a52a:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a532:	2b00      	cmp	r3, #0
 800a534:	d03a      	beq.n	800a5ac <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a536:	78fa      	ldrb	r2, [r7, #3]
 800a538:	6879      	ldr	r1, [r7, #4]
 800a53a:	4613      	mov	r3, r2
 800a53c:	009b      	lsls	r3, r3, #2
 800a53e:	4413      	add	r3, r2
 800a540:	009b      	lsls	r3, r3, #2
 800a542:	440b      	add	r3, r1
 800a544:	331c      	adds	r3, #28
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d029      	beq.n	800a5a0 <USBD_CDC_DataIn+0x90>
 800a54c:	78fa      	ldrb	r2, [r7, #3]
 800a54e:	6879      	ldr	r1, [r7, #4]
 800a550:	4613      	mov	r3, r2
 800a552:	009b      	lsls	r3, r3, #2
 800a554:	4413      	add	r3, r2
 800a556:	009b      	lsls	r3, r3, #2
 800a558:	440b      	add	r3, r1
 800a55a:	331c      	adds	r3, #28
 800a55c:	681a      	ldr	r2, [r3, #0]
 800a55e:	78f9      	ldrb	r1, [r7, #3]
 800a560:	68b8      	ldr	r0, [r7, #8]
 800a562:	460b      	mov	r3, r1
 800a564:	009b      	lsls	r3, r3, #2
 800a566:	440b      	add	r3, r1
 800a568:	00db      	lsls	r3, r3, #3
 800a56a:	4403      	add	r3, r0
 800a56c:	3338      	adds	r3, #56	; 0x38
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	fbb2 f1f3 	udiv	r1, r2, r3
 800a574:	fb03 f301 	mul.w	r3, r3, r1
 800a578:	1ad3      	subs	r3, r2, r3
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d110      	bne.n	800a5a0 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800a57e:	78fa      	ldrb	r2, [r7, #3]
 800a580:	6879      	ldr	r1, [r7, #4]
 800a582:	4613      	mov	r3, r2
 800a584:	009b      	lsls	r3, r3, #2
 800a586:	4413      	add	r3, r2
 800a588:	009b      	lsls	r3, r3, #2
 800a58a:	440b      	add	r3, r1
 800a58c:	331c      	adds	r3, #28
 800a58e:	2200      	movs	r2, #0
 800a590:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a592:	78f9      	ldrb	r1, [r7, #3]
 800a594:	2300      	movs	r3, #0
 800a596:	2200      	movs	r2, #0
 800a598:	6878      	ldr	r0, [r7, #4]
 800a59a:	f001 fdc0 	bl	800c11e <USBD_LL_Transmit>
 800a59e:	e003      	b.n	800a5a8 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	e000      	b.n	800a5ae <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800a5ac:	2302      	movs	r3, #2
  }
}
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	3710      	adds	r7, #16
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	bd80      	pop	{r7, pc}

0800a5b6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a5b6:	b580      	push	{r7, lr}
 800a5b8:	b084      	sub	sp, #16
 800a5ba:	af00      	add	r7, sp, #0
 800a5bc:	6078      	str	r0, [r7, #4]
 800a5be:	460b      	mov	r3, r1
 800a5c0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a5c8:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a5ca:	78fb      	ldrb	r3, [r7, #3]
 800a5cc:	4619      	mov	r1, r3
 800a5ce:	6878      	ldr	r0, [r7, #4]
 800a5d0:	f001 fdeb 	bl	800c1aa <USBD_LL_GetRxDataSize>
 800a5d4:	4602      	mov	r2, r0
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d00d      	beq.n	800a602 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a5ec:	68db      	ldr	r3, [r3, #12]
 800a5ee:	68fa      	ldr	r2, [r7, #12]
 800a5f0:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800a5f4:	68fa      	ldr	r2, [r7, #12]
 800a5f6:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800a5fa:	4611      	mov	r1, r2
 800a5fc:	4798      	blx	r3

    return USBD_OK;
 800a5fe:	2300      	movs	r3, #0
 800a600:	e000      	b.n	800a604 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800a602:	2302      	movs	r3, #2
  }
}
 800a604:	4618      	mov	r0, r3
 800a606:	3710      	adds	r7, #16
 800a608:	46bd      	mov	sp, r7
 800a60a:	bd80      	pop	{r7, pc}

0800a60c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b084      	sub	sp, #16
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a61a:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a622:	2b00      	cmp	r3, #0
 800a624:	d015      	beq.n	800a652 <USBD_CDC_EP0_RxReady+0x46>
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800a62c:	2bff      	cmp	r3, #255	; 0xff
 800a62e:	d010      	beq.n	800a652 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a636:	689b      	ldr	r3, [r3, #8]
 800a638:	68fa      	ldr	r2, [r7, #12]
 800a63a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800a63e:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a640:	68fa      	ldr	r2, [r7, #12]
 800a642:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a646:	b292      	uxth	r2, r2
 800a648:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	22ff      	movs	r2, #255	; 0xff
 800a64e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800a652:	2300      	movs	r3, #0
}
 800a654:	4618      	mov	r0, r3
 800a656:	3710      	adds	r7, #16
 800a658:	46bd      	mov	sp, r7
 800a65a:	bd80      	pop	{r7, pc}

0800a65c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a65c:	b480      	push	{r7}
 800a65e:	b083      	sub	sp, #12
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	2243      	movs	r2, #67	; 0x43
 800a668:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800a66a:	4b03      	ldr	r3, [pc, #12]	; (800a678 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a66c:	4618      	mov	r0, r3
 800a66e:	370c      	adds	r7, #12
 800a670:	46bd      	mov	sp, r7
 800a672:	bc80      	pop	{r7}
 800a674:	4770      	bx	lr
 800a676:	bf00      	nop
 800a678:	200000a0 	.word	0x200000a0

0800a67c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a67c:	b480      	push	{r7}
 800a67e:	b083      	sub	sp, #12
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	2243      	movs	r2, #67	; 0x43
 800a688:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800a68a:	4b03      	ldr	r3, [pc, #12]	; (800a698 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a68c:	4618      	mov	r0, r3
 800a68e:	370c      	adds	r7, #12
 800a690:	46bd      	mov	sp, r7
 800a692:	bc80      	pop	{r7}
 800a694:	4770      	bx	lr
 800a696:	bf00      	nop
 800a698:	2000005c 	.word	0x2000005c

0800a69c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a69c:	b480      	push	{r7}
 800a69e:	b083      	sub	sp, #12
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2243      	movs	r2, #67	; 0x43
 800a6a8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800a6aa:	4b03      	ldr	r3, [pc, #12]	; (800a6b8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	370c      	adds	r7, #12
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	bc80      	pop	{r7}
 800a6b4:	4770      	bx	lr
 800a6b6:	bf00      	nop
 800a6b8:	200000e4 	.word	0x200000e4

0800a6bc <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a6bc:	b480      	push	{r7}
 800a6be:	b083      	sub	sp, #12
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	220a      	movs	r2, #10
 800a6c8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800a6ca:	4b03      	ldr	r3, [pc, #12]	; (800a6d8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	370c      	adds	r7, #12
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	bc80      	pop	{r7}
 800a6d4:	4770      	bx	lr
 800a6d6:	bf00      	nop
 800a6d8:	20000018 	.word	0x20000018

0800a6dc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800a6dc:	b480      	push	{r7}
 800a6de:	b085      	sub	sp, #20
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
 800a6e4:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800a6e6:	2302      	movs	r3, #2
 800a6e8:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800a6ea:	683b      	ldr	r3, [r7, #0]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d005      	beq.n	800a6fc <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	683a      	ldr	r2, [r7, #0]
 800a6f4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a6fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6fe:	4618      	mov	r0, r3
 800a700:	3714      	adds	r7, #20
 800a702:	46bd      	mov	sp, r7
 800a704:	bc80      	pop	{r7}
 800a706:	4770      	bx	lr

0800a708 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800a708:	b480      	push	{r7}
 800a70a:	b087      	sub	sp, #28
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	60f8      	str	r0, [r7, #12]
 800a710:	60b9      	str	r1, [r7, #8]
 800a712:	4613      	mov	r3, r2
 800a714:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a71c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800a71e:	697b      	ldr	r3, [r7, #20]
 800a720:	68ba      	ldr	r2, [r7, #8]
 800a722:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800a726:	88fa      	ldrh	r2, [r7, #6]
 800a728:	697b      	ldr	r3, [r7, #20]
 800a72a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800a72e:	2300      	movs	r3, #0
}
 800a730:	4618      	mov	r0, r3
 800a732:	371c      	adds	r7, #28
 800a734:	46bd      	mov	sp, r7
 800a736:	bc80      	pop	{r7}
 800a738:	4770      	bx	lr

0800a73a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800a73a:	b480      	push	{r7}
 800a73c:	b085      	sub	sp, #20
 800a73e:	af00      	add	r7, sp, #0
 800a740:	6078      	str	r0, [r7, #4]
 800a742:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a74a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	683a      	ldr	r2, [r7, #0]
 800a750:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800a754:	2300      	movs	r3, #0
}
 800a756:	4618      	mov	r0, r3
 800a758:	3714      	adds	r7, #20
 800a75a:	46bd      	mov	sp, r7
 800a75c:	bc80      	pop	{r7}
 800a75e:	4770      	bx	lr

0800a760 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a760:	b580      	push	{r7, lr}
 800a762:	b084      	sub	sp, #16
 800a764:	af00      	add	r7, sp, #0
 800a766:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a76e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a776:	2b00      	cmp	r3, #0
 800a778:	d01c      	beq.n	800a7b4 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a780:	2b00      	cmp	r3, #0
 800a782:	d115      	bne.n	800a7b0 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	2201      	movs	r2, #1
 800a788:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a7a2:	b29b      	uxth	r3, r3
 800a7a4:	2181      	movs	r1, #129	; 0x81
 800a7a6:	6878      	ldr	r0, [r7, #4]
 800a7a8:	f001 fcb9 	bl	800c11e <USBD_LL_Transmit>

      return USBD_OK;
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	e002      	b.n	800a7b6 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800a7b0:	2301      	movs	r3, #1
 800a7b2:	e000      	b.n	800a7b6 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800a7b4:	2302      	movs	r3, #2
  }
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	3710      	adds	r7, #16
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bd80      	pop	{r7, pc}

0800a7be <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a7be:	b580      	push	{r7, lr}
 800a7c0:	b084      	sub	sp, #16
 800a7c2:	af00      	add	r7, sp, #0
 800a7c4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7cc:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d017      	beq.n	800a808 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	7c1b      	ldrb	r3, [r3, #16]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d109      	bne.n	800a7f4 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a7e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a7ea:	2101      	movs	r1, #1
 800a7ec:	6878      	ldr	r0, [r7, #4]
 800a7ee:	f001 fcb9 	bl	800c164 <USBD_LL_PrepareReceive>
 800a7f2:	e007      	b.n	800a804 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a7fa:	2340      	movs	r3, #64	; 0x40
 800a7fc:	2101      	movs	r1, #1
 800a7fe:	6878      	ldr	r0, [r7, #4]
 800a800:	f001 fcb0 	bl	800c164 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800a804:	2300      	movs	r3, #0
 800a806:	e000      	b.n	800a80a <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800a808:	2302      	movs	r3, #2
  }
}
 800a80a:	4618      	mov	r0, r3
 800a80c:	3710      	adds	r7, #16
 800a80e:	46bd      	mov	sp, r7
 800a810:	bd80      	pop	{r7, pc}

0800a812 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a812:	b580      	push	{r7, lr}
 800a814:	b084      	sub	sp, #16
 800a816:	af00      	add	r7, sp, #0
 800a818:	60f8      	str	r0, [r7, #12]
 800a81a:	60b9      	str	r1, [r7, #8]
 800a81c:	4613      	mov	r3, r2
 800a81e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	2b00      	cmp	r3, #0
 800a824:	d101      	bne.n	800a82a <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a826:	2302      	movs	r3, #2
 800a828:	e01a      	b.n	800a860 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a830:	2b00      	cmp	r3, #0
 800a832:	d003      	beq.n	800a83c <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	2200      	movs	r2, #0
 800a838:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a83c:	68bb      	ldr	r3, [r7, #8]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d003      	beq.n	800a84a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	68ba      	ldr	r2, [r7, #8]
 800a846:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	2201      	movs	r2, #1
 800a84e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	79fa      	ldrb	r2, [r7, #7]
 800a856:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800a858:	68f8      	ldr	r0, [r7, #12]
 800a85a:	f001 fb1d 	bl	800be98 <USBD_LL_Init>

  return USBD_OK;
 800a85e:	2300      	movs	r3, #0
}
 800a860:	4618      	mov	r0, r3
 800a862:	3710      	adds	r7, #16
 800a864:	46bd      	mov	sp, r7
 800a866:	bd80      	pop	{r7, pc}

0800a868 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a868:	b480      	push	{r7}
 800a86a:	b085      	sub	sp, #20
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
 800a870:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800a872:	2300      	movs	r3, #0
 800a874:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800a876:	683b      	ldr	r3, [r7, #0]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d006      	beq.n	800a88a <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	683a      	ldr	r2, [r7, #0]
 800a880:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800a884:	2300      	movs	r3, #0
 800a886:	73fb      	strb	r3, [r7, #15]
 800a888:	e001      	b.n	800a88e <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800a88a:	2302      	movs	r3, #2
 800a88c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a88e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a890:	4618      	mov	r0, r3
 800a892:	3714      	adds	r7, #20
 800a894:	46bd      	mov	sp, r7
 800a896:	bc80      	pop	{r7}
 800a898:	4770      	bx	lr

0800a89a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a89a:	b580      	push	{r7, lr}
 800a89c:	b082      	sub	sp, #8
 800a89e:	af00      	add	r7, sp, #0
 800a8a0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800a8a2:	6878      	ldr	r0, [r7, #4]
 800a8a4:	f001 fb52 	bl	800bf4c <USBD_LL_Start>

  return USBD_OK;
 800a8a8:	2300      	movs	r3, #0
}
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	3708      	adds	r7, #8
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	bd80      	pop	{r7, pc}

0800a8b2 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a8b2:	b480      	push	{r7}
 800a8b4:	b083      	sub	sp, #12
 800a8b6:	af00      	add	r7, sp, #0
 800a8b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a8ba:	2300      	movs	r3, #0
}
 800a8bc:	4618      	mov	r0, r3
 800a8be:	370c      	adds	r7, #12
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bc80      	pop	{r7}
 800a8c4:	4770      	bx	lr

0800a8c6 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a8c6:	b580      	push	{r7, lr}
 800a8c8:	b084      	sub	sp, #16
 800a8ca:	af00      	add	r7, sp, #0
 800a8cc:	6078      	str	r0, [r7, #4]
 800a8ce:	460b      	mov	r3, r1
 800a8d0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a8d2:	2302      	movs	r3, #2
 800a8d4:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d00c      	beq.n	800a8fa <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	78fa      	ldrb	r2, [r7, #3]
 800a8ea:	4611      	mov	r1, r2
 800a8ec:	6878      	ldr	r0, [r7, #4]
 800a8ee:	4798      	blx	r3
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d101      	bne.n	800a8fa <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800a8f6:	2300      	movs	r3, #0
 800a8f8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800a8fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8fc:	4618      	mov	r0, r3
 800a8fe:	3710      	adds	r7, #16
 800a900:	46bd      	mov	sp, r7
 800a902:	bd80      	pop	{r7, pc}

0800a904 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a904:	b580      	push	{r7, lr}
 800a906:	b082      	sub	sp, #8
 800a908:	af00      	add	r7, sp, #0
 800a90a:	6078      	str	r0, [r7, #4]
 800a90c:	460b      	mov	r3, r1
 800a90e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a916:	685b      	ldr	r3, [r3, #4]
 800a918:	78fa      	ldrb	r2, [r7, #3]
 800a91a:	4611      	mov	r1, r2
 800a91c:	6878      	ldr	r0, [r7, #4]
 800a91e:	4798      	blx	r3

  return USBD_OK;
 800a920:	2300      	movs	r3, #0
}
 800a922:	4618      	mov	r0, r3
 800a924:	3708      	adds	r7, #8
 800a926:	46bd      	mov	sp, r7
 800a928:	bd80      	pop	{r7, pc}

0800a92a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a92a:	b580      	push	{r7, lr}
 800a92c:	b082      	sub	sp, #8
 800a92e:	af00      	add	r7, sp, #0
 800a930:	6078      	str	r0, [r7, #4]
 800a932:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a93a:	6839      	ldr	r1, [r7, #0]
 800a93c:	4618      	mov	r0, r3
 800a93e:	f000 fecb 	bl	800b6d8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	2201      	movs	r2, #1
 800a946:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a950:	461a      	mov	r2, r3
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800a95e:	f003 031f 	and.w	r3, r3, #31
 800a962:	2b01      	cmp	r3, #1
 800a964:	d00c      	beq.n	800a980 <USBD_LL_SetupStage+0x56>
 800a966:	2b01      	cmp	r3, #1
 800a968:	d302      	bcc.n	800a970 <USBD_LL_SetupStage+0x46>
 800a96a:	2b02      	cmp	r3, #2
 800a96c:	d010      	beq.n	800a990 <USBD_LL_SetupStage+0x66>
 800a96e:	e017      	b.n	800a9a0 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a976:	4619      	mov	r1, r3
 800a978:	6878      	ldr	r0, [r7, #4]
 800a97a:	f000 f9cb 	bl	800ad14 <USBD_StdDevReq>
      break;
 800a97e:	e01a      	b.n	800a9b6 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a986:	4619      	mov	r1, r3
 800a988:	6878      	ldr	r0, [r7, #4]
 800a98a:	f000 fa2d 	bl	800ade8 <USBD_StdItfReq>
      break;
 800a98e:	e012      	b.n	800a9b6 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a996:	4619      	mov	r1, r3
 800a998:	6878      	ldr	r0, [r7, #4]
 800a99a:	f000 fa6b 	bl	800ae74 <USBD_StdEPReq>
      break;
 800a99e:	e00a      	b.n	800a9b6 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800a9a6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a9aa:	b2db      	uxtb	r3, r3
 800a9ac:	4619      	mov	r1, r3
 800a9ae:	6878      	ldr	r0, [r7, #4]
 800a9b0:	f001 fb2c 	bl	800c00c <USBD_LL_StallEP>
      break;
 800a9b4:	bf00      	nop
  }

  return USBD_OK;
 800a9b6:	2300      	movs	r3, #0
}
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	3708      	adds	r7, #8
 800a9bc:	46bd      	mov	sp, r7
 800a9be:	bd80      	pop	{r7, pc}

0800a9c0 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b086      	sub	sp, #24
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	60f8      	str	r0, [r7, #12]
 800a9c8:	460b      	mov	r3, r1
 800a9ca:	607a      	str	r2, [r7, #4]
 800a9cc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a9ce:	7afb      	ldrb	r3, [r7, #11]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d14b      	bne.n	800aa6c <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a9da:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a9e2:	2b03      	cmp	r3, #3
 800a9e4:	d134      	bne.n	800aa50 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800a9e6:	697b      	ldr	r3, [r7, #20]
 800a9e8:	68da      	ldr	r2, [r3, #12]
 800a9ea:	697b      	ldr	r3, [r7, #20]
 800a9ec:	691b      	ldr	r3, [r3, #16]
 800a9ee:	429a      	cmp	r2, r3
 800a9f0:	d919      	bls.n	800aa26 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800a9f2:	697b      	ldr	r3, [r7, #20]
 800a9f4:	68da      	ldr	r2, [r3, #12]
 800a9f6:	697b      	ldr	r3, [r7, #20]
 800a9f8:	691b      	ldr	r3, [r3, #16]
 800a9fa:	1ad2      	subs	r2, r2, r3
 800a9fc:	697b      	ldr	r3, [r7, #20]
 800a9fe:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800aa00:	697b      	ldr	r3, [r7, #20]
 800aa02:	68da      	ldr	r2, [r3, #12]
 800aa04:	697b      	ldr	r3, [r7, #20]
 800aa06:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800aa08:	429a      	cmp	r2, r3
 800aa0a:	d203      	bcs.n	800aa14 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800aa0c:	697b      	ldr	r3, [r7, #20]
 800aa0e:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800aa10:	b29b      	uxth	r3, r3
 800aa12:	e002      	b.n	800aa1a <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800aa14:	697b      	ldr	r3, [r7, #20]
 800aa16:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800aa18:	b29b      	uxth	r3, r3
 800aa1a:	461a      	mov	r2, r3
 800aa1c:	6879      	ldr	r1, [r7, #4]
 800aa1e:	68f8      	ldr	r0, [r7, #12]
 800aa20:	f000 ff4c 	bl	800b8bc <USBD_CtlContinueRx>
 800aa24:	e038      	b.n	800aa98 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa2c:	691b      	ldr	r3, [r3, #16]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d00a      	beq.n	800aa48 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800aa38:	2b03      	cmp	r3, #3
 800aa3a:	d105      	bne.n	800aa48 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa42:	691b      	ldr	r3, [r3, #16]
 800aa44:	68f8      	ldr	r0, [r7, #12]
 800aa46:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800aa48:	68f8      	ldr	r0, [r7, #12]
 800aa4a:	f000 ff49 	bl	800b8e0 <USBD_CtlSendStatus>
 800aa4e:	e023      	b.n	800aa98 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800aa56:	2b05      	cmp	r3, #5
 800aa58:	d11e      	bne.n	800aa98 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800aa62:	2100      	movs	r1, #0
 800aa64:	68f8      	ldr	r0, [r7, #12]
 800aa66:	f001 fad1 	bl	800c00c <USBD_LL_StallEP>
 800aa6a:	e015      	b.n	800aa98 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa72:	699b      	ldr	r3, [r3, #24]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d00d      	beq.n	800aa94 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800aa7e:	2b03      	cmp	r3, #3
 800aa80:	d108      	bne.n	800aa94 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa88:	699b      	ldr	r3, [r3, #24]
 800aa8a:	7afa      	ldrb	r2, [r7, #11]
 800aa8c:	4611      	mov	r1, r2
 800aa8e:	68f8      	ldr	r0, [r7, #12]
 800aa90:	4798      	blx	r3
 800aa92:	e001      	b.n	800aa98 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800aa94:	2302      	movs	r3, #2
 800aa96:	e000      	b.n	800aa9a <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800aa98:	2300      	movs	r3, #0
}
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	3718      	adds	r7, #24
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	bd80      	pop	{r7, pc}

0800aaa2 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800aaa2:	b580      	push	{r7, lr}
 800aaa4:	b086      	sub	sp, #24
 800aaa6:	af00      	add	r7, sp, #0
 800aaa8:	60f8      	str	r0, [r7, #12]
 800aaaa:	460b      	mov	r3, r1
 800aaac:	607a      	str	r2, [r7, #4]
 800aaae:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800aab0:	7afb      	ldrb	r3, [r7, #11]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d17f      	bne.n	800abb6 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	3314      	adds	r3, #20
 800aaba:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800aac2:	2b02      	cmp	r3, #2
 800aac4:	d15c      	bne.n	800ab80 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800aac6:	697b      	ldr	r3, [r7, #20]
 800aac8:	68da      	ldr	r2, [r3, #12]
 800aaca:	697b      	ldr	r3, [r7, #20]
 800aacc:	691b      	ldr	r3, [r3, #16]
 800aace:	429a      	cmp	r2, r3
 800aad0:	d915      	bls.n	800aafe <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800aad2:	697b      	ldr	r3, [r7, #20]
 800aad4:	68da      	ldr	r2, [r3, #12]
 800aad6:	697b      	ldr	r3, [r7, #20]
 800aad8:	691b      	ldr	r3, [r3, #16]
 800aada:	1ad2      	subs	r2, r2, r3
 800aadc:	697b      	ldr	r3, [r7, #20]
 800aade:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800aae0:	697b      	ldr	r3, [r7, #20]
 800aae2:	68db      	ldr	r3, [r3, #12]
 800aae4:	b29b      	uxth	r3, r3
 800aae6:	461a      	mov	r2, r3
 800aae8:	6879      	ldr	r1, [r7, #4]
 800aaea:	68f8      	ldr	r0, [r7, #12]
 800aaec:	f000 feb6 	bl	800b85c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	2100      	movs	r1, #0
 800aaf6:	68f8      	ldr	r0, [r7, #12]
 800aaf8:	f001 fb34 	bl	800c164 <USBD_LL_PrepareReceive>
 800aafc:	e04e      	b.n	800ab9c <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800aafe:	697b      	ldr	r3, [r7, #20]
 800ab00:	689b      	ldr	r3, [r3, #8]
 800ab02:	697a      	ldr	r2, [r7, #20]
 800ab04:	6912      	ldr	r2, [r2, #16]
 800ab06:	fbb3 f1f2 	udiv	r1, r3, r2
 800ab0a:	fb02 f201 	mul.w	r2, r2, r1
 800ab0e:	1a9b      	subs	r3, r3, r2
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d11c      	bne.n	800ab4e <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800ab14:	697b      	ldr	r3, [r7, #20]
 800ab16:	689a      	ldr	r2, [r3, #8]
 800ab18:	697b      	ldr	r3, [r7, #20]
 800ab1a:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800ab1c:	429a      	cmp	r2, r3
 800ab1e:	d316      	bcc.n	800ab4e <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800ab20:	697b      	ldr	r3, [r7, #20]
 800ab22:	689a      	ldr	r2, [r3, #8]
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ab2a:	429a      	cmp	r2, r3
 800ab2c:	d20f      	bcs.n	800ab4e <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ab2e:	2200      	movs	r2, #0
 800ab30:	2100      	movs	r1, #0
 800ab32:	68f8      	ldr	r0, [r7, #12]
 800ab34:	f000 fe92 	bl	800b85c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	2200      	movs	r2, #0
 800ab3c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ab40:	2300      	movs	r3, #0
 800ab42:	2200      	movs	r2, #0
 800ab44:	2100      	movs	r1, #0
 800ab46:	68f8      	ldr	r0, [r7, #12]
 800ab48:	f001 fb0c 	bl	800c164 <USBD_LL_PrepareReceive>
 800ab4c:	e026      	b.n	800ab9c <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab54:	68db      	ldr	r3, [r3, #12]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d00a      	beq.n	800ab70 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800ab60:	2b03      	cmp	r3, #3
 800ab62:	d105      	bne.n	800ab70 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab6a:	68db      	ldr	r3, [r3, #12]
 800ab6c:	68f8      	ldr	r0, [r7, #12]
 800ab6e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800ab70:	2180      	movs	r1, #128	; 0x80
 800ab72:	68f8      	ldr	r0, [r7, #12]
 800ab74:	f001 fa4a 	bl	800c00c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800ab78:	68f8      	ldr	r0, [r7, #12]
 800ab7a:	f000 fec4 	bl	800b906 <USBD_CtlReceiveStatus>
 800ab7e:	e00d      	b.n	800ab9c <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ab86:	2b04      	cmp	r3, #4
 800ab88:	d004      	beq.n	800ab94 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d103      	bne.n	800ab9c <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800ab94:	2180      	movs	r1, #128	; 0x80
 800ab96:	68f8      	ldr	r0, [r7, #12]
 800ab98:	f001 fa38 	bl	800c00c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800aba2:	2b01      	cmp	r3, #1
 800aba4:	d11d      	bne.n	800abe2 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800aba6:	68f8      	ldr	r0, [r7, #12]
 800aba8:	f7ff fe83 	bl	800a8b2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	2200      	movs	r2, #0
 800abb0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800abb4:	e015      	b.n	800abe2 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800abbc:	695b      	ldr	r3, [r3, #20]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d00d      	beq.n	800abde <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800abc8:	2b03      	cmp	r3, #3
 800abca:	d108      	bne.n	800abde <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800abd2:	695b      	ldr	r3, [r3, #20]
 800abd4:	7afa      	ldrb	r2, [r7, #11]
 800abd6:	4611      	mov	r1, r2
 800abd8:	68f8      	ldr	r0, [r7, #12]
 800abda:	4798      	blx	r3
 800abdc:	e001      	b.n	800abe2 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800abde:	2302      	movs	r3, #2
 800abe0:	e000      	b.n	800abe4 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800abe2:	2300      	movs	r3, #0
}
 800abe4:	4618      	mov	r0, r3
 800abe6:	3718      	adds	r7, #24
 800abe8:	46bd      	mov	sp, r7
 800abea:	bd80      	pop	{r7, pc}

0800abec <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b082      	sub	sp, #8
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800abf4:	2340      	movs	r3, #64	; 0x40
 800abf6:	2200      	movs	r2, #0
 800abf8:	2100      	movs	r1, #0
 800abfa:	6878      	ldr	r0, [r7, #4]
 800abfc:	f001 f9c1 	bl	800bf82 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	2201      	movs	r2, #1
 800ac04:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	2240      	movs	r2, #64	; 0x40
 800ac0c:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ac10:	2340      	movs	r3, #64	; 0x40
 800ac12:	2200      	movs	r2, #0
 800ac14:	2180      	movs	r1, #128	; 0x80
 800ac16:	6878      	ldr	r0, [r7, #4]
 800ac18:	f001 f9b3 	bl	800bf82 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	2201      	movs	r2, #1
 800ac20:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2240      	movs	r2, #64	; 0x40
 800ac26:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	2201      	movs	r2, #1
 800ac2c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2200      	movs	r2, #0
 800ac34:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	2200      	movs	r2, #0
 800ac42:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d009      	beq.n	800ac64 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac56:	685b      	ldr	r3, [r3, #4]
 800ac58:	687a      	ldr	r2, [r7, #4]
 800ac5a:	6852      	ldr	r2, [r2, #4]
 800ac5c:	b2d2      	uxtb	r2, r2
 800ac5e:	4611      	mov	r1, r2
 800ac60:	6878      	ldr	r0, [r7, #4]
 800ac62:	4798      	blx	r3
  }

  return USBD_OK;
 800ac64:	2300      	movs	r3, #0
}
 800ac66:	4618      	mov	r0, r3
 800ac68:	3708      	adds	r7, #8
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	bd80      	pop	{r7, pc}

0800ac6e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ac6e:	b480      	push	{r7}
 800ac70:	b083      	sub	sp, #12
 800ac72:	af00      	add	r7, sp, #0
 800ac74:	6078      	str	r0, [r7, #4]
 800ac76:	460b      	mov	r3, r1
 800ac78:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	78fa      	ldrb	r2, [r7, #3]
 800ac7e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ac80:	2300      	movs	r3, #0
}
 800ac82:	4618      	mov	r0, r3
 800ac84:	370c      	adds	r7, #12
 800ac86:	46bd      	mov	sp, r7
 800ac88:	bc80      	pop	{r7}
 800ac8a:	4770      	bx	lr

0800ac8c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ac8c:	b480      	push	{r7}
 800ac8e:	b083      	sub	sp, #12
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	2204      	movs	r2, #4
 800aca4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800aca8:	2300      	movs	r3, #0
}
 800acaa:	4618      	mov	r0, r3
 800acac:	370c      	adds	r7, #12
 800acae:	46bd      	mov	sp, r7
 800acb0:	bc80      	pop	{r7}
 800acb2:	4770      	bx	lr

0800acb4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800acb4:	b480      	push	{r7}
 800acb6:	b083      	sub	sp, #12
 800acb8:	af00      	add	r7, sp, #0
 800acba:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800acc2:	2b04      	cmp	r3, #4
 800acc4:	d105      	bne.n	800acd2 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800acd2:	2300      	movs	r3, #0
}
 800acd4:	4618      	mov	r0, r3
 800acd6:	370c      	adds	r7, #12
 800acd8:	46bd      	mov	sp, r7
 800acda:	bc80      	pop	{r7}
 800acdc:	4770      	bx	lr

0800acde <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800acde:	b580      	push	{r7, lr}
 800ace0:	b082      	sub	sp, #8
 800ace2:	af00      	add	r7, sp, #0
 800ace4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800acec:	2b03      	cmp	r3, #3
 800acee:	d10b      	bne.n	800ad08 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800acf6:	69db      	ldr	r3, [r3, #28]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d005      	beq.n	800ad08 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ad02:	69db      	ldr	r3, [r3, #28]
 800ad04:	6878      	ldr	r0, [r7, #4]
 800ad06:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ad08:	2300      	movs	r3, #0
}
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	3708      	adds	r7, #8
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	bd80      	pop	{r7, pc}
	...

0800ad14 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b084      	sub	sp, #16
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
 800ad1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ad1e:	2300      	movs	r3, #0
 800ad20:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ad22:	683b      	ldr	r3, [r7, #0]
 800ad24:	781b      	ldrb	r3, [r3, #0]
 800ad26:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ad2a:	2b20      	cmp	r3, #32
 800ad2c:	d004      	beq.n	800ad38 <USBD_StdDevReq+0x24>
 800ad2e:	2b40      	cmp	r3, #64	; 0x40
 800ad30:	d002      	beq.n	800ad38 <USBD_StdDevReq+0x24>
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d008      	beq.n	800ad48 <USBD_StdDevReq+0x34>
 800ad36:	e04c      	b.n	800add2 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ad3e:	689b      	ldr	r3, [r3, #8]
 800ad40:	6839      	ldr	r1, [r7, #0]
 800ad42:	6878      	ldr	r0, [r7, #4]
 800ad44:	4798      	blx	r3
      break;
 800ad46:	e049      	b.n	800addc <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	785b      	ldrb	r3, [r3, #1]
 800ad4c:	2b09      	cmp	r3, #9
 800ad4e:	d83a      	bhi.n	800adc6 <USBD_StdDevReq+0xb2>
 800ad50:	a201      	add	r2, pc, #4	; (adr r2, 800ad58 <USBD_StdDevReq+0x44>)
 800ad52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad56:	bf00      	nop
 800ad58:	0800ada9 	.word	0x0800ada9
 800ad5c:	0800adbd 	.word	0x0800adbd
 800ad60:	0800adc7 	.word	0x0800adc7
 800ad64:	0800adb3 	.word	0x0800adb3
 800ad68:	0800adc7 	.word	0x0800adc7
 800ad6c:	0800ad8b 	.word	0x0800ad8b
 800ad70:	0800ad81 	.word	0x0800ad81
 800ad74:	0800adc7 	.word	0x0800adc7
 800ad78:	0800ad9f 	.word	0x0800ad9f
 800ad7c:	0800ad95 	.word	0x0800ad95
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800ad80:	6839      	ldr	r1, [r7, #0]
 800ad82:	6878      	ldr	r0, [r7, #4]
 800ad84:	f000 f9d4 	bl	800b130 <USBD_GetDescriptor>
          break;
 800ad88:	e022      	b.n	800add0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800ad8a:	6839      	ldr	r1, [r7, #0]
 800ad8c:	6878      	ldr	r0, [r7, #4]
 800ad8e:	f000 fb37 	bl	800b400 <USBD_SetAddress>
          break;
 800ad92:	e01d      	b.n	800add0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800ad94:	6839      	ldr	r1, [r7, #0]
 800ad96:	6878      	ldr	r0, [r7, #4]
 800ad98:	f000 fb74 	bl	800b484 <USBD_SetConfig>
          break;
 800ad9c:	e018      	b.n	800add0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800ad9e:	6839      	ldr	r1, [r7, #0]
 800ada0:	6878      	ldr	r0, [r7, #4]
 800ada2:	f000 fbfd 	bl	800b5a0 <USBD_GetConfig>
          break;
 800ada6:	e013      	b.n	800add0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800ada8:	6839      	ldr	r1, [r7, #0]
 800adaa:	6878      	ldr	r0, [r7, #4]
 800adac:	f000 fc2c 	bl	800b608 <USBD_GetStatus>
          break;
 800adb0:	e00e      	b.n	800add0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800adb2:	6839      	ldr	r1, [r7, #0]
 800adb4:	6878      	ldr	r0, [r7, #4]
 800adb6:	f000 fc5a 	bl	800b66e <USBD_SetFeature>
          break;
 800adba:	e009      	b.n	800add0 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800adbc:	6839      	ldr	r1, [r7, #0]
 800adbe:	6878      	ldr	r0, [r7, #4]
 800adc0:	f000 fc69 	bl	800b696 <USBD_ClrFeature>
          break;
 800adc4:	e004      	b.n	800add0 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800adc6:	6839      	ldr	r1, [r7, #0]
 800adc8:	6878      	ldr	r0, [r7, #4]
 800adca:	f000 fcc1 	bl	800b750 <USBD_CtlError>
          break;
 800adce:	bf00      	nop
      }
      break;
 800add0:	e004      	b.n	800addc <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800add2:	6839      	ldr	r1, [r7, #0]
 800add4:	6878      	ldr	r0, [r7, #4]
 800add6:	f000 fcbb 	bl	800b750 <USBD_CtlError>
      break;
 800adda:	bf00      	nop
  }

  return ret;
 800addc:	7bfb      	ldrb	r3, [r7, #15]
}
 800adde:	4618      	mov	r0, r3
 800ade0:	3710      	adds	r7, #16
 800ade2:	46bd      	mov	sp, r7
 800ade4:	bd80      	pop	{r7, pc}
 800ade6:	bf00      	nop

0800ade8 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b084      	sub	sp, #16
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
 800adf0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800adf2:	2300      	movs	r3, #0
 800adf4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800adf6:	683b      	ldr	r3, [r7, #0]
 800adf8:	781b      	ldrb	r3, [r3, #0]
 800adfa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800adfe:	2b20      	cmp	r3, #32
 800ae00:	d003      	beq.n	800ae0a <USBD_StdItfReq+0x22>
 800ae02:	2b40      	cmp	r3, #64	; 0x40
 800ae04:	d001      	beq.n	800ae0a <USBD_StdItfReq+0x22>
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d12a      	bne.n	800ae60 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ae10:	3b01      	subs	r3, #1
 800ae12:	2b02      	cmp	r3, #2
 800ae14:	d81d      	bhi.n	800ae52 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ae16:	683b      	ldr	r3, [r7, #0]
 800ae18:	889b      	ldrh	r3, [r3, #4]
 800ae1a:	b2db      	uxtb	r3, r3
 800ae1c:	2b01      	cmp	r3, #1
 800ae1e:	d813      	bhi.n	800ae48 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae26:	689b      	ldr	r3, [r3, #8]
 800ae28:	6839      	ldr	r1, [r7, #0]
 800ae2a:	6878      	ldr	r0, [r7, #4]
 800ae2c:	4798      	blx	r3
 800ae2e:	4603      	mov	r3, r0
 800ae30:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ae32:	683b      	ldr	r3, [r7, #0]
 800ae34:	88db      	ldrh	r3, [r3, #6]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d110      	bne.n	800ae5c <USBD_StdItfReq+0x74>
 800ae3a:	7bfb      	ldrb	r3, [r7, #15]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d10d      	bne.n	800ae5c <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 800ae40:	6878      	ldr	r0, [r7, #4]
 800ae42:	f000 fd4d 	bl	800b8e0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ae46:	e009      	b.n	800ae5c <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 800ae48:	6839      	ldr	r1, [r7, #0]
 800ae4a:	6878      	ldr	r0, [r7, #4]
 800ae4c:	f000 fc80 	bl	800b750 <USBD_CtlError>
          break;
 800ae50:	e004      	b.n	800ae5c <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800ae52:	6839      	ldr	r1, [r7, #0]
 800ae54:	6878      	ldr	r0, [r7, #4]
 800ae56:	f000 fc7b 	bl	800b750 <USBD_CtlError>
          break;
 800ae5a:	e000      	b.n	800ae5e <USBD_StdItfReq+0x76>
          break;
 800ae5c:	bf00      	nop
      }
      break;
 800ae5e:	e004      	b.n	800ae6a <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 800ae60:	6839      	ldr	r1, [r7, #0]
 800ae62:	6878      	ldr	r0, [r7, #4]
 800ae64:	f000 fc74 	bl	800b750 <USBD_CtlError>
      break;
 800ae68:	bf00      	nop
  }

  return USBD_OK;
 800ae6a:	2300      	movs	r3, #0
}
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	3710      	adds	r7, #16
 800ae70:	46bd      	mov	sp, r7
 800ae72:	bd80      	pop	{r7, pc}

0800ae74 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b084      	sub	sp, #16
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]
 800ae7c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800ae7e:	2300      	movs	r3, #0
 800ae80:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800ae82:	683b      	ldr	r3, [r7, #0]
 800ae84:	889b      	ldrh	r3, [r3, #4]
 800ae86:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	781b      	ldrb	r3, [r3, #0]
 800ae8c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ae90:	2b20      	cmp	r3, #32
 800ae92:	d004      	beq.n	800ae9e <USBD_StdEPReq+0x2a>
 800ae94:	2b40      	cmp	r3, #64	; 0x40
 800ae96:	d002      	beq.n	800ae9e <USBD_StdEPReq+0x2a>
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d008      	beq.n	800aeae <USBD_StdEPReq+0x3a>
 800ae9c:	e13d      	b.n	800b11a <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aea4:	689b      	ldr	r3, [r3, #8]
 800aea6:	6839      	ldr	r1, [r7, #0]
 800aea8:	6878      	ldr	r0, [r7, #4]
 800aeaa:	4798      	blx	r3
      break;
 800aeac:	e13a      	b.n	800b124 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800aeae:	683b      	ldr	r3, [r7, #0]
 800aeb0:	781b      	ldrb	r3, [r3, #0]
 800aeb2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800aeb6:	2b20      	cmp	r3, #32
 800aeb8:	d10a      	bne.n	800aed0 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aec0:	689b      	ldr	r3, [r3, #8]
 800aec2:	6839      	ldr	r1, [r7, #0]
 800aec4:	6878      	ldr	r0, [r7, #4]
 800aec6:	4798      	blx	r3
 800aec8:	4603      	mov	r3, r0
 800aeca:	73fb      	strb	r3, [r7, #15]

        return ret;
 800aecc:	7bfb      	ldrb	r3, [r7, #15]
 800aece:	e12a      	b.n	800b126 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 800aed0:	683b      	ldr	r3, [r7, #0]
 800aed2:	785b      	ldrb	r3, [r3, #1]
 800aed4:	2b01      	cmp	r3, #1
 800aed6:	d03e      	beq.n	800af56 <USBD_StdEPReq+0xe2>
 800aed8:	2b03      	cmp	r3, #3
 800aeda:	d002      	beq.n	800aee2 <USBD_StdEPReq+0x6e>
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d070      	beq.n	800afc2 <USBD_StdEPReq+0x14e>
 800aee0:	e115      	b.n	800b10e <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aee8:	2b02      	cmp	r3, #2
 800aeea:	d002      	beq.n	800aef2 <USBD_StdEPReq+0x7e>
 800aeec:	2b03      	cmp	r3, #3
 800aeee:	d015      	beq.n	800af1c <USBD_StdEPReq+0xa8>
 800aef0:	e02b      	b.n	800af4a <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aef2:	7bbb      	ldrb	r3, [r7, #14]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d00c      	beq.n	800af12 <USBD_StdEPReq+0x9e>
 800aef8:	7bbb      	ldrb	r3, [r7, #14]
 800aefa:	2b80      	cmp	r3, #128	; 0x80
 800aefc:	d009      	beq.n	800af12 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800aefe:	7bbb      	ldrb	r3, [r7, #14]
 800af00:	4619      	mov	r1, r3
 800af02:	6878      	ldr	r0, [r7, #4]
 800af04:	f001 f882 	bl	800c00c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800af08:	2180      	movs	r1, #128	; 0x80
 800af0a:	6878      	ldr	r0, [r7, #4]
 800af0c:	f001 f87e 	bl	800c00c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800af10:	e020      	b.n	800af54 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800af12:	6839      	ldr	r1, [r7, #0]
 800af14:	6878      	ldr	r0, [r7, #4]
 800af16:	f000 fc1b 	bl	800b750 <USBD_CtlError>
              break;
 800af1a:	e01b      	b.n	800af54 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800af1c:	683b      	ldr	r3, [r7, #0]
 800af1e:	885b      	ldrh	r3, [r3, #2]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d10e      	bne.n	800af42 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 800af24:	7bbb      	ldrb	r3, [r7, #14]
 800af26:	2b00      	cmp	r3, #0
 800af28:	d00b      	beq.n	800af42 <USBD_StdEPReq+0xce>
 800af2a:	7bbb      	ldrb	r3, [r7, #14]
 800af2c:	2b80      	cmp	r3, #128	; 0x80
 800af2e:	d008      	beq.n	800af42 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800af30:	683b      	ldr	r3, [r7, #0]
 800af32:	88db      	ldrh	r3, [r3, #6]
 800af34:	2b00      	cmp	r3, #0
 800af36:	d104      	bne.n	800af42 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800af38:	7bbb      	ldrb	r3, [r7, #14]
 800af3a:	4619      	mov	r1, r3
 800af3c:	6878      	ldr	r0, [r7, #4]
 800af3e:	f001 f865 	bl	800c00c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800af42:	6878      	ldr	r0, [r7, #4]
 800af44:	f000 fccc 	bl	800b8e0 <USBD_CtlSendStatus>

              break;
 800af48:	e004      	b.n	800af54 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 800af4a:	6839      	ldr	r1, [r7, #0]
 800af4c:	6878      	ldr	r0, [r7, #4]
 800af4e:	f000 fbff 	bl	800b750 <USBD_CtlError>
              break;
 800af52:	bf00      	nop
          }
          break;
 800af54:	e0e0      	b.n	800b118 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800af5c:	2b02      	cmp	r3, #2
 800af5e:	d002      	beq.n	800af66 <USBD_StdEPReq+0xf2>
 800af60:	2b03      	cmp	r3, #3
 800af62:	d015      	beq.n	800af90 <USBD_StdEPReq+0x11c>
 800af64:	e026      	b.n	800afb4 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800af66:	7bbb      	ldrb	r3, [r7, #14]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d00c      	beq.n	800af86 <USBD_StdEPReq+0x112>
 800af6c:	7bbb      	ldrb	r3, [r7, #14]
 800af6e:	2b80      	cmp	r3, #128	; 0x80
 800af70:	d009      	beq.n	800af86 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800af72:	7bbb      	ldrb	r3, [r7, #14]
 800af74:	4619      	mov	r1, r3
 800af76:	6878      	ldr	r0, [r7, #4]
 800af78:	f001 f848 	bl	800c00c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800af7c:	2180      	movs	r1, #128	; 0x80
 800af7e:	6878      	ldr	r0, [r7, #4]
 800af80:	f001 f844 	bl	800c00c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800af84:	e01c      	b.n	800afc0 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800af86:	6839      	ldr	r1, [r7, #0]
 800af88:	6878      	ldr	r0, [r7, #4]
 800af8a:	f000 fbe1 	bl	800b750 <USBD_CtlError>
              break;
 800af8e:	e017      	b.n	800afc0 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800af90:	683b      	ldr	r3, [r7, #0]
 800af92:	885b      	ldrh	r3, [r3, #2]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d112      	bne.n	800afbe <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800af98:	7bbb      	ldrb	r3, [r7, #14]
 800af9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d004      	beq.n	800afac <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800afa2:	7bbb      	ldrb	r3, [r7, #14]
 800afa4:	4619      	mov	r1, r3
 800afa6:	6878      	ldr	r0, [r7, #4]
 800afa8:	f001 f84f 	bl	800c04a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800afac:	6878      	ldr	r0, [r7, #4]
 800afae:	f000 fc97 	bl	800b8e0 <USBD_CtlSendStatus>
              }
              break;
 800afb2:	e004      	b.n	800afbe <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800afb4:	6839      	ldr	r1, [r7, #0]
 800afb6:	6878      	ldr	r0, [r7, #4]
 800afb8:	f000 fbca 	bl	800b750 <USBD_CtlError>
              break;
 800afbc:	e000      	b.n	800afc0 <USBD_StdEPReq+0x14c>
              break;
 800afbe:	bf00      	nop
          }
          break;
 800afc0:	e0aa      	b.n	800b118 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800afc8:	2b02      	cmp	r3, #2
 800afca:	d002      	beq.n	800afd2 <USBD_StdEPReq+0x15e>
 800afcc:	2b03      	cmp	r3, #3
 800afce:	d032      	beq.n	800b036 <USBD_StdEPReq+0x1c2>
 800afd0:	e097      	b.n	800b102 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800afd2:	7bbb      	ldrb	r3, [r7, #14]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d007      	beq.n	800afe8 <USBD_StdEPReq+0x174>
 800afd8:	7bbb      	ldrb	r3, [r7, #14]
 800afda:	2b80      	cmp	r3, #128	; 0x80
 800afdc:	d004      	beq.n	800afe8 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800afde:	6839      	ldr	r1, [r7, #0]
 800afe0:	6878      	ldr	r0, [r7, #4]
 800afe2:	f000 fbb5 	bl	800b750 <USBD_CtlError>
                break;
 800afe6:	e091      	b.n	800b10c <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800afe8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800afec:	2b00      	cmp	r3, #0
 800afee:	da0b      	bge.n	800b008 <USBD_StdEPReq+0x194>
 800aff0:	7bbb      	ldrb	r3, [r7, #14]
 800aff2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800aff6:	4613      	mov	r3, r2
 800aff8:	009b      	lsls	r3, r3, #2
 800affa:	4413      	add	r3, r2
 800affc:	009b      	lsls	r3, r3, #2
 800affe:	3310      	adds	r3, #16
 800b000:	687a      	ldr	r2, [r7, #4]
 800b002:	4413      	add	r3, r2
 800b004:	3304      	adds	r3, #4
 800b006:	e00b      	b.n	800b020 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b008:	7bbb      	ldrb	r3, [r7, #14]
 800b00a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b00e:	4613      	mov	r3, r2
 800b010:	009b      	lsls	r3, r3, #2
 800b012:	4413      	add	r3, r2
 800b014:	009b      	lsls	r3, r3, #2
 800b016:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b01a:	687a      	ldr	r2, [r7, #4]
 800b01c:	4413      	add	r3, r2
 800b01e:	3304      	adds	r3, #4
 800b020:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b022:	68bb      	ldr	r3, [r7, #8]
 800b024:	2200      	movs	r2, #0
 800b026:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800b028:	68bb      	ldr	r3, [r7, #8]
 800b02a:	2202      	movs	r2, #2
 800b02c:	4619      	mov	r1, r3
 800b02e:	6878      	ldr	r0, [r7, #4]
 800b030:	f000 fbf8 	bl	800b824 <USBD_CtlSendData>
              break;
 800b034:	e06a      	b.n	800b10c <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b036:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	da11      	bge.n	800b062 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b03e:	7bbb      	ldrb	r3, [r7, #14]
 800b040:	f003 020f 	and.w	r2, r3, #15
 800b044:	6879      	ldr	r1, [r7, #4]
 800b046:	4613      	mov	r3, r2
 800b048:	009b      	lsls	r3, r3, #2
 800b04a:	4413      	add	r3, r2
 800b04c:	009b      	lsls	r3, r3, #2
 800b04e:	440b      	add	r3, r1
 800b050:	3318      	adds	r3, #24
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	2b00      	cmp	r3, #0
 800b056:	d117      	bne.n	800b088 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800b058:	6839      	ldr	r1, [r7, #0]
 800b05a:	6878      	ldr	r0, [r7, #4]
 800b05c:	f000 fb78 	bl	800b750 <USBD_CtlError>
                  break;
 800b060:	e054      	b.n	800b10c <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b062:	7bbb      	ldrb	r3, [r7, #14]
 800b064:	f003 020f 	and.w	r2, r3, #15
 800b068:	6879      	ldr	r1, [r7, #4]
 800b06a:	4613      	mov	r3, r2
 800b06c:	009b      	lsls	r3, r3, #2
 800b06e:	4413      	add	r3, r2
 800b070:	009b      	lsls	r3, r3, #2
 800b072:	440b      	add	r3, r1
 800b074:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d104      	bne.n	800b088 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800b07e:	6839      	ldr	r1, [r7, #0]
 800b080:	6878      	ldr	r0, [r7, #4]
 800b082:	f000 fb65 	bl	800b750 <USBD_CtlError>
                  break;
 800b086:	e041      	b.n	800b10c <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b088:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	da0b      	bge.n	800b0a8 <USBD_StdEPReq+0x234>
 800b090:	7bbb      	ldrb	r3, [r7, #14]
 800b092:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b096:	4613      	mov	r3, r2
 800b098:	009b      	lsls	r3, r3, #2
 800b09a:	4413      	add	r3, r2
 800b09c:	009b      	lsls	r3, r3, #2
 800b09e:	3310      	adds	r3, #16
 800b0a0:	687a      	ldr	r2, [r7, #4]
 800b0a2:	4413      	add	r3, r2
 800b0a4:	3304      	adds	r3, #4
 800b0a6:	e00b      	b.n	800b0c0 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b0a8:	7bbb      	ldrb	r3, [r7, #14]
 800b0aa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b0ae:	4613      	mov	r3, r2
 800b0b0:	009b      	lsls	r3, r3, #2
 800b0b2:	4413      	add	r3, r2
 800b0b4:	009b      	lsls	r3, r3, #2
 800b0b6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b0ba:	687a      	ldr	r2, [r7, #4]
 800b0bc:	4413      	add	r3, r2
 800b0be:	3304      	adds	r3, #4
 800b0c0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b0c2:	7bbb      	ldrb	r3, [r7, #14]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d002      	beq.n	800b0ce <USBD_StdEPReq+0x25a>
 800b0c8:	7bbb      	ldrb	r3, [r7, #14]
 800b0ca:	2b80      	cmp	r3, #128	; 0x80
 800b0cc:	d103      	bne.n	800b0d6 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800b0ce:	68bb      	ldr	r3, [r7, #8]
 800b0d0:	2200      	movs	r2, #0
 800b0d2:	601a      	str	r2, [r3, #0]
 800b0d4:	e00e      	b.n	800b0f4 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800b0d6:	7bbb      	ldrb	r3, [r7, #14]
 800b0d8:	4619      	mov	r1, r3
 800b0da:	6878      	ldr	r0, [r7, #4]
 800b0dc:	f000 ffd4 	bl	800c088 <USBD_LL_IsStallEP>
 800b0e0:	4603      	mov	r3, r0
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d003      	beq.n	800b0ee <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800b0e6:	68bb      	ldr	r3, [r7, #8]
 800b0e8:	2201      	movs	r2, #1
 800b0ea:	601a      	str	r2, [r3, #0]
 800b0ec:	e002      	b.n	800b0f4 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800b0ee:	68bb      	ldr	r3, [r7, #8]
 800b0f0:	2200      	movs	r2, #0
 800b0f2:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800b0f4:	68bb      	ldr	r3, [r7, #8]
 800b0f6:	2202      	movs	r2, #2
 800b0f8:	4619      	mov	r1, r3
 800b0fa:	6878      	ldr	r0, [r7, #4]
 800b0fc:	f000 fb92 	bl	800b824 <USBD_CtlSendData>
              break;
 800b100:	e004      	b.n	800b10c <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800b102:	6839      	ldr	r1, [r7, #0]
 800b104:	6878      	ldr	r0, [r7, #4]
 800b106:	f000 fb23 	bl	800b750 <USBD_CtlError>
              break;
 800b10a:	bf00      	nop
          }
          break;
 800b10c:	e004      	b.n	800b118 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800b10e:	6839      	ldr	r1, [r7, #0]
 800b110:	6878      	ldr	r0, [r7, #4]
 800b112:	f000 fb1d 	bl	800b750 <USBD_CtlError>
          break;
 800b116:	bf00      	nop
      }
      break;
 800b118:	e004      	b.n	800b124 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800b11a:	6839      	ldr	r1, [r7, #0]
 800b11c:	6878      	ldr	r0, [r7, #4]
 800b11e:	f000 fb17 	bl	800b750 <USBD_CtlError>
      break;
 800b122:	bf00      	nop
  }

  return ret;
 800b124:	7bfb      	ldrb	r3, [r7, #15]
}
 800b126:	4618      	mov	r0, r3
 800b128:	3710      	adds	r7, #16
 800b12a:	46bd      	mov	sp, r7
 800b12c:	bd80      	pop	{r7, pc}
	...

0800b130 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800b130:	b580      	push	{r7, lr}
 800b132:	b084      	sub	sp, #16
 800b134:	af00      	add	r7, sp, #0
 800b136:	6078      	str	r0, [r7, #4]
 800b138:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b13a:	2300      	movs	r3, #0
 800b13c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b13e:	2300      	movs	r3, #0
 800b140:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b142:	2300      	movs	r3, #0
 800b144:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b146:	683b      	ldr	r3, [r7, #0]
 800b148:	885b      	ldrh	r3, [r3, #2]
 800b14a:	0a1b      	lsrs	r3, r3, #8
 800b14c:	b29b      	uxth	r3, r3
 800b14e:	3b01      	subs	r3, #1
 800b150:	2b06      	cmp	r3, #6
 800b152:	f200 8128 	bhi.w	800b3a6 <USBD_GetDescriptor+0x276>
 800b156:	a201      	add	r2, pc, #4	; (adr r2, 800b15c <USBD_GetDescriptor+0x2c>)
 800b158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b15c:	0800b179 	.word	0x0800b179
 800b160:	0800b191 	.word	0x0800b191
 800b164:	0800b1d1 	.word	0x0800b1d1
 800b168:	0800b3a7 	.word	0x0800b3a7
 800b16c:	0800b3a7 	.word	0x0800b3a7
 800b170:	0800b347 	.word	0x0800b347
 800b174:	0800b373 	.word	0x0800b373
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	687a      	ldr	r2, [r7, #4]
 800b182:	7c12      	ldrb	r2, [r2, #16]
 800b184:	f107 0108 	add.w	r1, r7, #8
 800b188:	4610      	mov	r0, r2
 800b18a:	4798      	blx	r3
 800b18c:	60f8      	str	r0, [r7, #12]
      break;
 800b18e:	e112      	b.n	800b3b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	7c1b      	ldrb	r3, [r3, #16]
 800b194:	2b00      	cmp	r3, #0
 800b196:	d10d      	bne.n	800b1b4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b19e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b1a0:	f107 0208 	add.w	r2, r7, #8
 800b1a4:	4610      	mov	r0, r2
 800b1a6:	4798      	blx	r3
 800b1a8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	3301      	adds	r3, #1
 800b1ae:	2202      	movs	r2, #2
 800b1b0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b1b2:	e100      	b.n	800b3b6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b1ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1bc:	f107 0208 	add.w	r2, r7, #8
 800b1c0:	4610      	mov	r0, r2
 800b1c2:	4798      	blx	r3
 800b1c4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	3301      	adds	r3, #1
 800b1ca:	2202      	movs	r2, #2
 800b1cc:	701a      	strb	r2, [r3, #0]
      break;
 800b1ce:	e0f2      	b.n	800b3b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b1d0:	683b      	ldr	r3, [r7, #0]
 800b1d2:	885b      	ldrh	r3, [r3, #2]
 800b1d4:	b2db      	uxtb	r3, r3
 800b1d6:	2b05      	cmp	r3, #5
 800b1d8:	f200 80ac 	bhi.w	800b334 <USBD_GetDescriptor+0x204>
 800b1dc:	a201      	add	r2, pc, #4	; (adr r2, 800b1e4 <USBD_GetDescriptor+0xb4>)
 800b1de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1e2:	bf00      	nop
 800b1e4:	0800b1fd 	.word	0x0800b1fd
 800b1e8:	0800b231 	.word	0x0800b231
 800b1ec:	0800b265 	.word	0x0800b265
 800b1f0:	0800b299 	.word	0x0800b299
 800b1f4:	0800b2cd 	.word	0x0800b2cd
 800b1f8:	0800b301 	.word	0x0800b301
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b202:	685b      	ldr	r3, [r3, #4]
 800b204:	2b00      	cmp	r3, #0
 800b206:	d00b      	beq.n	800b220 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b20e:	685b      	ldr	r3, [r3, #4]
 800b210:	687a      	ldr	r2, [r7, #4]
 800b212:	7c12      	ldrb	r2, [r2, #16]
 800b214:	f107 0108 	add.w	r1, r7, #8
 800b218:	4610      	mov	r0, r2
 800b21a:	4798      	blx	r3
 800b21c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b21e:	e091      	b.n	800b344 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b220:	6839      	ldr	r1, [r7, #0]
 800b222:	6878      	ldr	r0, [r7, #4]
 800b224:	f000 fa94 	bl	800b750 <USBD_CtlError>
            err++;
 800b228:	7afb      	ldrb	r3, [r7, #11]
 800b22a:	3301      	adds	r3, #1
 800b22c:	72fb      	strb	r3, [r7, #11]
          break;
 800b22e:	e089      	b.n	800b344 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b236:	689b      	ldr	r3, [r3, #8]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d00b      	beq.n	800b254 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b242:	689b      	ldr	r3, [r3, #8]
 800b244:	687a      	ldr	r2, [r7, #4]
 800b246:	7c12      	ldrb	r2, [r2, #16]
 800b248:	f107 0108 	add.w	r1, r7, #8
 800b24c:	4610      	mov	r0, r2
 800b24e:	4798      	blx	r3
 800b250:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b252:	e077      	b.n	800b344 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b254:	6839      	ldr	r1, [r7, #0]
 800b256:	6878      	ldr	r0, [r7, #4]
 800b258:	f000 fa7a 	bl	800b750 <USBD_CtlError>
            err++;
 800b25c:	7afb      	ldrb	r3, [r7, #11]
 800b25e:	3301      	adds	r3, #1
 800b260:	72fb      	strb	r3, [r7, #11]
          break;
 800b262:	e06f      	b.n	800b344 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b26a:	68db      	ldr	r3, [r3, #12]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d00b      	beq.n	800b288 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b276:	68db      	ldr	r3, [r3, #12]
 800b278:	687a      	ldr	r2, [r7, #4]
 800b27a:	7c12      	ldrb	r2, [r2, #16]
 800b27c:	f107 0108 	add.w	r1, r7, #8
 800b280:	4610      	mov	r0, r2
 800b282:	4798      	blx	r3
 800b284:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b286:	e05d      	b.n	800b344 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b288:	6839      	ldr	r1, [r7, #0]
 800b28a:	6878      	ldr	r0, [r7, #4]
 800b28c:	f000 fa60 	bl	800b750 <USBD_CtlError>
            err++;
 800b290:	7afb      	ldrb	r3, [r7, #11]
 800b292:	3301      	adds	r3, #1
 800b294:	72fb      	strb	r3, [r7, #11]
          break;
 800b296:	e055      	b.n	800b344 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b29e:	691b      	ldr	r3, [r3, #16]
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d00b      	beq.n	800b2bc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b2aa:	691b      	ldr	r3, [r3, #16]
 800b2ac:	687a      	ldr	r2, [r7, #4]
 800b2ae:	7c12      	ldrb	r2, [r2, #16]
 800b2b0:	f107 0108 	add.w	r1, r7, #8
 800b2b4:	4610      	mov	r0, r2
 800b2b6:	4798      	blx	r3
 800b2b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b2ba:	e043      	b.n	800b344 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b2bc:	6839      	ldr	r1, [r7, #0]
 800b2be:	6878      	ldr	r0, [r7, #4]
 800b2c0:	f000 fa46 	bl	800b750 <USBD_CtlError>
            err++;
 800b2c4:	7afb      	ldrb	r3, [r7, #11]
 800b2c6:	3301      	adds	r3, #1
 800b2c8:	72fb      	strb	r3, [r7, #11]
          break;
 800b2ca:	e03b      	b.n	800b344 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b2d2:	695b      	ldr	r3, [r3, #20]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d00b      	beq.n	800b2f0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b2de:	695b      	ldr	r3, [r3, #20]
 800b2e0:	687a      	ldr	r2, [r7, #4]
 800b2e2:	7c12      	ldrb	r2, [r2, #16]
 800b2e4:	f107 0108 	add.w	r1, r7, #8
 800b2e8:	4610      	mov	r0, r2
 800b2ea:	4798      	blx	r3
 800b2ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b2ee:	e029      	b.n	800b344 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b2f0:	6839      	ldr	r1, [r7, #0]
 800b2f2:	6878      	ldr	r0, [r7, #4]
 800b2f4:	f000 fa2c 	bl	800b750 <USBD_CtlError>
            err++;
 800b2f8:	7afb      	ldrb	r3, [r7, #11]
 800b2fa:	3301      	adds	r3, #1
 800b2fc:	72fb      	strb	r3, [r7, #11]
          break;
 800b2fe:	e021      	b.n	800b344 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b306:	699b      	ldr	r3, [r3, #24]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d00b      	beq.n	800b324 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b312:	699b      	ldr	r3, [r3, #24]
 800b314:	687a      	ldr	r2, [r7, #4]
 800b316:	7c12      	ldrb	r2, [r2, #16]
 800b318:	f107 0108 	add.w	r1, r7, #8
 800b31c:	4610      	mov	r0, r2
 800b31e:	4798      	blx	r3
 800b320:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b322:	e00f      	b.n	800b344 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b324:	6839      	ldr	r1, [r7, #0]
 800b326:	6878      	ldr	r0, [r7, #4]
 800b328:	f000 fa12 	bl	800b750 <USBD_CtlError>
            err++;
 800b32c:	7afb      	ldrb	r3, [r7, #11]
 800b32e:	3301      	adds	r3, #1
 800b330:	72fb      	strb	r3, [r7, #11]
          break;
 800b332:	e007      	b.n	800b344 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800b334:	6839      	ldr	r1, [r7, #0]
 800b336:	6878      	ldr	r0, [r7, #4]
 800b338:	f000 fa0a 	bl	800b750 <USBD_CtlError>
          err++;
 800b33c:	7afb      	ldrb	r3, [r7, #11]
 800b33e:	3301      	adds	r3, #1
 800b340:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800b342:	e038      	b.n	800b3b6 <USBD_GetDescriptor+0x286>
 800b344:	e037      	b.n	800b3b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	7c1b      	ldrb	r3, [r3, #16]
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d109      	bne.n	800b362 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b354:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b356:	f107 0208 	add.w	r2, r7, #8
 800b35a:	4610      	mov	r0, r2
 800b35c:	4798      	blx	r3
 800b35e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b360:	e029      	b.n	800b3b6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b362:	6839      	ldr	r1, [r7, #0]
 800b364:	6878      	ldr	r0, [r7, #4]
 800b366:	f000 f9f3 	bl	800b750 <USBD_CtlError>
        err++;
 800b36a:	7afb      	ldrb	r3, [r7, #11]
 800b36c:	3301      	adds	r3, #1
 800b36e:	72fb      	strb	r3, [r7, #11]
      break;
 800b370:	e021      	b.n	800b3b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	7c1b      	ldrb	r3, [r3, #16]
 800b376:	2b00      	cmp	r3, #0
 800b378:	d10d      	bne.n	800b396 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b382:	f107 0208 	add.w	r2, r7, #8
 800b386:	4610      	mov	r0, r2
 800b388:	4798      	blx	r3
 800b38a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	3301      	adds	r3, #1
 800b390:	2207      	movs	r2, #7
 800b392:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b394:	e00f      	b.n	800b3b6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b396:	6839      	ldr	r1, [r7, #0]
 800b398:	6878      	ldr	r0, [r7, #4]
 800b39a:	f000 f9d9 	bl	800b750 <USBD_CtlError>
        err++;
 800b39e:	7afb      	ldrb	r3, [r7, #11]
 800b3a0:	3301      	adds	r3, #1
 800b3a2:	72fb      	strb	r3, [r7, #11]
      break;
 800b3a4:	e007      	b.n	800b3b6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b3a6:	6839      	ldr	r1, [r7, #0]
 800b3a8:	6878      	ldr	r0, [r7, #4]
 800b3aa:	f000 f9d1 	bl	800b750 <USBD_CtlError>
      err++;
 800b3ae:	7afb      	ldrb	r3, [r7, #11]
 800b3b0:	3301      	adds	r3, #1
 800b3b2:	72fb      	strb	r3, [r7, #11]
      break;
 800b3b4:	bf00      	nop
  }

  if (err != 0U)
 800b3b6:	7afb      	ldrb	r3, [r7, #11]
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d11c      	bne.n	800b3f6 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800b3bc:	893b      	ldrh	r3, [r7, #8]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d011      	beq.n	800b3e6 <USBD_GetDescriptor+0x2b6>
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	88db      	ldrh	r3, [r3, #6]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d00d      	beq.n	800b3e6 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800b3ca:	683b      	ldr	r3, [r7, #0]
 800b3cc:	88da      	ldrh	r2, [r3, #6]
 800b3ce:	893b      	ldrh	r3, [r7, #8]
 800b3d0:	4293      	cmp	r3, r2
 800b3d2:	bf28      	it	cs
 800b3d4:	4613      	movcs	r3, r2
 800b3d6:	b29b      	uxth	r3, r3
 800b3d8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b3da:	893b      	ldrh	r3, [r7, #8]
 800b3dc:	461a      	mov	r2, r3
 800b3de:	68f9      	ldr	r1, [r7, #12]
 800b3e0:	6878      	ldr	r0, [r7, #4]
 800b3e2:	f000 fa1f 	bl	800b824 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800b3e6:	683b      	ldr	r3, [r7, #0]
 800b3e8:	88db      	ldrh	r3, [r3, #6]
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d104      	bne.n	800b3f8 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800b3ee:	6878      	ldr	r0, [r7, #4]
 800b3f0:	f000 fa76 	bl	800b8e0 <USBD_CtlSendStatus>
 800b3f4:	e000      	b.n	800b3f8 <USBD_GetDescriptor+0x2c8>
    return;
 800b3f6:	bf00      	nop
    }
  }
}
 800b3f8:	3710      	adds	r7, #16
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	bd80      	pop	{r7, pc}
 800b3fe:	bf00      	nop

0800b400 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b400:	b580      	push	{r7, lr}
 800b402:	b084      	sub	sp, #16
 800b404:	af00      	add	r7, sp, #0
 800b406:	6078      	str	r0, [r7, #4]
 800b408:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b40a:	683b      	ldr	r3, [r7, #0]
 800b40c:	889b      	ldrh	r3, [r3, #4]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d130      	bne.n	800b474 <USBD_SetAddress+0x74>
 800b412:	683b      	ldr	r3, [r7, #0]
 800b414:	88db      	ldrh	r3, [r3, #6]
 800b416:	2b00      	cmp	r3, #0
 800b418:	d12c      	bne.n	800b474 <USBD_SetAddress+0x74>
 800b41a:	683b      	ldr	r3, [r7, #0]
 800b41c:	885b      	ldrh	r3, [r3, #2]
 800b41e:	2b7f      	cmp	r3, #127	; 0x7f
 800b420:	d828      	bhi.n	800b474 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b422:	683b      	ldr	r3, [r7, #0]
 800b424:	885b      	ldrh	r3, [r3, #2]
 800b426:	b2db      	uxtb	r3, r3
 800b428:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b42c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b434:	2b03      	cmp	r3, #3
 800b436:	d104      	bne.n	800b442 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800b438:	6839      	ldr	r1, [r7, #0]
 800b43a:	6878      	ldr	r0, [r7, #4]
 800b43c:	f000 f988 	bl	800b750 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b440:	e01c      	b.n	800b47c <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	7bfa      	ldrb	r2, [r7, #15]
 800b446:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b44a:	7bfb      	ldrb	r3, [r7, #15]
 800b44c:	4619      	mov	r1, r3
 800b44e:	6878      	ldr	r0, [r7, #4]
 800b450:	f000 fe46 	bl	800c0e0 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800b454:	6878      	ldr	r0, [r7, #4]
 800b456:	f000 fa43 	bl	800b8e0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b45a:	7bfb      	ldrb	r3, [r7, #15]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d004      	beq.n	800b46a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	2202      	movs	r2, #2
 800b464:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b468:	e008      	b.n	800b47c <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	2201      	movs	r2, #1
 800b46e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b472:	e003      	b.n	800b47c <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b474:	6839      	ldr	r1, [r7, #0]
 800b476:	6878      	ldr	r0, [r7, #4]
 800b478:	f000 f96a 	bl	800b750 <USBD_CtlError>
  }
}
 800b47c:	bf00      	nop
 800b47e:	3710      	adds	r7, #16
 800b480:	46bd      	mov	sp, r7
 800b482:	bd80      	pop	{r7, pc}

0800b484 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b484:	b580      	push	{r7, lr}
 800b486:	b082      	sub	sp, #8
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]
 800b48c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b48e:	683b      	ldr	r3, [r7, #0]
 800b490:	885b      	ldrh	r3, [r3, #2]
 800b492:	b2da      	uxtb	r2, r3
 800b494:	4b41      	ldr	r3, [pc, #260]	; (800b59c <USBD_SetConfig+0x118>)
 800b496:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b498:	4b40      	ldr	r3, [pc, #256]	; (800b59c <USBD_SetConfig+0x118>)
 800b49a:	781b      	ldrb	r3, [r3, #0]
 800b49c:	2b01      	cmp	r3, #1
 800b49e:	d904      	bls.n	800b4aa <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800b4a0:	6839      	ldr	r1, [r7, #0]
 800b4a2:	6878      	ldr	r0, [r7, #4]
 800b4a4:	f000 f954 	bl	800b750 <USBD_CtlError>
 800b4a8:	e075      	b.n	800b596 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b4b0:	2b02      	cmp	r3, #2
 800b4b2:	d002      	beq.n	800b4ba <USBD_SetConfig+0x36>
 800b4b4:	2b03      	cmp	r3, #3
 800b4b6:	d023      	beq.n	800b500 <USBD_SetConfig+0x7c>
 800b4b8:	e062      	b.n	800b580 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800b4ba:	4b38      	ldr	r3, [pc, #224]	; (800b59c <USBD_SetConfig+0x118>)
 800b4bc:	781b      	ldrb	r3, [r3, #0]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d01a      	beq.n	800b4f8 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800b4c2:	4b36      	ldr	r3, [pc, #216]	; (800b59c <USBD_SetConfig+0x118>)
 800b4c4:	781b      	ldrb	r3, [r3, #0]
 800b4c6:	461a      	mov	r2, r3
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2203      	movs	r2, #3
 800b4d0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b4d4:	4b31      	ldr	r3, [pc, #196]	; (800b59c <USBD_SetConfig+0x118>)
 800b4d6:	781b      	ldrb	r3, [r3, #0]
 800b4d8:	4619      	mov	r1, r3
 800b4da:	6878      	ldr	r0, [r7, #4]
 800b4dc:	f7ff f9f3 	bl	800a8c6 <USBD_SetClassConfig>
 800b4e0:	4603      	mov	r3, r0
 800b4e2:	2b02      	cmp	r3, #2
 800b4e4:	d104      	bne.n	800b4f0 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800b4e6:	6839      	ldr	r1, [r7, #0]
 800b4e8:	6878      	ldr	r0, [r7, #4]
 800b4ea:	f000 f931 	bl	800b750 <USBD_CtlError>
            return;
 800b4ee:	e052      	b.n	800b596 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800b4f0:	6878      	ldr	r0, [r7, #4]
 800b4f2:	f000 f9f5 	bl	800b8e0 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b4f6:	e04e      	b.n	800b596 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b4f8:	6878      	ldr	r0, [r7, #4]
 800b4fa:	f000 f9f1 	bl	800b8e0 <USBD_CtlSendStatus>
        break;
 800b4fe:	e04a      	b.n	800b596 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800b500:	4b26      	ldr	r3, [pc, #152]	; (800b59c <USBD_SetConfig+0x118>)
 800b502:	781b      	ldrb	r3, [r3, #0]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d112      	bne.n	800b52e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	2202      	movs	r2, #2
 800b50c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800b510:	4b22      	ldr	r3, [pc, #136]	; (800b59c <USBD_SetConfig+0x118>)
 800b512:	781b      	ldrb	r3, [r3, #0]
 800b514:	461a      	mov	r2, r3
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800b51a:	4b20      	ldr	r3, [pc, #128]	; (800b59c <USBD_SetConfig+0x118>)
 800b51c:	781b      	ldrb	r3, [r3, #0]
 800b51e:	4619      	mov	r1, r3
 800b520:	6878      	ldr	r0, [r7, #4]
 800b522:	f7ff f9ef 	bl	800a904 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800b526:	6878      	ldr	r0, [r7, #4]
 800b528:	f000 f9da 	bl	800b8e0 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b52c:	e033      	b.n	800b596 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800b52e:	4b1b      	ldr	r3, [pc, #108]	; (800b59c <USBD_SetConfig+0x118>)
 800b530:	781b      	ldrb	r3, [r3, #0]
 800b532:	461a      	mov	r2, r3
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	685b      	ldr	r3, [r3, #4]
 800b538:	429a      	cmp	r2, r3
 800b53a:	d01d      	beq.n	800b578 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	685b      	ldr	r3, [r3, #4]
 800b540:	b2db      	uxtb	r3, r3
 800b542:	4619      	mov	r1, r3
 800b544:	6878      	ldr	r0, [r7, #4]
 800b546:	f7ff f9dd 	bl	800a904 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800b54a:	4b14      	ldr	r3, [pc, #80]	; (800b59c <USBD_SetConfig+0x118>)
 800b54c:	781b      	ldrb	r3, [r3, #0]
 800b54e:	461a      	mov	r2, r3
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b554:	4b11      	ldr	r3, [pc, #68]	; (800b59c <USBD_SetConfig+0x118>)
 800b556:	781b      	ldrb	r3, [r3, #0]
 800b558:	4619      	mov	r1, r3
 800b55a:	6878      	ldr	r0, [r7, #4]
 800b55c:	f7ff f9b3 	bl	800a8c6 <USBD_SetClassConfig>
 800b560:	4603      	mov	r3, r0
 800b562:	2b02      	cmp	r3, #2
 800b564:	d104      	bne.n	800b570 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800b566:	6839      	ldr	r1, [r7, #0]
 800b568:	6878      	ldr	r0, [r7, #4]
 800b56a:	f000 f8f1 	bl	800b750 <USBD_CtlError>
            return;
 800b56e:	e012      	b.n	800b596 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b570:	6878      	ldr	r0, [r7, #4]
 800b572:	f000 f9b5 	bl	800b8e0 <USBD_CtlSendStatus>
        break;
 800b576:	e00e      	b.n	800b596 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b578:	6878      	ldr	r0, [r7, #4]
 800b57a:	f000 f9b1 	bl	800b8e0 <USBD_CtlSendStatus>
        break;
 800b57e:	e00a      	b.n	800b596 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800b580:	6839      	ldr	r1, [r7, #0]
 800b582:	6878      	ldr	r0, [r7, #4]
 800b584:	f000 f8e4 	bl	800b750 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800b588:	4b04      	ldr	r3, [pc, #16]	; (800b59c <USBD_SetConfig+0x118>)
 800b58a:	781b      	ldrb	r3, [r3, #0]
 800b58c:	4619      	mov	r1, r3
 800b58e:	6878      	ldr	r0, [r7, #4]
 800b590:	f7ff f9b8 	bl	800a904 <USBD_ClrClassConfig>
        break;
 800b594:	bf00      	nop
    }
  }
}
 800b596:	3708      	adds	r7, #8
 800b598:	46bd      	mov	sp, r7
 800b59a:	bd80      	pop	{r7, pc}
 800b59c:	20000394 	.word	0x20000394

0800b5a0 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b082      	sub	sp, #8
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
 800b5a8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b5aa:	683b      	ldr	r3, [r7, #0]
 800b5ac:	88db      	ldrh	r3, [r3, #6]
 800b5ae:	2b01      	cmp	r3, #1
 800b5b0:	d004      	beq.n	800b5bc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b5b2:	6839      	ldr	r1, [r7, #0]
 800b5b4:	6878      	ldr	r0, [r7, #4]
 800b5b6:	f000 f8cb 	bl	800b750 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b5ba:	e021      	b.n	800b600 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b5c2:	2b01      	cmp	r3, #1
 800b5c4:	db17      	blt.n	800b5f6 <USBD_GetConfig+0x56>
 800b5c6:	2b02      	cmp	r3, #2
 800b5c8:	dd02      	ble.n	800b5d0 <USBD_GetConfig+0x30>
 800b5ca:	2b03      	cmp	r3, #3
 800b5cc:	d00b      	beq.n	800b5e6 <USBD_GetConfig+0x46>
 800b5ce:	e012      	b.n	800b5f6 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	2200      	movs	r2, #0
 800b5d4:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	3308      	adds	r3, #8
 800b5da:	2201      	movs	r2, #1
 800b5dc:	4619      	mov	r1, r3
 800b5de:	6878      	ldr	r0, [r7, #4]
 800b5e0:	f000 f920 	bl	800b824 <USBD_CtlSendData>
        break;
 800b5e4:	e00c      	b.n	800b600 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	3304      	adds	r3, #4
 800b5ea:	2201      	movs	r2, #1
 800b5ec:	4619      	mov	r1, r3
 800b5ee:	6878      	ldr	r0, [r7, #4]
 800b5f0:	f000 f918 	bl	800b824 <USBD_CtlSendData>
        break;
 800b5f4:	e004      	b.n	800b600 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800b5f6:	6839      	ldr	r1, [r7, #0]
 800b5f8:	6878      	ldr	r0, [r7, #4]
 800b5fa:	f000 f8a9 	bl	800b750 <USBD_CtlError>
        break;
 800b5fe:	bf00      	nop
}
 800b600:	bf00      	nop
 800b602:	3708      	adds	r7, #8
 800b604:	46bd      	mov	sp, r7
 800b606:	bd80      	pop	{r7, pc}

0800b608 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b608:	b580      	push	{r7, lr}
 800b60a:	b082      	sub	sp, #8
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	6078      	str	r0, [r7, #4]
 800b610:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b618:	3b01      	subs	r3, #1
 800b61a:	2b02      	cmp	r3, #2
 800b61c:	d81e      	bhi.n	800b65c <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b61e:	683b      	ldr	r3, [r7, #0]
 800b620:	88db      	ldrh	r3, [r3, #6]
 800b622:	2b02      	cmp	r3, #2
 800b624:	d004      	beq.n	800b630 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800b626:	6839      	ldr	r1, [r7, #0]
 800b628:	6878      	ldr	r0, [r7, #4]
 800b62a:	f000 f891 	bl	800b750 <USBD_CtlError>
        break;
 800b62e:	e01a      	b.n	800b666 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	2201      	movs	r2, #1
 800b634:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d005      	beq.n	800b64c <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	68db      	ldr	r3, [r3, #12]
 800b644:	f043 0202 	orr.w	r2, r3, #2
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	330c      	adds	r3, #12
 800b650:	2202      	movs	r2, #2
 800b652:	4619      	mov	r1, r3
 800b654:	6878      	ldr	r0, [r7, #4]
 800b656:	f000 f8e5 	bl	800b824 <USBD_CtlSendData>
      break;
 800b65a:	e004      	b.n	800b666 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800b65c:	6839      	ldr	r1, [r7, #0]
 800b65e:	6878      	ldr	r0, [r7, #4]
 800b660:	f000 f876 	bl	800b750 <USBD_CtlError>
      break;
 800b664:	bf00      	nop
  }
}
 800b666:	bf00      	nop
 800b668:	3708      	adds	r7, #8
 800b66a:	46bd      	mov	sp, r7
 800b66c:	bd80      	pop	{r7, pc}

0800b66e <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b66e:	b580      	push	{r7, lr}
 800b670:	b082      	sub	sp, #8
 800b672:	af00      	add	r7, sp, #0
 800b674:	6078      	str	r0, [r7, #4]
 800b676:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b678:	683b      	ldr	r3, [r7, #0]
 800b67a:	885b      	ldrh	r3, [r3, #2]
 800b67c:	2b01      	cmp	r3, #1
 800b67e:	d106      	bne.n	800b68e <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	2201      	movs	r2, #1
 800b684:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800b688:	6878      	ldr	r0, [r7, #4]
 800b68a:	f000 f929 	bl	800b8e0 <USBD_CtlSendStatus>
  }
}
 800b68e:	bf00      	nop
 800b690:	3708      	adds	r7, #8
 800b692:	46bd      	mov	sp, r7
 800b694:	bd80      	pop	{r7, pc}

0800b696 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b696:	b580      	push	{r7, lr}
 800b698:	b082      	sub	sp, #8
 800b69a:	af00      	add	r7, sp, #0
 800b69c:	6078      	str	r0, [r7, #4]
 800b69e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b6a6:	3b01      	subs	r3, #1
 800b6a8:	2b02      	cmp	r3, #2
 800b6aa:	d80b      	bhi.n	800b6c4 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b6ac:	683b      	ldr	r3, [r7, #0]
 800b6ae:	885b      	ldrh	r3, [r3, #2]
 800b6b0:	2b01      	cmp	r3, #1
 800b6b2:	d10c      	bne.n	800b6ce <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800b6bc:	6878      	ldr	r0, [r7, #4]
 800b6be:	f000 f90f 	bl	800b8e0 <USBD_CtlSendStatus>
      }
      break;
 800b6c2:	e004      	b.n	800b6ce <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800b6c4:	6839      	ldr	r1, [r7, #0]
 800b6c6:	6878      	ldr	r0, [r7, #4]
 800b6c8:	f000 f842 	bl	800b750 <USBD_CtlError>
      break;
 800b6cc:	e000      	b.n	800b6d0 <USBD_ClrFeature+0x3a>
      break;
 800b6ce:	bf00      	nop
  }
}
 800b6d0:	bf00      	nop
 800b6d2:	3708      	adds	r7, #8
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	bd80      	pop	{r7, pc}

0800b6d8 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b6d8:	b480      	push	{r7}
 800b6da:	b083      	sub	sp, #12
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	6078      	str	r0, [r7, #4]
 800b6e0:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800b6e2:	683b      	ldr	r3, [r7, #0]
 800b6e4:	781a      	ldrb	r2, [r3, #0]
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800b6ea:	683b      	ldr	r3, [r7, #0]
 800b6ec:	785a      	ldrb	r2, [r3, #1]
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800b6f2:	683b      	ldr	r3, [r7, #0]
 800b6f4:	3302      	adds	r3, #2
 800b6f6:	781b      	ldrb	r3, [r3, #0]
 800b6f8:	b29a      	uxth	r2, r3
 800b6fa:	683b      	ldr	r3, [r7, #0]
 800b6fc:	3303      	adds	r3, #3
 800b6fe:	781b      	ldrb	r3, [r3, #0]
 800b700:	b29b      	uxth	r3, r3
 800b702:	021b      	lsls	r3, r3, #8
 800b704:	b29b      	uxth	r3, r3
 800b706:	4413      	add	r3, r2
 800b708:	b29a      	uxth	r2, r3
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800b70e:	683b      	ldr	r3, [r7, #0]
 800b710:	3304      	adds	r3, #4
 800b712:	781b      	ldrb	r3, [r3, #0]
 800b714:	b29a      	uxth	r2, r3
 800b716:	683b      	ldr	r3, [r7, #0]
 800b718:	3305      	adds	r3, #5
 800b71a:	781b      	ldrb	r3, [r3, #0]
 800b71c:	b29b      	uxth	r3, r3
 800b71e:	021b      	lsls	r3, r3, #8
 800b720:	b29b      	uxth	r3, r3
 800b722:	4413      	add	r3, r2
 800b724:	b29a      	uxth	r2, r3
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800b72a:	683b      	ldr	r3, [r7, #0]
 800b72c:	3306      	adds	r3, #6
 800b72e:	781b      	ldrb	r3, [r3, #0]
 800b730:	b29a      	uxth	r2, r3
 800b732:	683b      	ldr	r3, [r7, #0]
 800b734:	3307      	adds	r3, #7
 800b736:	781b      	ldrb	r3, [r3, #0]
 800b738:	b29b      	uxth	r3, r3
 800b73a:	021b      	lsls	r3, r3, #8
 800b73c:	b29b      	uxth	r3, r3
 800b73e:	4413      	add	r3, r2
 800b740:	b29a      	uxth	r2, r3
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	80da      	strh	r2, [r3, #6]

}
 800b746:	bf00      	nop
 800b748:	370c      	adds	r7, #12
 800b74a:	46bd      	mov	sp, r7
 800b74c:	bc80      	pop	{r7}
 800b74e:	4770      	bx	lr

0800b750 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800b750:	b580      	push	{r7, lr}
 800b752:	b082      	sub	sp, #8
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
 800b758:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800b75a:	2180      	movs	r1, #128	; 0x80
 800b75c:	6878      	ldr	r0, [r7, #4]
 800b75e:	f000 fc55 	bl	800c00c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800b762:	2100      	movs	r1, #0
 800b764:	6878      	ldr	r0, [r7, #4]
 800b766:	f000 fc51 	bl	800c00c <USBD_LL_StallEP>
}
 800b76a:	bf00      	nop
 800b76c:	3708      	adds	r7, #8
 800b76e:	46bd      	mov	sp, r7
 800b770:	bd80      	pop	{r7, pc}

0800b772 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b772:	b580      	push	{r7, lr}
 800b774:	b086      	sub	sp, #24
 800b776:	af00      	add	r7, sp, #0
 800b778:	60f8      	str	r0, [r7, #12]
 800b77a:	60b9      	str	r1, [r7, #8]
 800b77c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b77e:	2300      	movs	r3, #0
 800b780:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	2b00      	cmp	r3, #0
 800b786:	d032      	beq.n	800b7ee <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800b788:	68f8      	ldr	r0, [r7, #12]
 800b78a:	f000 f834 	bl	800b7f6 <USBD_GetLen>
 800b78e:	4603      	mov	r3, r0
 800b790:	3301      	adds	r3, #1
 800b792:	b29b      	uxth	r3, r3
 800b794:	005b      	lsls	r3, r3, #1
 800b796:	b29a      	uxth	r2, r3
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800b79c:	7dfb      	ldrb	r3, [r7, #23]
 800b79e:	1c5a      	adds	r2, r3, #1
 800b7a0:	75fa      	strb	r2, [r7, #23]
 800b7a2:	461a      	mov	r2, r3
 800b7a4:	68bb      	ldr	r3, [r7, #8]
 800b7a6:	4413      	add	r3, r2
 800b7a8:	687a      	ldr	r2, [r7, #4]
 800b7aa:	7812      	ldrb	r2, [r2, #0]
 800b7ac:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800b7ae:	7dfb      	ldrb	r3, [r7, #23]
 800b7b0:	1c5a      	adds	r2, r3, #1
 800b7b2:	75fa      	strb	r2, [r7, #23]
 800b7b4:	461a      	mov	r2, r3
 800b7b6:	68bb      	ldr	r3, [r7, #8]
 800b7b8:	4413      	add	r3, r2
 800b7ba:	2203      	movs	r2, #3
 800b7bc:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800b7be:	e012      	b.n	800b7e6 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	1c5a      	adds	r2, r3, #1
 800b7c4:	60fa      	str	r2, [r7, #12]
 800b7c6:	7dfa      	ldrb	r2, [r7, #23]
 800b7c8:	1c51      	adds	r1, r2, #1
 800b7ca:	75f9      	strb	r1, [r7, #23]
 800b7cc:	4611      	mov	r1, r2
 800b7ce:	68ba      	ldr	r2, [r7, #8]
 800b7d0:	440a      	add	r2, r1
 800b7d2:	781b      	ldrb	r3, [r3, #0]
 800b7d4:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800b7d6:	7dfb      	ldrb	r3, [r7, #23]
 800b7d8:	1c5a      	adds	r2, r3, #1
 800b7da:	75fa      	strb	r2, [r7, #23]
 800b7dc:	461a      	mov	r2, r3
 800b7de:	68bb      	ldr	r3, [r7, #8]
 800b7e0:	4413      	add	r3, r2
 800b7e2:	2200      	movs	r2, #0
 800b7e4:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	781b      	ldrb	r3, [r3, #0]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d1e8      	bne.n	800b7c0 <USBD_GetString+0x4e>
    }
  }
}
 800b7ee:	bf00      	nop
 800b7f0:	3718      	adds	r7, #24
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	bd80      	pop	{r7, pc}

0800b7f6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b7f6:	b480      	push	{r7}
 800b7f8:	b085      	sub	sp, #20
 800b7fa:	af00      	add	r7, sp, #0
 800b7fc:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b7fe:	2300      	movs	r3, #0
 800b800:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800b802:	e005      	b.n	800b810 <USBD_GetLen+0x1a>
  {
    len++;
 800b804:	7bfb      	ldrb	r3, [r7, #15]
 800b806:	3301      	adds	r3, #1
 800b808:	73fb      	strb	r3, [r7, #15]
    buf++;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	3301      	adds	r3, #1
 800b80e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	781b      	ldrb	r3, [r3, #0]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d1f5      	bne.n	800b804 <USBD_GetLen+0xe>
  }

  return len;
 800b818:	7bfb      	ldrb	r3, [r7, #15]
}
 800b81a:	4618      	mov	r0, r3
 800b81c:	3714      	adds	r7, #20
 800b81e:	46bd      	mov	sp, r7
 800b820:	bc80      	pop	{r7}
 800b822:	4770      	bx	lr

0800b824 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800b824:	b580      	push	{r7, lr}
 800b826:	b084      	sub	sp, #16
 800b828:	af00      	add	r7, sp, #0
 800b82a:	60f8      	str	r0, [r7, #12]
 800b82c:	60b9      	str	r1, [r7, #8]
 800b82e:	4613      	mov	r3, r2
 800b830:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	2202      	movs	r2, #2
 800b836:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b83a:	88fa      	ldrh	r2, [r7, #6]
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800b840:	88fa      	ldrh	r2, [r7, #6]
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b846:	88fb      	ldrh	r3, [r7, #6]
 800b848:	68ba      	ldr	r2, [r7, #8]
 800b84a:	2100      	movs	r1, #0
 800b84c:	68f8      	ldr	r0, [r7, #12]
 800b84e:	f000 fc66 	bl	800c11e <USBD_LL_Transmit>

  return USBD_OK;
 800b852:	2300      	movs	r3, #0
}
 800b854:	4618      	mov	r0, r3
 800b856:	3710      	adds	r7, #16
 800b858:	46bd      	mov	sp, r7
 800b85a:	bd80      	pop	{r7, pc}

0800b85c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800b85c:	b580      	push	{r7, lr}
 800b85e:	b084      	sub	sp, #16
 800b860:	af00      	add	r7, sp, #0
 800b862:	60f8      	str	r0, [r7, #12]
 800b864:	60b9      	str	r1, [r7, #8]
 800b866:	4613      	mov	r3, r2
 800b868:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b86a:	88fb      	ldrh	r3, [r7, #6]
 800b86c:	68ba      	ldr	r2, [r7, #8]
 800b86e:	2100      	movs	r1, #0
 800b870:	68f8      	ldr	r0, [r7, #12]
 800b872:	f000 fc54 	bl	800c11e <USBD_LL_Transmit>

  return USBD_OK;
 800b876:	2300      	movs	r3, #0
}
 800b878:	4618      	mov	r0, r3
 800b87a:	3710      	adds	r7, #16
 800b87c:	46bd      	mov	sp, r7
 800b87e:	bd80      	pop	{r7, pc}

0800b880 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800b880:	b580      	push	{r7, lr}
 800b882:	b084      	sub	sp, #16
 800b884:	af00      	add	r7, sp, #0
 800b886:	60f8      	str	r0, [r7, #12]
 800b888:	60b9      	str	r1, [r7, #8]
 800b88a:	4613      	mov	r3, r2
 800b88c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	2203      	movs	r2, #3
 800b892:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b896:	88fa      	ldrh	r2, [r7, #6]
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800b89e:	88fa      	ldrh	r2, [r7, #6]
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b8a6:	88fb      	ldrh	r3, [r7, #6]
 800b8a8:	68ba      	ldr	r2, [r7, #8]
 800b8aa:	2100      	movs	r1, #0
 800b8ac:	68f8      	ldr	r0, [r7, #12]
 800b8ae:	f000 fc59 	bl	800c164 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b8b2:	2300      	movs	r3, #0
}
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	3710      	adds	r7, #16
 800b8b8:	46bd      	mov	sp, r7
 800b8ba:	bd80      	pop	{r7, pc}

0800b8bc <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800b8bc:	b580      	push	{r7, lr}
 800b8be:	b084      	sub	sp, #16
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	60f8      	str	r0, [r7, #12]
 800b8c4:	60b9      	str	r1, [r7, #8]
 800b8c6:	4613      	mov	r3, r2
 800b8c8:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b8ca:	88fb      	ldrh	r3, [r7, #6]
 800b8cc:	68ba      	ldr	r2, [r7, #8]
 800b8ce:	2100      	movs	r1, #0
 800b8d0:	68f8      	ldr	r0, [r7, #12]
 800b8d2:	f000 fc47 	bl	800c164 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b8d6:	2300      	movs	r3, #0
}
 800b8d8:	4618      	mov	r0, r3
 800b8da:	3710      	adds	r7, #16
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	bd80      	pop	{r7, pc}

0800b8e0 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b8e0:	b580      	push	{r7, lr}
 800b8e2:	b082      	sub	sp, #8
 800b8e4:	af00      	add	r7, sp, #0
 800b8e6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	2204      	movs	r2, #4
 800b8ec:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b8f0:	2300      	movs	r3, #0
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	2100      	movs	r1, #0
 800b8f6:	6878      	ldr	r0, [r7, #4]
 800b8f8:	f000 fc11 	bl	800c11e <USBD_LL_Transmit>

  return USBD_OK;
 800b8fc:	2300      	movs	r3, #0
}
 800b8fe:	4618      	mov	r0, r3
 800b900:	3708      	adds	r7, #8
 800b902:	46bd      	mov	sp, r7
 800b904:	bd80      	pop	{r7, pc}

0800b906 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b906:	b580      	push	{r7, lr}
 800b908:	b082      	sub	sp, #8
 800b90a:	af00      	add	r7, sp, #0
 800b90c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	2205      	movs	r2, #5
 800b912:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b916:	2300      	movs	r3, #0
 800b918:	2200      	movs	r2, #0
 800b91a:	2100      	movs	r1, #0
 800b91c:	6878      	ldr	r0, [r7, #4]
 800b91e:	f000 fc21 	bl	800c164 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b922:	2300      	movs	r3, #0
}
 800b924:	4618      	mov	r0, r3
 800b926:	3708      	adds	r7, #8
 800b928:	46bd      	mov	sp, r7
 800b92a:	bd80      	pop	{r7, pc}

0800b92c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b930:	2200      	movs	r2, #0
 800b932:	4912      	ldr	r1, [pc, #72]	; (800b97c <MX_USB_DEVICE_Init+0x50>)
 800b934:	4812      	ldr	r0, [pc, #72]	; (800b980 <MX_USB_DEVICE_Init+0x54>)
 800b936:	f7fe ff6c 	bl	800a812 <USBD_Init>
 800b93a:	4603      	mov	r3, r0
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d001      	beq.n	800b944 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b940:	f7f7 fb4a 	bl	8002fd8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b944:	490f      	ldr	r1, [pc, #60]	; (800b984 <MX_USB_DEVICE_Init+0x58>)
 800b946:	480e      	ldr	r0, [pc, #56]	; (800b980 <MX_USB_DEVICE_Init+0x54>)
 800b948:	f7fe ff8e 	bl	800a868 <USBD_RegisterClass>
 800b94c:	4603      	mov	r3, r0
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d001      	beq.n	800b956 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b952:	f7f7 fb41 	bl	8002fd8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b956:	490c      	ldr	r1, [pc, #48]	; (800b988 <MX_USB_DEVICE_Init+0x5c>)
 800b958:	4809      	ldr	r0, [pc, #36]	; (800b980 <MX_USB_DEVICE_Init+0x54>)
 800b95a:	f7fe febf 	bl	800a6dc <USBD_CDC_RegisterInterface>
 800b95e:	4603      	mov	r3, r0
 800b960:	2b00      	cmp	r3, #0
 800b962:	d001      	beq.n	800b968 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b964:	f7f7 fb38 	bl	8002fd8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b968:	4805      	ldr	r0, [pc, #20]	; (800b980 <MX_USB_DEVICE_Init+0x54>)
 800b96a:	f7fe ff96 	bl	800a89a <USBD_Start>
 800b96e:	4603      	mov	r3, r0
 800b970:	2b00      	cmp	r3, #0
 800b972:	d001      	beq.n	800b978 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b974:	f7f7 fb30 	bl	8002fd8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b978:	bf00      	nop
 800b97a:	bd80      	pop	{r7, pc}
 800b97c:	20000138 	.word	0x20000138
 800b980:	20001094 	.word	0x20001094
 800b984:	20000024 	.word	0x20000024
 800b988:	20000128 	.word	0x20000128

0800b98c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b98c:	b580      	push	{r7, lr}
 800b98e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b990:	2200      	movs	r2, #0
 800b992:	4905      	ldr	r1, [pc, #20]	; (800b9a8 <CDC_Init_FS+0x1c>)
 800b994:	4805      	ldr	r0, [pc, #20]	; (800b9ac <CDC_Init_FS+0x20>)
 800b996:	f7fe feb7 	bl	800a708 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b99a:	4905      	ldr	r1, [pc, #20]	; (800b9b0 <CDC_Init_FS+0x24>)
 800b99c:	4803      	ldr	r0, [pc, #12]	; (800b9ac <CDC_Init_FS+0x20>)
 800b99e:	f7fe fecc 	bl	800a73a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b9a2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	bd80      	pop	{r7, pc}
 800b9a8:	20001740 	.word	0x20001740
 800b9ac:	20001094 	.word	0x20001094
 800b9b0:	20001358 	.word	0x20001358

0800b9b4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b9b4:	b480      	push	{r7}
 800b9b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b9b8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	bc80      	pop	{r7}
 800b9c0:	4770      	bx	lr
	...

0800b9c4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b9c4:	b480      	push	{r7}
 800b9c6:	b083      	sub	sp, #12
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	4603      	mov	r3, r0
 800b9cc:	6039      	str	r1, [r7, #0]
 800b9ce:	71fb      	strb	r3, [r7, #7]
 800b9d0:	4613      	mov	r3, r2
 800b9d2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b9d4:	79fb      	ldrb	r3, [r7, #7]
 800b9d6:	2b23      	cmp	r3, #35	; 0x23
 800b9d8:	d84a      	bhi.n	800ba70 <CDC_Control_FS+0xac>
 800b9da:	a201      	add	r2, pc, #4	; (adr r2, 800b9e0 <CDC_Control_FS+0x1c>)
 800b9dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9e0:	0800ba71 	.word	0x0800ba71
 800b9e4:	0800ba71 	.word	0x0800ba71
 800b9e8:	0800ba71 	.word	0x0800ba71
 800b9ec:	0800ba71 	.word	0x0800ba71
 800b9f0:	0800ba71 	.word	0x0800ba71
 800b9f4:	0800ba71 	.word	0x0800ba71
 800b9f8:	0800ba71 	.word	0x0800ba71
 800b9fc:	0800ba71 	.word	0x0800ba71
 800ba00:	0800ba71 	.word	0x0800ba71
 800ba04:	0800ba71 	.word	0x0800ba71
 800ba08:	0800ba71 	.word	0x0800ba71
 800ba0c:	0800ba71 	.word	0x0800ba71
 800ba10:	0800ba71 	.word	0x0800ba71
 800ba14:	0800ba71 	.word	0x0800ba71
 800ba18:	0800ba71 	.word	0x0800ba71
 800ba1c:	0800ba71 	.word	0x0800ba71
 800ba20:	0800ba71 	.word	0x0800ba71
 800ba24:	0800ba71 	.word	0x0800ba71
 800ba28:	0800ba71 	.word	0x0800ba71
 800ba2c:	0800ba71 	.word	0x0800ba71
 800ba30:	0800ba71 	.word	0x0800ba71
 800ba34:	0800ba71 	.word	0x0800ba71
 800ba38:	0800ba71 	.word	0x0800ba71
 800ba3c:	0800ba71 	.word	0x0800ba71
 800ba40:	0800ba71 	.word	0x0800ba71
 800ba44:	0800ba71 	.word	0x0800ba71
 800ba48:	0800ba71 	.word	0x0800ba71
 800ba4c:	0800ba71 	.word	0x0800ba71
 800ba50:	0800ba71 	.word	0x0800ba71
 800ba54:	0800ba71 	.word	0x0800ba71
 800ba58:	0800ba71 	.word	0x0800ba71
 800ba5c:	0800ba71 	.word	0x0800ba71
 800ba60:	0800ba71 	.word	0x0800ba71
 800ba64:	0800ba71 	.word	0x0800ba71
 800ba68:	0800ba71 	.word	0x0800ba71
 800ba6c:	0800ba71 	.word	0x0800ba71
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ba70:	bf00      	nop
  }

  return (USBD_OK);
 800ba72:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ba74:	4618      	mov	r0, r3
 800ba76:	370c      	adds	r7, #12
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	bc80      	pop	{r7}
 800ba7c:	4770      	bx	lr
 800ba7e:	bf00      	nop

0800ba80 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ba80:	b580      	push	{r7, lr}
 800ba82:	b082      	sub	sp, #8
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
 800ba88:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ba8a:	6879      	ldr	r1, [r7, #4]
 800ba8c:	4805      	ldr	r0, [pc, #20]	; (800baa4 <CDC_Receive_FS+0x24>)
 800ba8e:	f7fe fe54 	bl	800a73a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ba92:	4804      	ldr	r0, [pc, #16]	; (800baa4 <CDC_Receive_FS+0x24>)
 800ba94:	f7fe fe93 	bl	800a7be <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800ba98:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ba9a:	4618      	mov	r0, r3
 800ba9c:	3708      	adds	r7, #8
 800ba9e:	46bd      	mov	sp, r7
 800baa0:	bd80      	pop	{r7, pc}
 800baa2:	bf00      	nop
 800baa4:	20001094 	.word	0x20001094

0800baa8 <CDC_Transmit_String>:
  return result;
}

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
uint8_t CDC_Transmit_String(char* Buf)
{
 800baa8:	b580      	push	{r7, lr}
 800baaa:	b084      	sub	sp, #16
 800baac:	af00      	add	r7, sp, #0
 800baae:	6078      	str	r0, [r7, #4]
  uint8_t result = USBD_OK;
 800bab0:	2300      	movs	r3, #0
 800bab2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
	uint16_t Len = strlen(Buf);
 800bab4:	6878      	ldr	r0, [r7, #4]
 800bab6:	f7f4 fbb7 	bl	8000228 <strlen>
 800baba:	4603      	mov	r3, r0
 800babc:	81bb      	strh	r3, [r7, #12]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800babe:	4b0d      	ldr	r3, [pc, #52]	; (800baf4 <CDC_Transmit_String+0x4c>)
 800bac0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bac4:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800bac6:	68bb      	ldr	r3, [r7, #8]
 800bac8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d001      	beq.n	800bad4 <CDC_Transmit_String+0x2c>
    return USBD_BUSY;
 800bad0:	2301      	movs	r3, #1
 800bad2:	e00b      	b.n	800baec <CDC_Transmit_String+0x44>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, (uint8_t*)Buf, Len);
 800bad4:	89bb      	ldrh	r3, [r7, #12]
 800bad6:	461a      	mov	r2, r3
 800bad8:	6879      	ldr	r1, [r7, #4]
 800bada:	4806      	ldr	r0, [pc, #24]	; (800baf4 <CDC_Transmit_String+0x4c>)
 800badc:	f7fe fe14 	bl	800a708 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800bae0:	4804      	ldr	r0, [pc, #16]	; (800baf4 <CDC_Transmit_String+0x4c>)
 800bae2:	f7fe fe3d 	bl	800a760 <USBD_CDC_TransmitPacket>
 800bae6:	4603      	mov	r3, r0
 800bae8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800baea:	7bfb      	ldrb	r3, [r7, #15]
}
 800baec:	4618      	mov	r0, r3
 800baee:	3710      	adds	r7, #16
 800baf0:	46bd      	mov	sp, r7
 800baf2:	bd80      	pop	{r7, pc}
 800baf4:	20001094 	.word	0x20001094

0800baf8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800baf8:	b480      	push	{r7}
 800bafa:	b083      	sub	sp, #12
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	4603      	mov	r3, r0
 800bb00:	6039      	str	r1, [r7, #0]
 800bb02:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800bb04:	683b      	ldr	r3, [r7, #0]
 800bb06:	2212      	movs	r2, #18
 800bb08:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800bb0a:	4b03      	ldr	r3, [pc, #12]	; (800bb18 <USBD_FS_DeviceDescriptor+0x20>)
}
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	370c      	adds	r7, #12
 800bb10:	46bd      	mov	sp, r7
 800bb12:	bc80      	pop	{r7}
 800bb14:	4770      	bx	lr
 800bb16:	bf00      	nop
 800bb18:	20000154 	.word	0x20000154

0800bb1c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bb1c:	b480      	push	{r7}
 800bb1e:	b083      	sub	sp, #12
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	4603      	mov	r3, r0
 800bb24:	6039      	str	r1, [r7, #0]
 800bb26:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800bb28:	683b      	ldr	r3, [r7, #0]
 800bb2a:	2204      	movs	r2, #4
 800bb2c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800bb2e:	4b03      	ldr	r3, [pc, #12]	; (800bb3c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800bb30:	4618      	mov	r0, r3
 800bb32:	370c      	adds	r7, #12
 800bb34:	46bd      	mov	sp, r7
 800bb36:	bc80      	pop	{r7}
 800bb38:	4770      	bx	lr
 800bb3a:	bf00      	nop
 800bb3c:	20000168 	.word	0x20000168

0800bb40 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	b082      	sub	sp, #8
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	4603      	mov	r3, r0
 800bb48:	6039      	str	r1, [r7, #0]
 800bb4a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bb4c:	79fb      	ldrb	r3, [r7, #7]
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d105      	bne.n	800bb5e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bb52:	683a      	ldr	r2, [r7, #0]
 800bb54:	4907      	ldr	r1, [pc, #28]	; (800bb74 <USBD_FS_ProductStrDescriptor+0x34>)
 800bb56:	4808      	ldr	r0, [pc, #32]	; (800bb78 <USBD_FS_ProductStrDescriptor+0x38>)
 800bb58:	f7ff fe0b 	bl	800b772 <USBD_GetString>
 800bb5c:	e004      	b.n	800bb68 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bb5e:	683a      	ldr	r2, [r7, #0]
 800bb60:	4904      	ldr	r1, [pc, #16]	; (800bb74 <USBD_FS_ProductStrDescriptor+0x34>)
 800bb62:	4805      	ldr	r0, [pc, #20]	; (800bb78 <USBD_FS_ProductStrDescriptor+0x38>)
 800bb64:	f7ff fe05 	bl	800b772 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bb68:	4b02      	ldr	r3, [pc, #8]	; (800bb74 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	3708      	adds	r7, #8
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	bd80      	pop	{r7, pc}
 800bb72:	bf00      	nop
 800bb74:	20001b28 	.word	0x20001b28
 800bb78:	0800f6b0 	.word	0x0800f6b0

0800bb7c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bb7c:	b580      	push	{r7, lr}
 800bb7e:	b082      	sub	sp, #8
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	4603      	mov	r3, r0
 800bb84:	6039      	str	r1, [r7, #0]
 800bb86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800bb88:	683a      	ldr	r2, [r7, #0]
 800bb8a:	4904      	ldr	r1, [pc, #16]	; (800bb9c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800bb8c:	4804      	ldr	r0, [pc, #16]	; (800bba0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800bb8e:	f7ff fdf0 	bl	800b772 <USBD_GetString>
  return USBD_StrDesc;
 800bb92:	4b02      	ldr	r3, [pc, #8]	; (800bb9c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800bb94:	4618      	mov	r0, r3
 800bb96:	3708      	adds	r7, #8
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	bd80      	pop	{r7, pc}
 800bb9c:	20001b28 	.word	0x20001b28
 800bba0:	0800f6c8 	.word	0x0800f6c8

0800bba4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bba4:	b580      	push	{r7, lr}
 800bba6:	b082      	sub	sp, #8
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	4603      	mov	r3, r0
 800bbac:	6039      	str	r1, [r7, #0]
 800bbae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800bbb0:	683b      	ldr	r3, [r7, #0]
 800bbb2:	221a      	movs	r2, #26
 800bbb4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800bbb6:	f000 f843 	bl	800bc40 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800bbba:	4b02      	ldr	r3, [pc, #8]	; (800bbc4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800bbbc:	4618      	mov	r0, r3
 800bbbe:	3708      	adds	r7, #8
 800bbc0:	46bd      	mov	sp, r7
 800bbc2:	bd80      	pop	{r7, pc}
 800bbc4:	2000016c 	.word	0x2000016c

0800bbc8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bbc8:	b580      	push	{r7, lr}
 800bbca:	b082      	sub	sp, #8
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	4603      	mov	r3, r0
 800bbd0:	6039      	str	r1, [r7, #0]
 800bbd2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800bbd4:	79fb      	ldrb	r3, [r7, #7]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d105      	bne.n	800bbe6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bbda:	683a      	ldr	r2, [r7, #0]
 800bbdc:	4907      	ldr	r1, [pc, #28]	; (800bbfc <USBD_FS_ConfigStrDescriptor+0x34>)
 800bbde:	4808      	ldr	r0, [pc, #32]	; (800bc00 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bbe0:	f7ff fdc7 	bl	800b772 <USBD_GetString>
 800bbe4:	e004      	b.n	800bbf0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bbe6:	683a      	ldr	r2, [r7, #0]
 800bbe8:	4904      	ldr	r1, [pc, #16]	; (800bbfc <USBD_FS_ConfigStrDescriptor+0x34>)
 800bbea:	4805      	ldr	r0, [pc, #20]	; (800bc00 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bbec:	f7ff fdc1 	bl	800b772 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bbf0:	4b02      	ldr	r3, [pc, #8]	; (800bbfc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800bbf2:	4618      	mov	r0, r3
 800bbf4:	3708      	adds	r7, #8
 800bbf6:	46bd      	mov	sp, r7
 800bbf8:	bd80      	pop	{r7, pc}
 800bbfa:	bf00      	nop
 800bbfc:	20001b28 	.word	0x20001b28
 800bc00:	0800f6dc 	.word	0x0800f6dc

0800bc04 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bc04:	b580      	push	{r7, lr}
 800bc06:	b082      	sub	sp, #8
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	4603      	mov	r3, r0
 800bc0c:	6039      	str	r1, [r7, #0]
 800bc0e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bc10:	79fb      	ldrb	r3, [r7, #7]
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d105      	bne.n	800bc22 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bc16:	683a      	ldr	r2, [r7, #0]
 800bc18:	4907      	ldr	r1, [pc, #28]	; (800bc38 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bc1a:	4808      	ldr	r0, [pc, #32]	; (800bc3c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bc1c:	f7ff fda9 	bl	800b772 <USBD_GetString>
 800bc20:	e004      	b.n	800bc2c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bc22:	683a      	ldr	r2, [r7, #0]
 800bc24:	4904      	ldr	r1, [pc, #16]	; (800bc38 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bc26:	4805      	ldr	r0, [pc, #20]	; (800bc3c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bc28:	f7ff fda3 	bl	800b772 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bc2c:	4b02      	ldr	r3, [pc, #8]	; (800bc38 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800bc2e:	4618      	mov	r0, r3
 800bc30:	3708      	adds	r7, #8
 800bc32:	46bd      	mov	sp, r7
 800bc34:	bd80      	pop	{r7, pc}
 800bc36:	bf00      	nop
 800bc38:	20001b28 	.word	0x20001b28
 800bc3c:	0800f6e8 	.word	0x0800f6e8

0800bc40 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b084      	sub	sp, #16
 800bc44:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bc46:	4b0f      	ldr	r3, [pc, #60]	; (800bc84 <Get_SerialNum+0x44>)
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bc4c:	4b0e      	ldr	r3, [pc, #56]	; (800bc88 <Get_SerialNum+0x48>)
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bc52:	4b0e      	ldr	r3, [pc, #56]	; (800bc8c <Get_SerialNum+0x4c>)
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800bc58:	68fa      	ldr	r2, [r7, #12]
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	4413      	add	r3, r2
 800bc5e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d009      	beq.n	800bc7a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800bc66:	2208      	movs	r2, #8
 800bc68:	4909      	ldr	r1, [pc, #36]	; (800bc90 <Get_SerialNum+0x50>)
 800bc6a:	68f8      	ldr	r0, [r7, #12]
 800bc6c:	f000 f814 	bl	800bc98 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bc70:	2204      	movs	r2, #4
 800bc72:	4908      	ldr	r1, [pc, #32]	; (800bc94 <Get_SerialNum+0x54>)
 800bc74:	68b8      	ldr	r0, [r7, #8]
 800bc76:	f000 f80f 	bl	800bc98 <IntToUnicode>
  }
}
 800bc7a:	bf00      	nop
 800bc7c:	3710      	adds	r7, #16
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	bd80      	pop	{r7, pc}
 800bc82:	bf00      	nop
 800bc84:	1ffff7e8 	.word	0x1ffff7e8
 800bc88:	1ffff7ec 	.word	0x1ffff7ec
 800bc8c:	1ffff7f0 	.word	0x1ffff7f0
 800bc90:	2000016e 	.word	0x2000016e
 800bc94:	2000017e 	.word	0x2000017e

0800bc98 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bc98:	b480      	push	{r7}
 800bc9a:	b087      	sub	sp, #28
 800bc9c:	af00      	add	r7, sp, #0
 800bc9e:	60f8      	str	r0, [r7, #12]
 800bca0:	60b9      	str	r1, [r7, #8]
 800bca2:	4613      	mov	r3, r2
 800bca4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bca6:	2300      	movs	r3, #0
 800bca8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800bcaa:	2300      	movs	r3, #0
 800bcac:	75fb      	strb	r3, [r7, #23]
 800bcae:	e027      	b.n	800bd00 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	0f1b      	lsrs	r3, r3, #28
 800bcb4:	2b09      	cmp	r3, #9
 800bcb6:	d80b      	bhi.n	800bcd0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	0f1b      	lsrs	r3, r3, #28
 800bcbc:	b2da      	uxtb	r2, r3
 800bcbe:	7dfb      	ldrb	r3, [r7, #23]
 800bcc0:	005b      	lsls	r3, r3, #1
 800bcc2:	4619      	mov	r1, r3
 800bcc4:	68bb      	ldr	r3, [r7, #8]
 800bcc6:	440b      	add	r3, r1
 800bcc8:	3230      	adds	r2, #48	; 0x30
 800bcca:	b2d2      	uxtb	r2, r2
 800bccc:	701a      	strb	r2, [r3, #0]
 800bcce:	e00a      	b.n	800bce6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	0f1b      	lsrs	r3, r3, #28
 800bcd4:	b2da      	uxtb	r2, r3
 800bcd6:	7dfb      	ldrb	r3, [r7, #23]
 800bcd8:	005b      	lsls	r3, r3, #1
 800bcda:	4619      	mov	r1, r3
 800bcdc:	68bb      	ldr	r3, [r7, #8]
 800bcde:	440b      	add	r3, r1
 800bce0:	3237      	adds	r2, #55	; 0x37
 800bce2:	b2d2      	uxtb	r2, r2
 800bce4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	011b      	lsls	r3, r3, #4
 800bcea:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bcec:	7dfb      	ldrb	r3, [r7, #23]
 800bcee:	005b      	lsls	r3, r3, #1
 800bcf0:	3301      	adds	r3, #1
 800bcf2:	68ba      	ldr	r2, [r7, #8]
 800bcf4:	4413      	add	r3, r2
 800bcf6:	2200      	movs	r2, #0
 800bcf8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bcfa:	7dfb      	ldrb	r3, [r7, #23]
 800bcfc:	3301      	adds	r3, #1
 800bcfe:	75fb      	strb	r3, [r7, #23]
 800bd00:	7dfa      	ldrb	r2, [r7, #23]
 800bd02:	79fb      	ldrb	r3, [r7, #7]
 800bd04:	429a      	cmp	r2, r3
 800bd06:	d3d3      	bcc.n	800bcb0 <IntToUnicode+0x18>
  }
}
 800bd08:	bf00      	nop
 800bd0a:	371c      	adds	r7, #28
 800bd0c:	46bd      	mov	sp, r7
 800bd0e:	bc80      	pop	{r7}
 800bd10:	4770      	bx	lr
	...

0800bd14 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bd14:	b580      	push	{r7, lr}
 800bd16:	b084      	sub	sp, #16
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	4a0d      	ldr	r2, [pc, #52]	; (800bd58 <HAL_PCD_MspInit+0x44>)
 800bd22:	4293      	cmp	r3, r2
 800bd24:	d113      	bne.n	800bd4e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800bd26:	4b0d      	ldr	r3, [pc, #52]	; (800bd5c <HAL_PCD_MspInit+0x48>)
 800bd28:	69db      	ldr	r3, [r3, #28]
 800bd2a:	4a0c      	ldr	r2, [pc, #48]	; (800bd5c <HAL_PCD_MspInit+0x48>)
 800bd2c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800bd30:	61d3      	str	r3, [r2, #28]
 800bd32:	4b0a      	ldr	r3, [pc, #40]	; (800bd5c <HAL_PCD_MspInit+0x48>)
 800bd34:	69db      	ldr	r3, [r3, #28]
 800bd36:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bd3a:	60fb      	str	r3, [r7, #12]
 800bd3c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800bd3e:	2200      	movs	r2, #0
 800bd40:	2100      	movs	r1, #0
 800bd42:	2014      	movs	r0, #20
 800bd44:	f7f8 f925 	bl	8003f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800bd48:	2014      	movs	r0, #20
 800bd4a:	f7f8 f93e 	bl	8003fca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800bd4e:	bf00      	nop
 800bd50:	3710      	adds	r7, #16
 800bd52:	46bd      	mov	sp, r7
 800bd54:	bd80      	pop	{r7, pc}
 800bd56:	bf00      	nop
 800bd58:	40005c00 	.word	0x40005c00
 800bd5c:	40021000 	.word	0x40021000

0800bd60 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b082      	sub	sp, #8
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800bd74:	4619      	mov	r1, r3
 800bd76:	4610      	mov	r0, r2
 800bd78:	f7fe fdd7 	bl	800a92a <USBD_LL_SetupStage>
}
 800bd7c:	bf00      	nop
 800bd7e:	3708      	adds	r7, #8
 800bd80:	46bd      	mov	sp, r7
 800bd82:	bd80      	pop	{r7, pc}

0800bd84 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd84:	b580      	push	{r7, lr}
 800bd86:	b082      	sub	sp, #8
 800bd88:	af00      	add	r7, sp, #0
 800bd8a:	6078      	str	r0, [r7, #4]
 800bd8c:	460b      	mov	r3, r1
 800bd8e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800bd96:	78fa      	ldrb	r2, [r7, #3]
 800bd98:	6879      	ldr	r1, [r7, #4]
 800bd9a:	4613      	mov	r3, r2
 800bd9c:	009b      	lsls	r3, r3, #2
 800bd9e:	4413      	add	r3, r2
 800bda0:	00db      	lsls	r3, r3, #3
 800bda2:	440b      	add	r3, r1
 800bda4:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800bda8:	681a      	ldr	r2, [r3, #0]
 800bdaa:	78fb      	ldrb	r3, [r7, #3]
 800bdac:	4619      	mov	r1, r3
 800bdae:	f7fe fe07 	bl	800a9c0 <USBD_LL_DataOutStage>
}
 800bdb2:	bf00      	nop
 800bdb4:	3708      	adds	r7, #8
 800bdb6:	46bd      	mov	sp, r7
 800bdb8:	bd80      	pop	{r7, pc}

0800bdba <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bdba:	b580      	push	{r7, lr}
 800bdbc:	b082      	sub	sp, #8
 800bdbe:	af00      	add	r7, sp, #0
 800bdc0:	6078      	str	r0, [r7, #4]
 800bdc2:	460b      	mov	r3, r1
 800bdc4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800bdcc:	78fa      	ldrb	r2, [r7, #3]
 800bdce:	6879      	ldr	r1, [r7, #4]
 800bdd0:	4613      	mov	r3, r2
 800bdd2:	009b      	lsls	r3, r3, #2
 800bdd4:	4413      	add	r3, r2
 800bdd6:	00db      	lsls	r3, r3, #3
 800bdd8:	440b      	add	r3, r1
 800bdda:	333c      	adds	r3, #60	; 0x3c
 800bddc:	681a      	ldr	r2, [r3, #0]
 800bdde:	78fb      	ldrb	r3, [r7, #3]
 800bde0:	4619      	mov	r1, r3
 800bde2:	f7fe fe5e 	bl	800aaa2 <USBD_LL_DataInStage>
}
 800bde6:	bf00      	nop
 800bde8:	3708      	adds	r7, #8
 800bdea:	46bd      	mov	sp, r7
 800bdec:	bd80      	pop	{r7, pc}

0800bdee <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bdee:	b580      	push	{r7, lr}
 800bdf0:	b082      	sub	sp, #8
 800bdf2:	af00      	add	r7, sp, #0
 800bdf4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800bdfc:	4618      	mov	r0, r3
 800bdfe:	f7fe ff6e 	bl	800acde <USBD_LL_SOF>
}
 800be02:	bf00      	nop
 800be04:	3708      	adds	r7, #8
 800be06:	46bd      	mov	sp, r7
 800be08:	bd80      	pop	{r7, pc}

0800be0a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be0a:	b580      	push	{r7, lr}
 800be0c:	b084      	sub	sp, #16
 800be0e:	af00      	add	r7, sp, #0
 800be10:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800be12:	2301      	movs	r3, #1
 800be14:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	689b      	ldr	r3, [r3, #8]
 800be1a:	2b02      	cmp	r3, #2
 800be1c:	d001      	beq.n	800be22 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800be1e:	f7f7 f8db 	bl	8002fd8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800be28:	7bfa      	ldrb	r2, [r7, #15]
 800be2a:	4611      	mov	r1, r2
 800be2c:	4618      	mov	r0, r3
 800be2e:	f7fe ff1e 	bl	800ac6e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800be38:	4618      	mov	r0, r3
 800be3a:	f7fe fed7 	bl	800abec <USBD_LL_Reset>
}
 800be3e:	bf00      	nop
 800be40:	3710      	adds	r7, #16
 800be42:	46bd      	mov	sp, r7
 800be44:	bd80      	pop	{r7, pc}
	...

0800be48 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be48:	b580      	push	{r7, lr}
 800be4a:	b082      	sub	sp, #8
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800be56:	4618      	mov	r0, r3
 800be58:	f7fe ff18 	bl	800ac8c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	699b      	ldr	r3, [r3, #24]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d005      	beq.n	800be70 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800be64:	4b04      	ldr	r3, [pc, #16]	; (800be78 <HAL_PCD_SuspendCallback+0x30>)
 800be66:	691b      	ldr	r3, [r3, #16]
 800be68:	4a03      	ldr	r2, [pc, #12]	; (800be78 <HAL_PCD_SuspendCallback+0x30>)
 800be6a:	f043 0306 	orr.w	r3, r3, #6
 800be6e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800be70:	bf00      	nop
 800be72:	3708      	adds	r7, #8
 800be74:	46bd      	mov	sp, r7
 800be76:	bd80      	pop	{r7, pc}
 800be78:	e000ed00 	.word	0xe000ed00

0800be7c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be7c:	b580      	push	{r7, lr}
 800be7e:	b082      	sub	sp, #8
 800be80:	af00      	add	r7, sp, #0
 800be82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800be8a:	4618      	mov	r0, r3
 800be8c:	f7fe ff12 	bl	800acb4 <USBD_LL_Resume>
}
 800be90:	bf00      	nop
 800be92:	3708      	adds	r7, #8
 800be94:	46bd      	mov	sp, r7
 800be96:	bd80      	pop	{r7, pc}

0800be98 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800be98:	b580      	push	{r7, lr}
 800be9a:	b082      	sub	sp, #8
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800bea0:	4a28      	ldr	r2, [pc, #160]	; (800bf44 <USBD_LL_Init+0xac>)
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	4a26      	ldr	r2, [pc, #152]	; (800bf44 <USBD_LL_Init+0xac>)
 800beac:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800beb0:	4b24      	ldr	r3, [pc, #144]	; (800bf44 <USBD_LL_Init+0xac>)
 800beb2:	4a25      	ldr	r2, [pc, #148]	; (800bf48 <USBD_LL_Init+0xb0>)
 800beb4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800beb6:	4b23      	ldr	r3, [pc, #140]	; (800bf44 <USBD_LL_Init+0xac>)
 800beb8:	2208      	movs	r2, #8
 800beba:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800bebc:	4b21      	ldr	r3, [pc, #132]	; (800bf44 <USBD_LL_Init+0xac>)
 800bebe:	2202      	movs	r2, #2
 800bec0:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800bec2:	4b20      	ldr	r3, [pc, #128]	; (800bf44 <USBD_LL_Init+0xac>)
 800bec4:	2200      	movs	r2, #0
 800bec6:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800bec8:	4b1e      	ldr	r3, [pc, #120]	; (800bf44 <USBD_LL_Init+0xac>)
 800beca:	2200      	movs	r2, #0
 800becc:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800bece:	4b1d      	ldr	r3, [pc, #116]	; (800bf44 <USBD_LL_Init+0xac>)
 800bed0:	2200      	movs	r2, #0
 800bed2:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800bed4:	481b      	ldr	r0, [pc, #108]	; (800bf44 <USBD_LL_Init+0xac>)
 800bed6:	f7f9 f9b5 	bl	8005244 <HAL_PCD_Init>
 800beda:	4603      	mov	r3, r0
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d001      	beq.n	800bee4 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800bee0:	f7f7 f87a 	bl	8002fd8 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800beea:	2318      	movs	r3, #24
 800beec:	2200      	movs	r2, #0
 800beee:	2100      	movs	r1, #0
 800bef0:	f7fa fce9 	bl	80068c6 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800befa:	2358      	movs	r3, #88	; 0x58
 800befc:	2200      	movs	r2, #0
 800befe:	2180      	movs	r1, #128	; 0x80
 800bf00:	f7fa fce1 	bl	80068c6 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bf0a:	23c0      	movs	r3, #192	; 0xc0
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	2181      	movs	r1, #129	; 0x81
 800bf10:	f7fa fcd9 	bl	80068c6 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bf1a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800bf1e:	2200      	movs	r2, #0
 800bf20:	2101      	movs	r1, #1
 800bf22:	f7fa fcd0 	bl	80068c6 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bf2c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800bf30:	2200      	movs	r2, #0
 800bf32:	2182      	movs	r1, #130	; 0x82
 800bf34:	f7fa fcc7 	bl	80068c6 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800bf38:	2300      	movs	r3, #0
}
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	3708      	adds	r7, #8
 800bf3e:	46bd      	mov	sp, r7
 800bf40:	bd80      	pop	{r7, pc}
 800bf42:	bf00      	nop
 800bf44:	20001d28 	.word	0x20001d28
 800bf48:	40005c00 	.word	0x40005c00

0800bf4c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bf4c:	b580      	push	{r7, lr}
 800bf4e:	b084      	sub	sp, #16
 800bf50:	af00      	add	r7, sp, #0
 800bf52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf54:	2300      	movs	r3, #0
 800bf56:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf58:	2300      	movs	r3, #0
 800bf5a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bf62:	4618      	mov	r0, r3
 800bf64:	f7f9 fa79 	bl	800545a <HAL_PCD_Start>
 800bf68:	4603      	mov	r3, r0
 800bf6a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf6c:	7bfb      	ldrb	r3, [r7, #15]
 800bf6e:	4618      	mov	r0, r3
 800bf70:	f000 f94e 	bl	800c210 <USBD_Get_USB_Status>
 800bf74:	4603      	mov	r3, r0
 800bf76:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf78:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	3710      	adds	r7, #16
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}

0800bf82 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bf82:	b580      	push	{r7, lr}
 800bf84:	b084      	sub	sp, #16
 800bf86:	af00      	add	r7, sp, #0
 800bf88:	6078      	str	r0, [r7, #4]
 800bf8a:	4608      	mov	r0, r1
 800bf8c:	4611      	mov	r1, r2
 800bf8e:	461a      	mov	r2, r3
 800bf90:	4603      	mov	r3, r0
 800bf92:	70fb      	strb	r3, [r7, #3]
 800bf94:	460b      	mov	r3, r1
 800bf96:	70bb      	strb	r3, [r7, #2]
 800bf98:	4613      	mov	r3, r2
 800bf9a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bfaa:	78bb      	ldrb	r3, [r7, #2]
 800bfac:	883a      	ldrh	r2, [r7, #0]
 800bfae:	78f9      	ldrb	r1, [r7, #3]
 800bfb0:	f7f9 fbf3 	bl	800579a <HAL_PCD_EP_Open>
 800bfb4:	4603      	mov	r3, r0
 800bfb6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bfb8:	7bfb      	ldrb	r3, [r7, #15]
 800bfba:	4618      	mov	r0, r3
 800bfbc:	f000 f928 	bl	800c210 <USBD_Get_USB_Status>
 800bfc0:	4603      	mov	r3, r0
 800bfc2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bfc4:	7bbb      	ldrb	r3, [r7, #14]
}
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	3710      	adds	r7, #16
 800bfca:	46bd      	mov	sp, r7
 800bfcc:	bd80      	pop	{r7, pc}

0800bfce <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bfce:	b580      	push	{r7, lr}
 800bfd0:	b084      	sub	sp, #16
 800bfd2:	af00      	add	r7, sp, #0
 800bfd4:	6078      	str	r0, [r7, #4]
 800bfd6:	460b      	mov	r3, r1
 800bfd8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfda:	2300      	movs	r3, #0
 800bfdc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfde:	2300      	movs	r3, #0
 800bfe0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bfe8:	78fa      	ldrb	r2, [r7, #3]
 800bfea:	4611      	mov	r1, r2
 800bfec:	4618      	mov	r0, r3
 800bfee:	f7f9 fc3a 	bl	8005866 <HAL_PCD_EP_Close>
 800bff2:	4603      	mov	r3, r0
 800bff4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bff6:	7bfb      	ldrb	r3, [r7, #15]
 800bff8:	4618      	mov	r0, r3
 800bffa:	f000 f909 	bl	800c210 <USBD_Get_USB_Status>
 800bffe:	4603      	mov	r3, r0
 800c000:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c002:	7bbb      	ldrb	r3, [r7, #14]
}
 800c004:	4618      	mov	r0, r3
 800c006:	3710      	adds	r7, #16
 800c008:	46bd      	mov	sp, r7
 800c00a:	bd80      	pop	{r7, pc}

0800c00c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c00c:	b580      	push	{r7, lr}
 800c00e:	b084      	sub	sp, #16
 800c010:	af00      	add	r7, sp, #0
 800c012:	6078      	str	r0, [r7, #4]
 800c014:	460b      	mov	r3, r1
 800c016:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c018:	2300      	movs	r3, #0
 800c01a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c01c:	2300      	movs	r3, #0
 800c01e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c026:	78fa      	ldrb	r2, [r7, #3]
 800c028:	4611      	mov	r1, r2
 800c02a:	4618      	mov	r0, r3
 800c02c:	f7f9 fcfa 	bl	8005a24 <HAL_PCD_EP_SetStall>
 800c030:	4603      	mov	r3, r0
 800c032:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c034:	7bfb      	ldrb	r3, [r7, #15]
 800c036:	4618      	mov	r0, r3
 800c038:	f000 f8ea 	bl	800c210 <USBD_Get_USB_Status>
 800c03c:	4603      	mov	r3, r0
 800c03e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c040:	7bbb      	ldrb	r3, [r7, #14]
}
 800c042:	4618      	mov	r0, r3
 800c044:	3710      	adds	r7, #16
 800c046:	46bd      	mov	sp, r7
 800c048:	bd80      	pop	{r7, pc}

0800c04a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c04a:	b580      	push	{r7, lr}
 800c04c:	b084      	sub	sp, #16
 800c04e:	af00      	add	r7, sp, #0
 800c050:	6078      	str	r0, [r7, #4]
 800c052:	460b      	mov	r3, r1
 800c054:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c056:	2300      	movs	r3, #0
 800c058:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c05a:	2300      	movs	r3, #0
 800c05c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c064:	78fa      	ldrb	r2, [r7, #3]
 800c066:	4611      	mov	r1, r2
 800c068:	4618      	mov	r0, r3
 800c06a:	f7f9 fd3b 	bl	8005ae4 <HAL_PCD_EP_ClrStall>
 800c06e:	4603      	mov	r3, r0
 800c070:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c072:	7bfb      	ldrb	r3, [r7, #15]
 800c074:	4618      	mov	r0, r3
 800c076:	f000 f8cb 	bl	800c210 <USBD_Get_USB_Status>
 800c07a:	4603      	mov	r3, r0
 800c07c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c07e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c080:	4618      	mov	r0, r3
 800c082:	3710      	adds	r7, #16
 800c084:	46bd      	mov	sp, r7
 800c086:	bd80      	pop	{r7, pc}

0800c088 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c088:	b480      	push	{r7}
 800c08a:	b085      	sub	sp, #20
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	6078      	str	r0, [r7, #4]
 800c090:	460b      	mov	r3, r1
 800c092:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c09a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c09c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	da0c      	bge.n	800c0be <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c0a4:	78fb      	ldrb	r3, [r7, #3]
 800c0a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c0aa:	68f9      	ldr	r1, [r7, #12]
 800c0ac:	1c5a      	adds	r2, r3, #1
 800c0ae:	4613      	mov	r3, r2
 800c0b0:	009b      	lsls	r3, r3, #2
 800c0b2:	4413      	add	r3, r2
 800c0b4:	00db      	lsls	r3, r3, #3
 800c0b6:	440b      	add	r3, r1
 800c0b8:	3302      	adds	r3, #2
 800c0ba:	781b      	ldrb	r3, [r3, #0]
 800c0bc:	e00b      	b.n	800c0d6 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c0be:	78fb      	ldrb	r3, [r7, #3]
 800c0c0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c0c4:	68f9      	ldr	r1, [r7, #12]
 800c0c6:	4613      	mov	r3, r2
 800c0c8:	009b      	lsls	r3, r3, #2
 800c0ca:	4413      	add	r3, r2
 800c0cc:	00db      	lsls	r3, r3, #3
 800c0ce:	440b      	add	r3, r1
 800c0d0:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800c0d4:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c0d6:	4618      	mov	r0, r3
 800c0d8:	3714      	adds	r7, #20
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	bc80      	pop	{r7}
 800c0de:	4770      	bx	lr

0800c0e0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	b084      	sub	sp, #16
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	6078      	str	r0, [r7, #4]
 800c0e8:	460b      	mov	r3, r1
 800c0ea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c0fa:	78fa      	ldrb	r2, [r7, #3]
 800c0fc:	4611      	mov	r1, r2
 800c0fe:	4618      	mov	r0, r3
 800c100:	f7f9 fb26 	bl	8005750 <HAL_PCD_SetAddress>
 800c104:	4603      	mov	r3, r0
 800c106:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c108:	7bfb      	ldrb	r3, [r7, #15]
 800c10a:	4618      	mov	r0, r3
 800c10c:	f000 f880 	bl	800c210 <USBD_Get_USB_Status>
 800c110:	4603      	mov	r3, r0
 800c112:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c114:	7bbb      	ldrb	r3, [r7, #14]
}
 800c116:	4618      	mov	r0, r3
 800c118:	3710      	adds	r7, #16
 800c11a:	46bd      	mov	sp, r7
 800c11c:	bd80      	pop	{r7, pc}

0800c11e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800c11e:	b580      	push	{r7, lr}
 800c120:	b086      	sub	sp, #24
 800c122:	af00      	add	r7, sp, #0
 800c124:	60f8      	str	r0, [r7, #12]
 800c126:	607a      	str	r2, [r7, #4]
 800c128:	461a      	mov	r2, r3
 800c12a:	460b      	mov	r3, r1
 800c12c:	72fb      	strb	r3, [r7, #11]
 800c12e:	4613      	mov	r3, r2
 800c130:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c132:	2300      	movs	r3, #0
 800c134:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c136:	2300      	movs	r3, #0
 800c138:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c140:	893b      	ldrh	r3, [r7, #8]
 800c142:	7af9      	ldrb	r1, [r7, #11]
 800c144:	687a      	ldr	r2, [r7, #4]
 800c146:	f7f9 fc2a 	bl	800599e <HAL_PCD_EP_Transmit>
 800c14a:	4603      	mov	r3, r0
 800c14c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c14e:	7dfb      	ldrb	r3, [r7, #23]
 800c150:	4618      	mov	r0, r3
 800c152:	f000 f85d 	bl	800c210 <USBD_Get_USB_Status>
 800c156:	4603      	mov	r3, r0
 800c158:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c15a:	7dbb      	ldrb	r3, [r7, #22]
}
 800c15c:	4618      	mov	r0, r3
 800c15e:	3718      	adds	r7, #24
 800c160:	46bd      	mov	sp, r7
 800c162:	bd80      	pop	{r7, pc}

0800c164 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800c164:	b580      	push	{r7, lr}
 800c166:	b086      	sub	sp, #24
 800c168:	af00      	add	r7, sp, #0
 800c16a:	60f8      	str	r0, [r7, #12]
 800c16c:	607a      	str	r2, [r7, #4]
 800c16e:	461a      	mov	r2, r3
 800c170:	460b      	mov	r3, r1
 800c172:	72fb      	strb	r3, [r7, #11]
 800c174:	4613      	mov	r3, r2
 800c176:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c178:	2300      	movs	r3, #0
 800c17a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c17c:	2300      	movs	r3, #0
 800c17e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c186:	893b      	ldrh	r3, [r7, #8]
 800c188:	7af9      	ldrb	r1, [r7, #11]
 800c18a:	687a      	ldr	r2, [r7, #4]
 800c18c:	f7f9 fbb3 	bl	80058f6 <HAL_PCD_EP_Receive>
 800c190:	4603      	mov	r3, r0
 800c192:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c194:	7dfb      	ldrb	r3, [r7, #23]
 800c196:	4618      	mov	r0, r3
 800c198:	f000 f83a 	bl	800c210 <USBD_Get_USB_Status>
 800c19c:	4603      	mov	r3, r0
 800c19e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c1a0:	7dbb      	ldrb	r3, [r7, #22]
}
 800c1a2:	4618      	mov	r0, r3
 800c1a4:	3718      	adds	r7, #24
 800c1a6:	46bd      	mov	sp, r7
 800c1a8:	bd80      	pop	{r7, pc}

0800c1aa <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c1aa:	b580      	push	{r7, lr}
 800c1ac:	b082      	sub	sp, #8
 800c1ae:	af00      	add	r7, sp, #0
 800c1b0:	6078      	str	r0, [r7, #4]
 800c1b2:	460b      	mov	r3, r1
 800c1b4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c1bc:	78fa      	ldrb	r2, [r7, #3]
 800c1be:	4611      	mov	r1, r2
 800c1c0:	4618      	mov	r0, r3
 800c1c2:	f7f9 fbd5 	bl	8005970 <HAL_PCD_EP_GetRxCount>
 800c1c6:	4603      	mov	r3, r0
}
 800c1c8:	4618      	mov	r0, r3
 800c1ca:	3708      	adds	r7, #8
 800c1cc:	46bd      	mov	sp, r7
 800c1ce:	bd80      	pop	{r7, pc}

0800c1d0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c1d0:	b480      	push	{r7}
 800c1d2:	b083      	sub	sp, #12
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c1d8:	4b02      	ldr	r3, [pc, #8]	; (800c1e4 <USBD_static_malloc+0x14>)
}
 800c1da:	4618      	mov	r0, r3
 800c1dc:	370c      	adds	r7, #12
 800c1de:	46bd      	mov	sp, r7
 800c1e0:	bc80      	pop	{r7}
 800c1e2:	4770      	bx	lr
 800c1e4:	20000398 	.word	0x20000398

0800c1e8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c1e8:	b480      	push	{r7}
 800c1ea:	b083      	sub	sp, #12
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	6078      	str	r0, [r7, #4]

}
 800c1f0:	bf00      	nop
 800c1f2:	370c      	adds	r7, #12
 800c1f4:	46bd      	mov	sp, r7
 800c1f6:	bc80      	pop	{r7}
 800c1f8:	4770      	bx	lr

0800c1fa <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c1fa:	b480      	push	{r7}
 800c1fc:	b083      	sub	sp, #12
 800c1fe:	af00      	add	r7, sp, #0
 800c200:	6078      	str	r0, [r7, #4]
 800c202:	460b      	mov	r3, r1
 800c204:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800c206:	bf00      	nop
 800c208:	370c      	adds	r7, #12
 800c20a:	46bd      	mov	sp, r7
 800c20c:	bc80      	pop	{r7}
 800c20e:	4770      	bx	lr

0800c210 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c210:	b480      	push	{r7}
 800c212:	b085      	sub	sp, #20
 800c214:	af00      	add	r7, sp, #0
 800c216:	4603      	mov	r3, r0
 800c218:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c21a:	2300      	movs	r3, #0
 800c21c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c21e:	79fb      	ldrb	r3, [r7, #7]
 800c220:	2b03      	cmp	r3, #3
 800c222:	d817      	bhi.n	800c254 <USBD_Get_USB_Status+0x44>
 800c224:	a201      	add	r2, pc, #4	; (adr r2, 800c22c <USBD_Get_USB_Status+0x1c>)
 800c226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c22a:	bf00      	nop
 800c22c:	0800c23d 	.word	0x0800c23d
 800c230:	0800c243 	.word	0x0800c243
 800c234:	0800c249 	.word	0x0800c249
 800c238:	0800c24f 	.word	0x0800c24f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c23c:	2300      	movs	r3, #0
 800c23e:	73fb      	strb	r3, [r7, #15]
    break;
 800c240:	e00b      	b.n	800c25a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c242:	2302      	movs	r3, #2
 800c244:	73fb      	strb	r3, [r7, #15]
    break;
 800c246:	e008      	b.n	800c25a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c248:	2301      	movs	r3, #1
 800c24a:	73fb      	strb	r3, [r7, #15]
    break;
 800c24c:	e005      	b.n	800c25a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c24e:	2302      	movs	r3, #2
 800c250:	73fb      	strb	r3, [r7, #15]
    break;
 800c252:	e002      	b.n	800c25a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c254:	2302      	movs	r3, #2
 800c256:	73fb      	strb	r3, [r7, #15]
    break;
 800c258:	bf00      	nop
  }
  return usb_status;
 800c25a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c25c:	4618      	mov	r0, r3
 800c25e:	3714      	adds	r7, #20
 800c260:	46bd      	mov	sp, r7
 800c262:	bc80      	pop	{r7}
 800c264:	4770      	bx	lr
 800c266:	bf00      	nop

0800c268 <__errno>:
 800c268:	4b01      	ldr	r3, [pc, #4]	; (800c270 <__errno+0x8>)
 800c26a:	6818      	ldr	r0, [r3, #0]
 800c26c:	4770      	bx	lr
 800c26e:	bf00      	nop
 800c270:	20000188 	.word	0x20000188

0800c274 <__libc_init_array>:
 800c274:	b570      	push	{r4, r5, r6, lr}
 800c276:	2500      	movs	r5, #0
 800c278:	4e0c      	ldr	r6, [pc, #48]	; (800c2ac <__libc_init_array+0x38>)
 800c27a:	4c0d      	ldr	r4, [pc, #52]	; (800c2b0 <__libc_init_array+0x3c>)
 800c27c:	1ba4      	subs	r4, r4, r6
 800c27e:	10a4      	asrs	r4, r4, #2
 800c280:	42a5      	cmp	r5, r4
 800c282:	d109      	bne.n	800c298 <__libc_init_array+0x24>
 800c284:	f003 f888 	bl	800f398 <_init>
 800c288:	2500      	movs	r5, #0
 800c28a:	4e0a      	ldr	r6, [pc, #40]	; (800c2b4 <__libc_init_array+0x40>)
 800c28c:	4c0a      	ldr	r4, [pc, #40]	; (800c2b8 <__libc_init_array+0x44>)
 800c28e:	1ba4      	subs	r4, r4, r6
 800c290:	10a4      	asrs	r4, r4, #2
 800c292:	42a5      	cmp	r5, r4
 800c294:	d105      	bne.n	800c2a2 <__libc_init_array+0x2e>
 800c296:	bd70      	pop	{r4, r5, r6, pc}
 800c298:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c29c:	4798      	blx	r3
 800c29e:	3501      	adds	r5, #1
 800c2a0:	e7ee      	b.n	800c280 <__libc_init_array+0xc>
 800c2a2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c2a6:	4798      	blx	r3
 800c2a8:	3501      	adds	r5, #1
 800c2aa:	e7f2      	b.n	800c292 <__libc_init_array+0x1e>
 800c2ac:	0800f9b8 	.word	0x0800f9b8
 800c2b0:	0800f9b8 	.word	0x0800f9b8
 800c2b4:	0800f9b8 	.word	0x0800f9b8
 800c2b8:	0800f9bc 	.word	0x0800f9bc

0800c2bc <memcpy>:
 800c2bc:	b510      	push	{r4, lr}
 800c2be:	1e43      	subs	r3, r0, #1
 800c2c0:	440a      	add	r2, r1
 800c2c2:	4291      	cmp	r1, r2
 800c2c4:	d100      	bne.n	800c2c8 <memcpy+0xc>
 800c2c6:	bd10      	pop	{r4, pc}
 800c2c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c2cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c2d0:	e7f7      	b.n	800c2c2 <memcpy+0x6>

0800c2d2 <memset>:
 800c2d2:	4603      	mov	r3, r0
 800c2d4:	4402      	add	r2, r0
 800c2d6:	4293      	cmp	r3, r2
 800c2d8:	d100      	bne.n	800c2dc <memset+0xa>
 800c2da:	4770      	bx	lr
 800c2dc:	f803 1b01 	strb.w	r1, [r3], #1
 800c2e0:	e7f9      	b.n	800c2d6 <memset+0x4>

0800c2e2 <__cvt>:
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2e8:	461e      	mov	r6, r3
 800c2ea:	bfbb      	ittet	lt
 800c2ec:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800c2f0:	461e      	movlt	r6, r3
 800c2f2:	2300      	movge	r3, #0
 800c2f4:	232d      	movlt	r3, #45	; 0x2d
 800c2f6:	b088      	sub	sp, #32
 800c2f8:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800c2fa:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 800c2fe:	f027 0720 	bic.w	r7, r7, #32
 800c302:	2f46      	cmp	r7, #70	; 0x46
 800c304:	4614      	mov	r4, r2
 800c306:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800c308:	700b      	strb	r3, [r1, #0]
 800c30a:	d004      	beq.n	800c316 <__cvt+0x34>
 800c30c:	2f45      	cmp	r7, #69	; 0x45
 800c30e:	d100      	bne.n	800c312 <__cvt+0x30>
 800c310:	3501      	adds	r5, #1
 800c312:	2302      	movs	r3, #2
 800c314:	e000      	b.n	800c318 <__cvt+0x36>
 800c316:	2303      	movs	r3, #3
 800c318:	aa07      	add	r2, sp, #28
 800c31a:	9204      	str	r2, [sp, #16]
 800c31c:	aa06      	add	r2, sp, #24
 800c31e:	e9cd a202 	strd	sl, r2, [sp, #8]
 800c322:	e9cd 3500 	strd	r3, r5, [sp]
 800c326:	4622      	mov	r2, r4
 800c328:	4633      	mov	r3, r6
 800c32a:	f000 fcd9 	bl	800cce0 <_dtoa_r>
 800c32e:	2f47      	cmp	r7, #71	; 0x47
 800c330:	4680      	mov	r8, r0
 800c332:	d102      	bne.n	800c33a <__cvt+0x58>
 800c334:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c336:	07db      	lsls	r3, r3, #31
 800c338:	d526      	bpl.n	800c388 <__cvt+0xa6>
 800c33a:	2f46      	cmp	r7, #70	; 0x46
 800c33c:	eb08 0905 	add.w	r9, r8, r5
 800c340:	d111      	bne.n	800c366 <__cvt+0x84>
 800c342:	f898 3000 	ldrb.w	r3, [r8]
 800c346:	2b30      	cmp	r3, #48	; 0x30
 800c348:	d10a      	bne.n	800c360 <__cvt+0x7e>
 800c34a:	2200      	movs	r2, #0
 800c34c:	2300      	movs	r3, #0
 800c34e:	4620      	mov	r0, r4
 800c350:	4631      	mov	r1, r6
 800c352:	f7f4 fb95 	bl	8000a80 <__aeabi_dcmpeq>
 800c356:	b918      	cbnz	r0, 800c360 <__cvt+0x7e>
 800c358:	f1c5 0501 	rsb	r5, r5, #1
 800c35c:	f8ca 5000 	str.w	r5, [sl]
 800c360:	f8da 3000 	ldr.w	r3, [sl]
 800c364:	4499      	add	r9, r3
 800c366:	2200      	movs	r2, #0
 800c368:	2300      	movs	r3, #0
 800c36a:	4620      	mov	r0, r4
 800c36c:	4631      	mov	r1, r6
 800c36e:	f7f4 fb87 	bl	8000a80 <__aeabi_dcmpeq>
 800c372:	b938      	cbnz	r0, 800c384 <__cvt+0xa2>
 800c374:	2230      	movs	r2, #48	; 0x30
 800c376:	9b07      	ldr	r3, [sp, #28]
 800c378:	454b      	cmp	r3, r9
 800c37a:	d205      	bcs.n	800c388 <__cvt+0xa6>
 800c37c:	1c59      	adds	r1, r3, #1
 800c37e:	9107      	str	r1, [sp, #28]
 800c380:	701a      	strb	r2, [r3, #0]
 800c382:	e7f8      	b.n	800c376 <__cvt+0x94>
 800c384:	f8cd 901c 	str.w	r9, [sp, #28]
 800c388:	4640      	mov	r0, r8
 800c38a:	9b07      	ldr	r3, [sp, #28]
 800c38c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c38e:	eba3 0308 	sub.w	r3, r3, r8
 800c392:	6013      	str	r3, [r2, #0]
 800c394:	b008      	add	sp, #32
 800c396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800c39a <__exponent>:
 800c39a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c39c:	2900      	cmp	r1, #0
 800c39e:	bfb4      	ite	lt
 800c3a0:	232d      	movlt	r3, #45	; 0x2d
 800c3a2:	232b      	movge	r3, #43	; 0x2b
 800c3a4:	4604      	mov	r4, r0
 800c3a6:	bfb8      	it	lt
 800c3a8:	4249      	neglt	r1, r1
 800c3aa:	2909      	cmp	r1, #9
 800c3ac:	f804 2b02 	strb.w	r2, [r4], #2
 800c3b0:	7043      	strb	r3, [r0, #1]
 800c3b2:	dd21      	ble.n	800c3f8 <__exponent+0x5e>
 800c3b4:	f10d 0307 	add.w	r3, sp, #7
 800c3b8:	461f      	mov	r7, r3
 800c3ba:	260a      	movs	r6, #10
 800c3bc:	fb91 f5f6 	sdiv	r5, r1, r6
 800c3c0:	fb06 1115 	mls	r1, r6, r5, r1
 800c3c4:	2d09      	cmp	r5, #9
 800c3c6:	f101 0130 	add.w	r1, r1, #48	; 0x30
 800c3ca:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c3ce:	f103 32ff 	add.w	r2, r3, #4294967295
 800c3d2:	4629      	mov	r1, r5
 800c3d4:	dc09      	bgt.n	800c3ea <__exponent+0x50>
 800c3d6:	3130      	adds	r1, #48	; 0x30
 800c3d8:	3b02      	subs	r3, #2
 800c3da:	f802 1c01 	strb.w	r1, [r2, #-1]
 800c3de:	42bb      	cmp	r3, r7
 800c3e0:	4622      	mov	r2, r4
 800c3e2:	d304      	bcc.n	800c3ee <__exponent+0x54>
 800c3e4:	1a10      	subs	r0, r2, r0
 800c3e6:	b003      	add	sp, #12
 800c3e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c3ea:	4613      	mov	r3, r2
 800c3ec:	e7e6      	b.n	800c3bc <__exponent+0x22>
 800c3ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c3f2:	f804 2b01 	strb.w	r2, [r4], #1
 800c3f6:	e7f2      	b.n	800c3de <__exponent+0x44>
 800c3f8:	2330      	movs	r3, #48	; 0x30
 800c3fa:	4419      	add	r1, r3
 800c3fc:	7083      	strb	r3, [r0, #2]
 800c3fe:	1d02      	adds	r2, r0, #4
 800c400:	70c1      	strb	r1, [r0, #3]
 800c402:	e7ef      	b.n	800c3e4 <__exponent+0x4a>

0800c404 <_printf_float>:
 800c404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c408:	b091      	sub	sp, #68	; 0x44
 800c40a:	460c      	mov	r4, r1
 800c40c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800c40e:	4693      	mov	fp, r2
 800c410:	461e      	mov	r6, r3
 800c412:	4605      	mov	r5, r0
 800c414:	f001 fa18 	bl	800d848 <_localeconv_r>
 800c418:	6803      	ldr	r3, [r0, #0]
 800c41a:	4618      	mov	r0, r3
 800c41c:	9309      	str	r3, [sp, #36]	; 0x24
 800c41e:	f7f3 ff03 	bl	8000228 <strlen>
 800c422:	2300      	movs	r3, #0
 800c424:	930e      	str	r3, [sp, #56]	; 0x38
 800c426:	683b      	ldr	r3, [r7, #0]
 800c428:	900a      	str	r0, [sp, #40]	; 0x28
 800c42a:	3307      	adds	r3, #7
 800c42c:	f023 0307 	bic.w	r3, r3, #7
 800c430:	f103 0208 	add.w	r2, r3, #8
 800c434:	f894 8018 	ldrb.w	r8, [r4, #24]
 800c438:	f8d4 a000 	ldr.w	sl, [r4]
 800c43c:	603a      	str	r2, [r7, #0]
 800c43e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c442:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c446:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 800c44a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c44e:	930b      	str	r3, [sp, #44]	; 0x2c
 800c450:	f04f 32ff 	mov.w	r2, #4294967295
 800c454:	4ba6      	ldr	r3, [pc, #664]	; (800c6f0 <_printf_float+0x2ec>)
 800c456:	4638      	mov	r0, r7
 800c458:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c45a:	f7f4 fb43 	bl	8000ae4 <__aeabi_dcmpun>
 800c45e:	bb68      	cbnz	r0, 800c4bc <_printf_float+0xb8>
 800c460:	f04f 32ff 	mov.w	r2, #4294967295
 800c464:	4ba2      	ldr	r3, [pc, #648]	; (800c6f0 <_printf_float+0x2ec>)
 800c466:	4638      	mov	r0, r7
 800c468:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c46a:	f7f4 fb1d 	bl	8000aa8 <__aeabi_dcmple>
 800c46e:	bb28      	cbnz	r0, 800c4bc <_printf_float+0xb8>
 800c470:	2200      	movs	r2, #0
 800c472:	2300      	movs	r3, #0
 800c474:	4638      	mov	r0, r7
 800c476:	4649      	mov	r1, r9
 800c478:	f7f4 fb0c 	bl	8000a94 <__aeabi_dcmplt>
 800c47c:	b110      	cbz	r0, 800c484 <_printf_float+0x80>
 800c47e:	232d      	movs	r3, #45	; 0x2d
 800c480:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c484:	4f9b      	ldr	r7, [pc, #620]	; (800c6f4 <_printf_float+0x2f0>)
 800c486:	4b9c      	ldr	r3, [pc, #624]	; (800c6f8 <_printf_float+0x2f4>)
 800c488:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c48c:	bf98      	it	ls
 800c48e:	461f      	movls	r7, r3
 800c490:	2303      	movs	r3, #3
 800c492:	f04f 0900 	mov.w	r9, #0
 800c496:	6123      	str	r3, [r4, #16]
 800c498:	f02a 0304 	bic.w	r3, sl, #4
 800c49c:	6023      	str	r3, [r4, #0]
 800c49e:	9600      	str	r6, [sp, #0]
 800c4a0:	465b      	mov	r3, fp
 800c4a2:	aa0f      	add	r2, sp, #60	; 0x3c
 800c4a4:	4621      	mov	r1, r4
 800c4a6:	4628      	mov	r0, r5
 800c4a8:	f000 f9e2 	bl	800c870 <_printf_common>
 800c4ac:	3001      	adds	r0, #1
 800c4ae:	f040 8090 	bne.w	800c5d2 <_printf_float+0x1ce>
 800c4b2:	f04f 30ff 	mov.w	r0, #4294967295
 800c4b6:	b011      	add	sp, #68	; 0x44
 800c4b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4bc:	463a      	mov	r2, r7
 800c4be:	464b      	mov	r3, r9
 800c4c0:	4638      	mov	r0, r7
 800c4c2:	4649      	mov	r1, r9
 800c4c4:	f7f4 fb0e 	bl	8000ae4 <__aeabi_dcmpun>
 800c4c8:	b110      	cbz	r0, 800c4d0 <_printf_float+0xcc>
 800c4ca:	4f8c      	ldr	r7, [pc, #560]	; (800c6fc <_printf_float+0x2f8>)
 800c4cc:	4b8c      	ldr	r3, [pc, #560]	; (800c700 <_printf_float+0x2fc>)
 800c4ce:	e7db      	b.n	800c488 <_printf_float+0x84>
 800c4d0:	6863      	ldr	r3, [r4, #4]
 800c4d2:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 800c4d6:	1c59      	adds	r1, r3, #1
 800c4d8:	a80d      	add	r0, sp, #52	; 0x34
 800c4da:	a90e      	add	r1, sp, #56	; 0x38
 800c4dc:	d140      	bne.n	800c560 <_printf_float+0x15c>
 800c4de:	2306      	movs	r3, #6
 800c4e0:	6063      	str	r3, [r4, #4]
 800c4e2:	f04f 0c00 	mov.w	ip, #0
 800c4e6:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 800c4ea:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800c4ee:	6863      	ldr	r3, [r4, #4]
 800c4f0:	6022      	str	r2, [r4, #0]
 800c4f2:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800c4f6:	9300      	str	r3, [sp, #0]
 800c4f8:	463a      	mov	r2, r7
 800c4fa:	464b      	mov	r3, r9
 800c4fc:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800c500:	4628      	mov	r0, r5
 800c502:	f7ff feee 	bl	800c2e2 <__cvt>
 800c506:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 800c50a:	2b47      	cmp	r3, #71	; 0x47
 800c50c:	4607      	mov	r7, r0
 800c50e:	d109      	bne.n	800c524 <_printf_float+0x120>
 800c510:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c512:	1cd8      	adds	r0, r3, #3
 800c514:	db02      	blt.n	800c51c <_printf_float+0x118>
 800c516:	6862      	ldr	r2, [r4, #4]
 800c518:	4293      	cmp	r3, r2
 800c51a:	dd47      	ble.n	800c5ac <_printf_float+0x1a8>
 800c51c:	f1a8 0802 	sub.w	r8, r8, #2
 800c520:	fa5f f888 	uxtb.w	r8, r8
 800c524:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800c528:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c52a:	d824      	bhi.n	800c576 <_printf_float+0x172>
 800c52c:	3901      	subs	r1, #1
 800c52e:	4642      	mov	r2, r8
 800c530:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c534:	910d      	str	r1, [sp, #52]	; 0x34
 800c536:	f7ff ff30 	bl	800c39a <__exponent>
 800c53a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c53c:	4681      	mov	r9, r0
 800c53e:	1813      	adds	r3, r2, r0
 800c540:	2a01      	cmp	r2, #1
 800c542:	6123      	str	r3, [r4, #16]
 800c544:	dc02      	bgt.n	800c54c <_printf_float+0x148>
 800c546:	6822      	ldr	r2, [r4, #0]
 800c548:	07d1      	lsls	r1, r2, #31
 800c54a:	d501      	bpl.n	800c550 <_printf_float+0x14c>
 800c54c:	3301      	adds	r3, #1
 800c54e:	6123      	str	r3, [r4, #16]
 800c550:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800c554:	2b00      	cmp	r3, #0
 800c556:	d0a2      	beq.n	800c49e <_printf_float+0x9a>
 800c558:	232d      	movs	r3, #45	; 0x2d
 800c55a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c55e:	e79e      	b.n	800c49e <_printf_float+0x9a>
 800c560:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800c564:	f000 816e 	beq.w	800c844 <_printf_float+0x440>
 800c568:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c56c:	d1b9      	bne.n	800c4e2 <_printf_float+0xde>
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d1b7      	bne.n	800c4e2 <_printf_float+0xde>
 800c572:	2301      	movs	r3, #1
 800c574:	e7b4      	b.n	800c4e0 <_printf_float+0xdc>
 800c576:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800c57a:	d119      	bne.n	800c5b0 <_printf_float+0x1ac>
 800c57c:	2900      	cmp	r1, #0
 800c57e:	6863      	ldr	r3, [r4, #4]
 800c580:	dd0c      	ble.n	800c59c <_printf_float+0x198>
 800c582:	6121      	str	r1, [r4, #16]
 800c584:	b913      	cbnz	r3, 800c58c <_printf_float+0x188>
 800c586:	6822      	ldr	r2, [r4, #0]
 800c588:	07d2      	lsls	r2, r2, #31
 800c58a:	d502      	bpl.n	800c592 <_printf_float+0x18e>
 800c58c:	3301      	adds	r3, #1
 800c58e:	440b      	add	r3, r1
 800c590:	6123      	str	r3, [r4, #16]
 800c592:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c594:	f04f 0900 	mov.w	r9, #0
 800c598:	65a3      	str	r3, [r4, #88]	; 0x58
 800c59a:	e7d9      	b.n	800c550 <_printf_float+0x14c>
 800c59c:	b913      	cbnz	r3, 800c5a4 <_printf_float+0x1a0>
 800c59e:	6822      	ldr	r2, [r4, #0]
 800c5a0:	07d0      	lsls	r0, r2, #31
 800c5a2:	d501      	bpl.n	800c5a8 <_printf_float+0x1a4>
 800c5a4:	3302      	adds	r3, #2
 800c5a6:	e7f3      	b.n	800c590 <_printf_float+0x18c>
 800c5a8:	2301      	movs	r3, #1
 800c5aa:	e7f1      	b.n	800c590 <_printf_float+0x18c>
 800c5ac:	f04f 0867 	mov.w	r8, #103	; 0x67
 800c5b0:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800c5b4:	4293      	cmp	r3, r2
 800c5b6:	db05      	blt.n	800c5c4 <_printf_float+0x1c0>
 800c5b8:	6822      	ldr	r2, [r4, #0]
 800c5ba:	6123      	str	r3, [r4, #16]
 800c5bc:	07d1      	lsls	r1, r2, #31
 800c5be:	d5e8      	bpl.n	800c592 <_printf_float+0x18e>
 800c5c0:	3301      	adds	r3, #1
 800c5c2:	e7e5      	b.n	800c590 <_printf_float+0x18c>
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	bfcc      	ite	gt
 800c5c8:	2301      	movgt	r3, #1
 800c5ca:	f1c3 0302 	rsble	r3, r3, #2
 800c5ce:	4413      	add	r3, r2
 800c5d0:	e7de      	b.n	800c590 <_printf_float+0x18c>
 800c5d2:	6823      	ldr	r3, [r4, #0]
 800c5d4:	055a      	lsls	r2, r3, #21
 800c5d6:	d407      	bmi.n	800c5e8 <_printf_float+0x1e4>
 800c5d8:	6923      	ldr	r3, [r4, #16]
 800c5da:	463a      	mov	r2, r7
 800c5dc:	4659      	mov	r1, fp
 800c5de:	4628      	mov	r0, r5
 800c5e0:	47b0      	blx	r6
 800c5e2:	3001      	adds	r0, #1
 800c5e4:	d129      	bne.n	800c63a <_printf_float+0x236>
 800c5e6:	e764      	b.n	800c4b2 <_printf_float+0xae>
 800c5e8:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800c5ec:	f240 80d7 	bls.w	800c79e <_printf_float+0x39a>
 800c5f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c5f4:	2200      	movs	r2, #0
 800c5f6:	2300      	movs	r3, #0
 800c5f8:	f7f4 fa42 	bl	8000a80 <__aeabi_dcmpeq>
 800c5fc:	b388      	cbz	r0, 800c662 <_printf_float+0x25e>
 800c5fe:	2301      	movs	r3, #1
 800c600:	4a40      	ldr	r2, [pc, #256]	; (800c704 <_printf_float+0x300>)
 800c602:	4659      	mov	r1, fp
 800c604:	4628      	mov	r0, r5
 800c606:	47b0      	blx	r6
 800c608:	3001      	adds	r0, #1
 800c60a:	f43f af52 	beq.w	800c4b2 <_printf_float+0xae>
 800c60e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800c612:	429a      	cmp	r2, r3
 800c614:	db02      	blt.n	800c61c <_printf_float+0x218>
 800c616:	6823      	ldr	r3, [r4, #0]
 800c618:	07d8      	lsls	r0, r3, #31
 800c61a:	d50e      	bpl.n	800c63a <_printf_float+0x236>
 800c61c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c620:	4659      	mov	r1, fp
 800c622:	4628      	mov	r0, r5
 800c624:	47b0      	blx	r6
 800c626:	3001      	adds	r0, #1
 800c628:	f43f af43 	beq.w	800c4b2 <_printf_float+0xae>
 800c62c:	2700      	movs	r7, #0
 800c62e:	f104 081a 	add.w	r8, r4, #26
 800c632:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c634:	3b01      	subs	r3, #1
 800c636:	42bb      	cmp	r3, r7
 800c638:	dc09      	bgt.n	800c64e <_printf_float+0x24a>
 800c63a:	6823      	ldr	r3, [r4, #0]
 800c63c:	079f      	lsls	r7, r3, #30
 800c63e:	f100 80fd 	bmi.w	800c83c <_printf_float+0x438>
 800c642:	68e0      	ldr	r0, [r4, #12]
 800c644:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c646:	4298      	cmp	r0, r3
 800c648:	bfb8      	it	lt
 800c64a:	4618      	movlt	r0, r3
 800c64c:	e733      	b.n	800c4b6 <_printf_float+0xb2>
 800c64e:	2301      	movs	r3, #1
 800c650:	4642      	mov	r2, r8
 800c652:	4659      	mov	r1, fp
 800c654:	4628      	mov	r0, r5
 800c656:	47b0      	blx	r6
 800c658:	3001      	adds	r0, #1
 800c65a:	f43f af2a 	beq.w	800c4b2 <_printf_float+0xae>
 800c65e:	3701      	adds	r7, #1
 800c660:	e7e7      	b.n	800c632 <_printf_float+0x22e>
 800c662:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c664:	2b00      	cmp	r3, #0
 800c666:	dc2b      	bgt.n	800c6c0 <_printf_float+0x2bc>
 800c668:	2301      	movs	r3, #1
 800c66a:	4a26      	ldr	r2, [pc, #152]	; (800c704 <_printf_float+0x300>)
 800c66c:	4659      	mov	r1, fp
 800c66e:	4628      	mov	r0, r5
 800c670:	47b0      	blx	r6
 800c672:	3001      	adds	r0, #1
 800c674:	f43f af1d 	beq.w	800c4b2 <_printf_float+0xae>
 800c678:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c67a:	b923      	cbnz	r3, 800c686 <_printf_float+0x282>
 800c67c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c67e:	b913      	cbnz	r3, 800c686 <_printf_float+0x282>
 800c680:	6823      	ldr	r3, [r4, #0]
 800c682:	07d9      	lsls	r1, r3, #31
 800c684:	d5d9      	bpl.n	800c63a <_printf_float+0x236>
 800c686:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c68a:	4659      	mov	r1, fp
 800c68c:	4628      	mov	r0, r5
 800c68e:	47b0      	blx	r6
 800c690:	3001      	adds	r0, #1
 800c692:	f43f af0e 	beq.w	800c4b2 <_printf_float+0xae>
 800c696:	f04f 0800 	mov.w	r8, #0
 800c69a:	f104 091a 	add.w	r9, r4, #26
 800c69e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c6a0:	425b      	negs	r3, r3
 800c6a2:	4543      	cmp	r3, r8
 800c6a4:	dc01      	bgt.n	800c6aa <_printf_float+0x2a6>
 800c6a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c6a8:	e797      	b.n	800c5da <_printf_float+0x1d6>
 800c6aa:	2301      	movs	r3, #1
 800c6ac:	464a      	mov	r2, r9
 800c6ae:	4659      	mov	r1, fp
 800c6b0:	4628      	mov	r0, r5
 800c6b2:	47b0      	blx	r6
 800c6b4:	3001      	adds	r0, #1
 800c6b6:	f43f aefc 	beq.w	800c4b2 <_printf_float+0xae>
 800c6ba:	f108 0801 	add.w	r8, r8, #1
 800c6be:	e7ee      	b.n	800c69e <_printf_float+0x29a>
 800c6c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c6c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c6c4:	429a      	cmp	r2, r3
 800c6c6:	bfa8      	it	ge
 800c6c8:	461a      	movge	r2, r3
 800c6ca:	2a00      	cmp	r2, #0
 800c6cc:	4690      	mov	r8, r2
 800c6ce:	dd07      	ble.n	800c6e0 <_printf_float+0x2dc>
 800c6d0:	4613      	mov	r3, r2
 800c6d2:	4659      	mov	r1, fp
 800c6d4:	463a      	mov	r2, r7
 800c6d6:	4628      	mov	r0, r5
 800c6d8:	47b0      	blx	r6
 800c6da:	3001      	adds	r0, #1
 800c6dc:	f43f aee9 	beq.w	800c4b2 <_printf_float+0xae>
 800c6e0:	f104 031a 	add.w	r3, r4, #26
 800c6e4:	f04f 0a00 	mov.w	sl, #0
 800c6e8:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800c6ec:	930b      	str	r3, [sp, #44]	; 0x2c
 800c6ee:	e015      	b.n	800c71c <_printf_float+0x318>
 800c6f0:	7fefffff 	.word	0x7fefffff
 800c6f4:	0800f714 	.word	0x0800f714
 800c6f8:	0800f710 	.word	0x0800f710
 800c6fc:	0800f71c 	.word	0x0800f71c
 800c700:	0800f718 	.word	0x0800f718
 800c704:	0800f720 	.word	0x0800f720
 800c708:	2301      	movs	r3, #1
 800c70a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c70c:	4659      	mov	r1, fp
 800c70e:	4628      	mov	r0, r5
 800c710:	47b0      	blx	r6
 800c712:	3001      	adds	r0, #1
 800c714:	f43f aecd 	beq.w	800c4b2 <_printf_float+0xae>
 800c718:	f10a 0a01 	add.w	sl, sl, #1
 800c71c:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 800c720:	eba9 0308 	sub.w	r3, r9, r8
 800c724:	4553      	cmp	r3, sl
 800c726:	dcef      	bgt.n	800c708 <_printf_float+0x304>
 800c728:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800c72c:	429a      	cmp	r2, r3
 800c72e:	444f      	add	r7, r9
 800c730:	db14      	blt.n	800c75c <_printf_float+0x358>
 800c732:	6823      	ldr	r3, [r4, #0]
 800c734:	07da      	lsls	r2, r3, #31
 800c736:	d411      	bmi.n	800c75c <_printf_float+0x358>
 800c738:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c73a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c73c:	eba3 0209 	sub.w	r2, r3, r9
 800c740:	eba3 0901 	sub.w	r9, r3, r1
 800c744:	4591      	cmp	r9, r2
 800c746:	bfa8      	it	ge
 800c748:	4691      	movge	r9, r2
 800c74a:	f1b9 0f00 	cmp.w	r9, #0
 800c74e:	dc0d      	bgt.n	800c76c <_printf_float+0x368>
 800c750:	2700      	movs	r7, #0
 800c752:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c756:	f104 081a 	add.w	r8, r4, #26
 800c75a:	e018      	b.n	800c78e <_printf_float+0x38a>
 800c75c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c760:	4659      	mov	r1, fp
 800c762:	4628      	mov	r0, r5
 800c764:	47b0      	blx	r6
 800c766:	3001      	adds	r0, #1
 800c768:	d1e6      	bne.n	800c738 <_printf_float+0x334>
 800c76a:	e6a2      	b.n	800c4b2 <_printf_float+0xae>
 800c76c:	464b      	mov	r3, r9
 800c76e:	463a      	mov	r2, r7
 800c770:	4659      	mov	r1, fp
 800c772:	4628      	mov	r0, r5
 800c774:	47b0      	blx	r6
 800c776:	3001      	adds	r0, #1
 800c778:	d1ea      	bne.n	800c750 <_printf_float+0x34c>
 800c77a:	e69a      	b.n	800c4b2 <_printf_float+0xae>
 800c77c:	2301      	movs	r3, #1
 800c77e:	4642      	mov	r2, r8
 800c780:	4659      	mov	r1, fp
 800c782:	4628      	mov	r0, r5
 800c784:	47b0      	blx	r6
 800c786:	3001      	adds	r0, #1
 800c788:	f43f ae93 	beq.w	800c4b2 <_printf_float+0xae>
 800c78c:	3701      	adds	r7, #1
 800c78e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800c792:	1a9b      	subs	r3, r3, r2
 800c794:	eba3 0309 	sub.w	r3, r3, r9
 800c798:	42bb      	cmp	r3, r7
 800c79a:	dcef      	bgt.n	800c77c <_printf_float+0x378>
 800c79c:	e74d      	b.n	800c63a <_printf_float+0x236>
 800c79e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c7a0:	2a01      	cmp	r2, #1
 800c7a2:	dc01      	bgt.n	800c7a8 <_printf_float+0x3a4>
 800c7a4:	07db      	lsls	r3, r3, #31
 800c7a6:	d538      	bpl.n	800c81a <_printf_float+0x416>
 800c7a8:	2301      	movs	r3, #1
 800c7aa:	463a      	mov	r2, r7
 800c7ac:	4659      	mov	r1, fp
 800c7ae:	4628      	mov	r0, r5
 800c7b0:	47b0      	blx	r6
 800c7b2:	3001      	adds	r0, #1
 800c7b4:	f43f ae7d 	beq.w	800c4b2 <_printf_float+0xae>
 800c7b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c7bc:	4659      	mov	r1, fp
 800c7be:	4628      	mov	r0, r5
 800c7c0:	47b0      	blx	r6
 800c7c2:	3001      	adds	r0, #1
 800c7c4:	f107 0701 	add.w	r7, r7, #1
 800c7c8:	f43f ae73 	beq.w	800c4b2 <_printf_float+0xae>
 800c7cc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c7d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c7d2:	2200      	movs	r2, #0
 800c7d4:	f103 38ff 	add.w	r8, r3, #4294967295
 800c7d8:	2300      	movs	r3, #0
 800c7da:	f7f4 f951 	bl	8000a80 <__aeabi_dcmpeq>
 800c7de:	b9c0      	cbnz	r0, 800c812 <_printf_float+0x40e>
 800c7e0:	4643      	mov	r3, r8
 800c7e2:	463a      	mov	r2, r7
 800c7e4:	4659      	mov	r1, fp
 800c7e6:	4628      	mov	r0, r5
 800c7e8:	47b0      	blx	r6
 800c7ea:	3001      	adds	r0, #1
 800c7ec:	d10d      	bne.n	800c80a <_printf_float+0x406>
 800c7ee:	e660      	b.n	800c4b2 <_printf_float+0xae>
 800c7f0:	2301      	movs	r3, #1
 800c7f2:	4642      	mov	r2, r8
 800c7f4:	4659      	mov	r1, fp
 800c7f6:	4628      	mov	r0, r5
 800c7f8:	47b0      	blx	r6
 800c7fa:	3001      	adds	r0, #1
 800c7fc:	f43f ae59 	beq.w	800c4b2 <_printf_float+0xae>
 800c800:	3701      	adds	r7, #1
 800c802:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c804:	3b01      	subs	r3, #1
 800c806:	42bb      	cmp	r3, r7
 800c808:	dcf2      	bgt.n	800c7f0 <_printf_float+0x3ec>
 800c80a:	464b      	mov	r3, r9
 800c80c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c810:	e6e4      	b.n	800c5dc <_printf_float+0x1d8>
 800c812:	2700      	movs	r7, #0
 800c814:	f104 081a 	add.w	r8, r4, #26
 800c818:	e7f3      	b.n	800c802 <_printf_float+0x3fe>
 800c81a:	2301      	movs	r3, #1
 800c81c:	e7e1      	b.n	800c7e2 <_printf_float+0x3de>
 800c81e:	2301      	movs	r3, #1
 800c820:	4642      	mov	r2, r8
 800c822:	4659      	mov	r1, fp
 800c824:	4628      	mov	r0, r5
 800c826:	47b0      	blx	r6
 800c828:	3001      	adds	r0, #1
 800c82a:	f43f ae42 	beq.w	800c4b2 <_printf_float+0xae>
 800c82e:	3701      	adds	r7, #1
 800c830:	68e3      	ldr	r3, [r4, #12]
 800c832:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c834:	1a9b      	subs	r3, r3, r2
 800c836:	42bb      	cmp	r3, r7
 800c838:	dcf1      	bgt.n	800c81e <_printf_float+0x41a>
 800c83a:	e702      	b.n	800c642 <_printf_float+0x23e>
 800c83c:	2700      	movs	r7, #0
 800c83e:	f104 0819 	add.w	r8, r4, #25
 800c842:	e7f5      	b.n	800c830 <_printf_float+0x42c>
 800c844:	2b00      	cmp	r3, #0
 800c846:	f43f ae94 	beq.w	800c572 <_printf_float+0x16e>
 800c84a:	f04f 0c00 	mov.w	ip, #0
 800c84e:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800c852:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 800c856:	6022      	str	r2, [r4, #0]
 800c858:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800c85c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800c860:	9300      	str	r3, [sp, #0]
 800c862:	463a      	mov	r2, r7
 800c864:	464b      	mov	r3, r9
 800c866:	4628      	mov	r0, r5
 800c868:	f7ff fd3b 	bl	800c2e2 <__cvt>
 800c86c:	4607      	mov	r7, r0
 800c86e:	e64f      	b.n	800c510 <_printf_float+0x10c>

0800c870 <_printf_common>:
 800c870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c874:	4691      	mov	r9, r2
 800c876:	461f      	mov	r7, r3
 800c878:	688a      	ldr	r2, [r1, #8]
 800c87a:	690b      	ldr	r3, [r1, #16]
 800c87c:	4606      	mov	r6, r0
 800c87e:	4293      	cmp	r3, r2
 800c880:	bfb8      	it	lt
 800c882:	4613      	movlt	r3, r2
 800c884:	f8c9 3000 	str.w	r3, [r9]
 800c888:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c88c:	460c      	mov	r4, r1
 800c88e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c892:	b112      	cbz	r2, 800c89a <_printf_common+0x2a>
 800c894:	3301      	adds	r3, #1
 800c896:	f8c9 3000 	str.w	r3, [r9]
 800c89a:	6823      	ldr	r3, [r4, #0]
 800c89c:	0699      	lsls	r1, r3, #26
 800c89e:	bf42      	ittt	mi
 800c8a0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800c8a4:	3302      	addmi	r3, #2
 800c8a6:	f8c9 3000 	strmi.w	r3, [r9]
 800c8aa:	6825      	ldr	r5, [r4, #0]
 800c8ac:	f015 0506 	ands.w	r5, r5, #6
 800c8b0:	d107      	bne.n	800c8c2 <_printf_common+0x52>
 800c8b2:	f104 0a19 	add.w	sl, r4, #25
 800c8b6:	68e3      	ldr	r3, [r4, #12]
 800c8b8:	f8d9 2000 	ldr.w	r2, [r9]
 800c8bc:	1a9b      	subs	r3, r3, r2
 800c8be:	42ab      	cmp	r3, r5
 800c8c0:	dc29      	bgt.n	800c916 <_printf_common+0xa6>
 800c8c2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800c8c6:	6822      	ldr	r2, [r4, #0]
 800c8c8:	3300      	adds	r3, #0
 800c8ca:	bf18      	it	ne
 800c8cc:	2301      	movne	r3, #1
 800c8ce:	0692      	lsls	r2, r2, #26
 800c8d0:	d42e      	bmi.n	800c930 <_printf_common+0xc0>
 800c8d2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c8d6:	4639      	mov	r1, r7
 800c8d8:	4630      	mov	r0, r6
 800c8da:	47c0      	blx	r8
 800c8dc:	3001      	adds	r0, #1
 800c8de:	d021      	beq.n	800c924 <_printf_common+0xb4>
 800c8e0:	6823      	ldr	r3, [r4, #0]
 800c8e2:	68e5      	ldr	r5, [r4, #12]
 800c8e4:	f003 0306 	and.w	r3, r3, #6
 800c8e8:	2b04      	cmp	r3, #4
 800c8ea:	bf18      	it	ne
 800c8ec:	2500      	movne	r5, #0
 800c8ee:	f8d9 2000 	ldr.w	r2, [r9]
 800c8f2:	f04f 0900 	mov.w	r9, #0
 800c8f6:	bf08      	it	eq
 800c8f8:	1aad      	subeq	r5, r5, r2
 800c8fa:	68a3      	ldr	r3, [r4, #8]
 800c8fc:	6922      	ldr	r2, [r4, #16]
 800c8fe:	bf08      	it	eq
 800c900:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c904:	4293      	cmp	r3, r2
 800c906:	bfc4      	itt	gt
 800c908:	1a9b      	subgt	r3, r3, r2
 800c90a:	18ed      	addgt	r5, r5, r3
 800c90c:	341a      	adds	r4, #26
 800c90e:	454d      	cmp	r5, r9
 800c910:	d11a      	bne.n	800c948 <_printf_common+0xd8>
 800c912:	2000      	movs	r0, #0
 800c914:	e008      	b.n	800c928 <_printf_common+0xb8>
 800c916:	2301      	movs	r3, #1
 800c918:	4652      	mov	r2, sl
 800c91a:	4639      	mov	r1, r7
 800c91c:	4630      	mov	r0, r6
 800c91e:	47c0      	blx	r8
 800c920:	3001      	adds	r0, #1
 800c922:	d103      	bne.n	800c92c <_printf_common+0xbc>
 800c924:	f04f 30ff 	mov.w	r0, #4294967295
 800c928:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c92c:	3501      	adds	r5, #1
 800c92e:	e7c2      	b.n	800c8b6 <_printf_common+0x46>
 800c930:	2030      	movs	r0, #48	; 0x30
 800c932:	18e1      	adds	r1, r4, r3
 800c934:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c938:	1c5a      	adds	r2, r3, #1
 800c93a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c93e:	4422      	add	r2, r4
 800c940:	3302      	adds	r3, #2
 800c942:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c946:	e7c4      	b.n	800c8d2 <_printf_common+0x62>
 800c948:	2301      	movs	r3, #1
 800c94a:	4622      	mov	r2, r4
 800c94c:	4639      	mov	r1, r7
 800c94e:	4630      	mov	r0, r6
 800c950:	47c0      	blx	r8
 800c952:	3001      	adds	r0, #1
 800c954:	d0e6      	beq.n	800c924 <_printf_common+0xb4>
 800c956:	f109 0901 	add.w	r9, r9, #1
 800c95a:	e7d8      	b.n	800c90e <_printf_common+0x9e>

0800c95c <_printf_i>:
 800c95c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c960:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800c964:	460c      	mov	r4, r1
 800c966:	7e09      	ldrb	r1, [r1, #24]
 800c968:	b085      	sub	sp, #20
 800c96a:	296e      	cmp	r1, #110	; 0x6e
 800c96c:	4617      	mov	r7, r2
 800c96e:	4606      	mov	r6, r0
 800c970:	4698      	mov	r8, r3
 800c972:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c974:	f000 80b3 	beq.w	800cade <_printf_i+0x182>
 800c978:	d822      	bhi.n	800c9c0 <_printf_i+0x64>
 800c97a:	2963      	cmp	r1, #99	; 0x63
 800c97c:	d036      	beq.n	800c9ec <_printf_i+0x90>
 800c97e:	d80a      	bhi.n	800c996 <_printf_i+0x3a>
 800c980:	2900      	cmp	r1, #0
 800c982:	f000 80b9 	beq.w	800caf8 <_printf_i+0x19c>
 800c986:	2958      	cmp	r1, #88	; 0x58
 800c988:	f000 8083 	beq.w	800ca92 <_printf_i+0x136>
 800c98c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c990:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800c994:	e032      	b.n	800c9fc <_printf_i+0xa0>
 800c996:	2964      	cmp	r1, #100	; 0x64
 800c998:	d001      	beq.n	800c99e <_printf_i+0x42>
 800c99a:	2969      	cmp	r1, #105	; 0x69
 800c99c:	d1f6      	bne.n	800c98c <_printf_i+0x30>
 800c99e:	6820      	ldr	r0, [r4, #0]
 800c9a0:	6813      	ldr	r3, [r2, #0]
 800c9a2:	0605      	lsls	r5, r0, #24
 800c9a4:	f103 0104 	add.w	r1, r3, #4
 800c9a8:	d52a      	bpl.n	800ca00 <_printf_i+0xa4>
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	6011      	str	r1, [r2, #0]
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	da03      	bge.n	800c9ba <_printf_i+0x5e>
 800c9b2:	222d      	movs	r2, #45	; 0x2d
 800c9b4:	425b      	negs	r3, r3
 800c9b6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800c9ba:	486f      	ldr	r0, [pc, #444]	; (800cb78 <_printf_i+0x21c>)
 800c9bc:	220a      	movs	r2, #10
 800c9be:	e039      	b.n	800ca34 <_printf_i+0xd8>
 800c9c0:	2973      	cmp	r1, #115	; 0x73
 800c9c2:	f000 809d 	beq.w	800cb00 <_printf_i+0x1a4>
 800c9c6:	d808      	bhi.n	800c9da <_printf_i+0x7e>
 800c9c8:	296f      	cmp	r1, #111	; 0x6f
 800c9ca:	d020      	beq.n	800ca0e <_printf_i+0xb2>
 800c9cc:	2970      	cmp	r1, #112	; 0x70
 800c9ce:	d1dd      	bne.n	800c98c <_printf_i+0x30>
 800c9d0:	6823      	ldr	r3, [r4, #0]
 800c9d2:	f043 0320 	orr.w	r3, r3, #32
 800c9d6:	6023      	str	r3, [r4, #0]
 800c9d8:	e003      	b.n	800c9e2 <_printf_i+0x86>
 800c9da:	2975      	cmp	r1, #117	; 0x75
 800c9dc:	d017      	beq.n	800ca0e <_printf_i+0xb2>
 800c9de:	2978      	cmp	r1, #120	; 0x78
 800c9e0:	d1d4      	bne.n	800c98c <_printf_i+0x30>
 800c9e2:	2378      	movs	r3, #120	; 0x78
 800c9e4:	4865      	ldr	r0, [pc, #404]	; (800cb7c <_printf_i+0x220>)
 800c9e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c9ea:	e055      	b.n	800ca98 <_printf_i+0x13c>
 800c9ec:	6813      	ldr	r3, [r2, #0]
 800c9ee:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c9f2:	1d19      	adds	r1, r3, #4
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	6011      	str	r1, [r2, #0]
 800c9f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c9fc:	2301      	movs	r3, #1
 800c9fe:	e08c      	b.n	800cb1a <_printf_i+0x1be>
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ca06:	6011      	str	r1, [r2, #0]
 800ca08:	bf18      	it	ne
 800ca0a:	b21b      	sxthne	r3, r3
 800ca0c:	e7cf      	b.n	800c9ae <_printf_i+0x52>
 800ca0e:	6813      	ldr	r3, [r2, #0]
 800ca10:	6825      	ldr	r5, [r4, #0]
 800ca12:	1d18      	adds	r0, r3, #4
 800ca14:	6010      	str	r0, [r2, #0]
 800ca16:	0628      	lsls	r0, r5, #24
 800ca18:	d501      	bpl.n	800ca1e <_printf_i+0xc2>
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	e002      	b.n	800ca24 <_printf_i+0xc8>
 800ca1e:	0668      	lsls	r0, r5, #25
 800ca20:	d5fb      	bpl.n	800ca1a <_printf_i+0xbe>
 800ca22:	881b      	ldrh	r3, [r3, #0]
 800ca24:	296f      	cmp	r1, #111	; 0x6f
 800ca26:	bf14      	ite	ne
 800ca28:	220a      	movne	r2, #10
 800ca2a:	2208      	moveq	r2, #8
 800ca2c:	4852      	ldr	r0, [pc, #328]	; (800cb78 <_printf_i+0x21c>)
 800ca2e:	2100      	movs	r1, #0
 800ca30:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ca34:	6865      	ldr	r5, [r4, #4]
 800ca36:	2d00      	cmp	r5, #0
 800ca38:	60a5      	str	r5, [r4, #8]
 800ca3a:	f2c0 8095 	blt.w	800cb68 <_printf_i+0x20c>
 800ca3e:	6821      	ldr	r1, [r4, #0]
 800ca40:	f021 0104 	bic.w	r1, r1, #4
 800ca44:	6021      	str	r1, [r4, #0]
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d13d      	bne.n	800cac6 <_printf_i+0x16a>
 800ca4a:	2d00      	cmp	r5, #0
 800ca4c:	f040 808e 	bne.w	800cb6c <_printf_i+0x210>
 800ca50:	4665      	mov	r5, ip
 800ca52:	2a08      	cmp	r2, #8
 800ca54:	d10b      	bne.n	800ca6e <_printf_i+0x112>
 800ca56:	6823      	ldr	r3, [r4, #0]
 800ca58:	07db      	lsls	r3, r3, #31
 800ca5a:	d508      	bpl.n	800ca6e <_printf_i+0x112>
 800ca5c:	6923      	ldr	r3, [r4, #16]
 800ca5e:	6862      	ldr	r2, [r4, #4]
 800ca60:	429a      	cmp	r2, r3
 800ca62:	bfde      	ittt	le
 800ca64:	2330      	movle	r3, #48	; 0x30
 800ca66:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ca6a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ca6e:	ebac 0305 	sub.w	r3, ip, r5
 800ca72:	6123      	str	r3, [r4, #16]
 800ca74:	f8cd 8000 	str.w	r8, [sp]
 800ca78:	463b      	mov	r3, r7
 800ca7a:	aa03      	add	r2, sp, #12
 800ca7c:	4621      	mov	r1, r4
 800ca7e:	4630      	mov	r0, r6
 800ca80:	f7ff fef6 	bl	800c870 <_printf_common>
 800ca84:	3001      	adds	r0, #1
 800ca86:	d14d      	bne.n	800cb24 <_printf_i+0x1c8>
 800ca88:	f04f 30ff 	mov.w	r0, #4294967295
 800ca8c:	b005      	add	sp, #20
 800ca8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ca92:	4839      	ldr	r0, [pc, #228]	; (800cb78 <_printf_i+0x21c>)
 800ca94:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800ca98:	6813      	ldr	r3, [r2, #0]
 800ca9a:	6821      	ldr	r1, [r4, #0]
 800ca9c:	1d1d      	adds	r5, r3, #4
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	6015      	str	r5, [r2, #0]
 800caa2:	060a      	lsls	r2, r1, #24
 800caa4:	d50b      	bpl.n	800cabe <_printf_i+0x162>
 800caa6:	07ca      	lsls	r2, r1, #31
 800caa8:	bf44      	itt	mi
 800caaa:	f041 0120 	orrmi.w	r1, r1, #32
 800caae:	6021      	strmi	r1, [r4, #0]
 800cab0:	b91b      	cbnz	r3, 800caba <_printf_i+0x15e>
 800cab2:	6822      	ldr	r2, [r4, #0]
 800cab4:	f022 0220 	bic.w	r2, r2, #32
 800cab8:	6022      	str	r2, [r4, #0]
 800caba:	2210      	movs	r2, #16
 800cabc:	e7b7      	b.n	800ca2e <_printf_i+0xd2>
 800cabe:	064d      	lsls	r5, r1, #25
 800cac0:	bf48      	it	mi
 800cac2:	b29b      	uxthmi	r3, r3
 800cac4:	e7ef      	b.n	800caa6 <_printf_i+0x14a>
 800cac6:	4665      	mov	r5, ip
 800cac8:	fbb3 f1f2 	udiv	r1, r3, r2
 800cacc:	fb02 3311 	mls	r3, r2, r1, r3
 800cad0:	5cc3      	ldrb	r3, [r0, r3]
 800cad2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800cad6:	460b      	mov	r3, r1
 800cad8:	2900      	cmp	r1, #0
 800cada:	d1f5      	bne.n	800cac8 <_printf_i+0x16c>
 800cadc:	e7b9      	b.n	800ca52 <_printf_i+0xf6>
 800cade:	6813      	ldr	r3, [r2, #0]
 800cae0:	6825      	ldr	r5, [r4, #0]
 800cae2:	1d18      	adds	r0, r3, #4
 800cae4:	6961      	ldr	r1, [r4, #20]
 800cae6:	6010      	str	r0, [r2, #0]
 800cae8:	0628      	lsls	r0, r5, #24
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	d501      	bpl.n	800caf2 <_printf_i+0x196>
 800caee:	6019      	str	r1, [r3, #0]
 800caf0:	e002      	b.n	800caf8 <_printf_i+0x19c>
 800caf2:	066a      	lsls	r2, r5, #25
 800caf4:	d5fb      	bpl.n	800caee <_printf_i+0x192>
 800caf6:	8019      	strh	r1, [r3, #0]
 800caf8:	2300      	movs	r3, #0
 800cafa:	4665      	mov	r5, ip
 800cafc:	6123      	str	r3, [r4, #16]
 800cafe:	e7b9      	b.n	800ca74 <_printf_i+0x118>
 800cb00:	6813      	ldr	r3, [r2, #0]
 800cb02:	1d19      	adds	r1, r3, #4
 800cb04:	6011      	str	r1, [r2, #0]
 800cb06:	681d      	ldr	r5, [r3, #0]
 800cb08:	6862      	ldr	r2, [r4, #4]
 800cb0a:	2100      	movs	r1, #0
 800cb0c:	4628      	mov	r0, r5
 800cb0e:	f000 feb1 	bl	800d874 <memchr>
 800cb12:	b108      	cbz	r0, 800cb18 <_printf_i+0x1bc>
 800cb14:	1b40      	subs	r0, r0, r5
 800cb16:	6060      	str	r0, [r4, #4]
 800cb18:	6863      	ldr	r3, [r4, #4]
 800cb1a:	6123      	str	r3, [r4, #16]
 800cb1c:	2300      	movs	r3, #0
 800cb1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cb22:	e7a7      	b.n	800ca74 <_printf_i+0x118>
 800cb24:	6923      	ldr	r3, [r4, #16]
 800cb26:	462a      	mov	r2, r5
 800cb28:	4639      	mov	r1, r7
 800cb2a:	4630      	mov	r0, r6
 800cb2c:	47c0      	blx	r8
 800cb2e:	3001      	adds	r0, #1
 800cb30:	d0aa      	beq.n	800ca88 <_printf_i+0x12c>
 800cb32:	6823      	ldr	r3, [r4, #0]
 800cb34:	079b      	lsls	r3, r3, #30
 800cb36:	d413      	bmi.n	800cb60 <_printf_i+0x204>
 800cb38:	68e0      	ldr	r0, [r4, #12]
 800cb3a:	9b03      	ldr	r3, [sp, #12]
 800cb3c:	4298      	cmp	r0, r3
 800cb3e:	bfb8      	it	lt
 800cb40:	4618      	movlt	r0, r3
 800cb42:	e7a3      	b.n	800ca8c <_printf_i+0x130>
 800cb44:	2301      	movs	r3, #1
 800cb46:	464a      	mov	r2, r9
 800cb48:	4639      	mov	r1, r7
 800cb4a:	4630      	mov	r0, r6
 800cb4c:	47c0      	blx	r8
 800cb4e:	3001      	adds	r0, #1
 800cb50:	d09a      	beq.n	800ca88 <_printf_i+0x12c>
 800cb52:	3501      	adds	r5, #1
 800cb54:	68e3      	ldr	r3, [r4, #12]
 800cb56:	9a03      	ldr	r2, [sp, #12]
 800cb58:	1a9b      	subs	r3, r3, r2
 800cb5a:	42ab      	cmp	r3, r5
 800cb5c:	dcf2      	bgt.n	800cb44 <_printf_i+0x1e8>
 800cb5e:	e7eb      	b.n	800cb38 <_printf_i+0x1dc>
 800cb60:	2500      	movs	r5, #0
 800cb62:	f104 0919 	add.w	r9, r4, #25
 800cb66:	e7f5      	b.n	800cb54 <_printf_i+0x1f8>
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d1ac      	bne.n	800cac6 <_printf_i+0x16a>
 800cb6c:	7803      	ldrb	r3, [r0, #0]
 800cb6e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cb72:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cb76:	e76c      	b.n	800ca52 <_printf_i+0xf6>
 800cb78:	0800f722 	.word	0x0800f722
 800cb7c:	0800f733 	.word	0x0800f733

0800cb80 <siprintf>:
 800cb80:	b40e      	push	{r1, r2, r3}
 800cb82:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800cb86:	b500      	push	{lr}
 800cb88:	b09c      	sub	sp, #112	; 0x70
 800cb8a:	ab1d      	add	r3, sp, #116	; 0x74
 800cb8c:	9002      	str	r0, [sp, #8]
 800cb8e:	9006      	str	r0, [sp, #24]
 800cb90:	9107      	str	r1, [sp, #28]
 800cb92:	9104      	str	r1, [sp, #16]
 800cb94:	4808      	ldr	r0, [pc, #32]	; (800cbb8 <siprintf+0x38>)
 800cb96:	4909      	ldr	r1, [pc, #36]	; (800cbbc <siprintf+0x3c>)
 800cb98:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb9c:	9105      	str	r1, [sp, #20]
 800cb9e:	6800      	ldr	r0, [r0, #0]
 800cba0:	a902      	add	r1, sp, #8
 800cba2:	9301      	str	r3, [sp, #4]
 800cba4:	f001 fa5e 	bl	800e064 <_svfiprintf_r>
 800cba8:	2200      	movs	r2, #0
 800cbaa:	9b02      	ldr	r3, [sp, #8]
 800cbac:	701a      	strb	r2, [r3, #0]
 800cbae:	b01c      	add	sp, #112	; 0x70
 800cbb0:	f85d eb04 	ldr.w	lr, [sp], #4
 800cbb4:	b003      	add	sp, #12
 800cbb6:	4770      	bx	lr
 800cbb8:	20000188 	.word	0x20000188
 800cbbc:	ffff0208 	.word	0xffff0208

0800cbc0 <quorem>:
 800cbc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbc4:	6903      	ldr	r3, [r0, #16]
 800cbc6:	690c      	ldr	r4, [r1, #16]
 800cbc8:	4680      	mov	r8, r0
 800cbca:	42a3      	cmp	r3, r4
 800cbcc:	f2c0 8084 	blt.w	800ccd8 <quorem+0x118>
 800cbd0:	3c01      	subs	r4, #1
 800cbd2:	f101 0714 	add.w	r7, r1, #20
 800cbd6:	f100 0614 	add.w	r6, r0, #20
 800cbda:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800cbde:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800cbe2:	3501      	adds	r5, #1
 800cbe4:	fbb0 f5f5 	udiv	r5, r0, r5
 800cbe8:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800cbec:	eb06 030c 	add.w	r3, r6, ip
 800cbf0:	eb07 090c 	add.w	r9, r7, ip
 800cbf4:	9301      	str	r3, [sp, #4]
 800cbf6:	b39d      	cbz	r5, 800cc60 <quorem+0xa0>
 800cbf8:	f04f 0a00 	mov.w	sl, #0
 800cbfc:	4638      	mov	r0, r7
 800cbfe:	46b6      	mov	lr, r6
 800cc00:	46d3      	mov	fp, sl
 800cc02:	f850 2b04 	ldr.w	r2, [r0], #4
 800cc06:	b293      	uxth	r3, r2
 800cc08:	fb05 a303 	mla	r3, r5, r3, sl
 800cc0c:	0c12      	lsrs	r2, r2, #16
 800cc0e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cc12:	fb05 a202 	mla	r2, r5, r2, sl
 800cc16:	b29b      	uxth	r3, r3
 800cc18:	ebab 0303 	sub.w	r3, fp, r3
 800cc1c:	f8de b000 	ldr.w	fp, [lr]
 800cc20:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800cc24:	fa1f fb8b 	uxth.w	fp, fp
 800cc28:	445b      	add	r3, fp
 800cc2a:	fa1f fb82 	uxth.w	fp, r2
 800cc2e:	f8de 2000 	ldr.w	r2, [lr]
 800cc32:	4581      	cmp	r9, r0
 800cc34:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800cc38:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cc3c:	b29b      	uxth	r3, r3
 800cc3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cc42:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800cc46:	f84e 3b04 	str.w	r3, [lr], #4
 800cc4a:	d2da      	bcs.n	800cc02 <quorem+0x42>
 800cc4c:	f856 300c 	ldr.w	r3, [r6, ip]
 800cc50:	b933      	cbnz	r3, 800cc60 <quorem+0xa0>
 800cc52:	9b01      	ldr	r3, [sp, #4]
 800cc54:	3b04      	subs	r3, #4
 800cc56:	429e      	cmp	r6, r3
 800cc58:	461a      	mov	r2, r3
 800cc5a:	d331      	bcc.n	800ccc0 <quorem+0x100>
 800cc5c:	f8c8 4010 	str.w	r4, [r8, #16]
 800cc60:	4640      	mov	r0, r8
 800cc62:	f001 f829 	bl	800dcb8 <__mcmp>
 800cc66:	2800      	cmp	r0, #0
 800cc68:	db26      	blt.n	800ccb8 <quorem+0xf8>
 800cc6a:	4630      	mov	r0, r6
 800cc6c:	f04f 0c00 	mov.w	ip, #0
 800cc70:	3501      	adds	r5, #1
 800cc72:	f857 1b04 	ldr.w	r1, [r7], #4
 800cc76:	f8d0 e000 	ldr.w	lr, [r0]
 800cc7a:	b28b      	uxth	r3, r1
 800cc7c:	ebac 0303 	sub.w	r3, ip, r3
 800cc80:	fa1f f28e 	uxth.w	r2, lr
 800cc84:	4413      	add	r3, r2
 800cc86:	0c0a      	lsrs	r2, r1, #16
 800cc88:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800cc8c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cc90:	b29b      	uxth	r3, r3
 800cc92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cc96:	45b9      	cmp	r9, r7
 800cc98:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800cc9c:	f840 3b04 	str.w	r3, [r0], #4
 800cca0:	d2e7      	bcs.n	800cc72 <quorem+0xb2>
 800cca2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800cca6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800ccaa:	b92a      	cbnz	r2, 800ccb8 <quorem+0xf8>
 800ccac:	3b04      	subs	r3, #4
 800ccae:	429e      	cmp	r6, r3
 800ccb0:	461a      	mov	r2, r3
 800ccb2:	d30b      	bcc.n	800cccc <quorem+0x10c>
 800ccb4:	f8c8 4010 	str.w	r4, [r8, #16]
 800ccb8:	4628      	mov	r0, r5
 800ccba:	b003      	add	sp, #12
 800ccbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccc0:	6812      	ldr	r2, [r2, #0]
 800ccc2:	3b04      	subs	r3, #4
 800ccc4:	2a00      	cmp	r2, #0
 800ccc6:	d1c9      	bne.n	800cc5c <quorem+0x9c>
 800ccc8:	3c01      	subs	r4, #1
 800ccca:	e7c4      	b.n	800cc56 <quorem+0x96>
 800cccc:	6812      	ldr	r2, [r2, #0]
 800ccce:	3b04      	subs	r3, #4
 800ccd0:	2a00      	cmp	r2, #0
 800ccd2:	d1ef      	bne.n	800ccb4 <quorem+0xf4>
 800ccd4:	3c01      	subs	r4, #1
 800ccd6:	e7ea      	b.n	800ccae <quorem+0xee>
 800ccd8:	2000      	movs	r0, #0
 800ccda:	e7ee      	b.n	800ccba <quorem+0xfa>
 800ccdc:	0000      	movs	r0, r0
	...

0800cce0 <_dtoa_r>:
 800cce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cce4:	4616      	mov	r6, r2
 800cce6:	461f      	mov	r7, r3
 800cce8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ccea:	b095      	sub	sp, #84	; 0x54
 800ccec:	4604      	mov	r4, r0
 800ccee:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 800ccf2:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800ccf6:	b93d      	cbnz	r5, 800cd08 <_dtoa_r+0x28>
 800ccf8:	2010      	movs	r0, #16
 800ccfa:	f000 fdb3 	bl	800d864 <malloc>
 800ccfe:	6260      	str	r0, [r4, #36]	; 0x24
 800cd00:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cd04:	6005      	str	r5, [r0, #0]
 800cd06:	60c5      	str	r5, [r0, #12]
 800cd08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cd0a:	6819      	ldr	r1, [r3, #0]
 800cd0c:	b151      	cbz	r1, 800cd24 <_dtoa_r+0x44>
 800cd0e:	685a      	ldr	r2, [r3, #4]
 800cd10:	2301      	movs	r3, #1
 800cd12:	4093      	lsls	r3, r2
 800cd14:	604a      	str	r2, [r1, #4]
 800cd16:	608b      	str	r3, [r1, #8]
 800cd18:	4620      	mov	r0, r4
 800cd1a:	f000 fded 	bl	800d8f8 <_Bfree>
 800cd1e:	2200      	movs	r2, #0
 800cd20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cd22:	601a      	str	r2, [r3, #0]
 800cd24:	1e3b      	subs	r3, r7, #0
 800cd26:	bfaf      	iteee	ge
 800cd28:	2300      	movge	r3, #0
 800cd2a:	2201      	movlt	r2, #1
 800cd2c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800cd30:	9303      	strlt	r3, [sp, #12]
 800cd32:	bfac      	ite	ge
 800cd34:	f8c8 3000 	strge.w	r3, [r8]
 800cd38:	f8c8 2000 	strlt.w	r2, [r8]
 800cd3c:	4bae      	ldr	r3, [pc, #696]	; (800cff8 <_dtoa_r+0x318>)
 800cd3e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800cd42:	ea33 0308 	bics.w	r3, r3, r8
 800cd46:	d11b      	bne.n	800cd80 <_dtoa_r+0xa0>
 800cd48:	f242 730f 	movw	r3, #9999	; 0x270f
 800cd4c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800cd4e:	6013      	str	r3, [r2, #0]
 800cd50:	9b02      	ldr	r3, [sp, #8]
 800cd52:	b923      	cbnz	r3, 800cd5e <_dtoa_r+0x7e>
 800cd54:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800cd58:	2800      	cmp	r0, #0
 800cd5a:	f000 8545 	beq.w	800d7e8 <_dtoa_r+0xb08>
 800cd5e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cd60:	b953      	cbnz	r3, 800cd78 <_dtoa_r+0x98>
 800cd62:	4ba6      	ldr	r3, [pc, #664]	; (800cffc <_dtoa_r+0x31c>)
 800cd64:	e021      	b.n	800cdaa <_dtoa_r+0xca>
 800cd66:	4ba6      	ldr	r3, [pc, #664]	; (800d000 <_dtoa_r+0x320>)
 800cd68:	9306      	str	r3, [sp, #24]
 800cd6a:	3308      	adds	r3, #8
 800cd6c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800cd6e:	6013      	str	r3, [r2, #0]
 800cd70:	9806      	ldr	r0, [sp, #24]
 800cd72:	b015      	add	sp, #84	; 0x54
 800cd74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd78:	4ba0      	ldr	r3, [pc, #640]	; (800cffc <_dtoa_r+0x31c>)
 800cd7a:	9306      	str	r3, [sp, #24]
 800cd7c:	3303      	adds	r3, #3
 800cd7e:	e7f5      	b.n	800cd6c <_dtoa_r+0x8c>
 800cd80:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800cd84:	2200      	movs	r2, #0
 800cd86:	2300      	movs	r3, #0
 800cd88:	4630      	mov	r0, r6
 800cd8a:	4639      	mov	r1, r7
 800cd8c:	f7f3 fe78 	bl	8000a80 <__aeabi_dcmpeq>
 800cd90:	4682      	mov	sl, r0
 800cd92:	b160      	cbz	r0, 800cdae <_dtoa_r+0xce>
 800cd94:	2301      	movs	r3, #1
 800cd96:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800cd98:	6013      	str	r3, [r2, #0]
 800cd9a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	f000 8520 	beq.w	800d7e2 <_dtoa_r+0xb02>
 800cda2:	4b98      	ldr	r3, [pc, #608]	; (800d004 <_dtoa_r+0x324>)
 800cda4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800cda6:	6013      	str	r3, [r2, #0]
 800cda8:	3b01      	subs	r3, #1
 800cdaa:	9306      	str	r3, [sp, #24]
 800cdac:	e7e0      	b.n	800cd70 <_dtoa_r+0x90>
 800cdae:	ab12      	add	r3, sp, #72	; 0x48
 800cdb0:	9301      	str	r3, [sp, #4]
 800cdb2:	ab13      	add	r3, sp, #76	; 0x4c
 800cdb4:	9300      	str	r3, [sp, #0]
 800cdb6:	4632      	mov	r2, r6
 800cdb8:	463b      	mov	r3, r7
 800cdba:	4620      	mov	r0, r4
 800cdbc:	f000 fff4 	bl	800dda8 <__d2b>
 800cdc0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800cdc4:	4683      	mov	fp, r0
 800cdc6:	2d00      	cmp	r5, #0
 800cdc8:	d07d      	beq.n	800cec6 <_dtoa_r+0x1e6>
 800cdca:	46b0      	mov	r8, r6
 800cdcc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cdd0:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 800cdd4:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 800cdd8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cddc:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 800cde0:	2200      	movs	r2, #0
 800cde2:	4b89      	ldr	r3, [pc, #548]	; (800d008 <_dtoa_r+0x328>)
 800cde4:	4640      	mov	r0, r8
 800cde6:	4649      	mov	r1, r9
 800cde8:	f7f3 fa2a 	bl	8000240 <__aeabi_dsub>
 800cdec:	a37c      	add	r3, pc, #496	; (adr r3, 800cfe0 <_dtoa_r+0x300>)
 800cdee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdf2:	f7f3 fbdd 	bl	80005b0 <__aeabi_dmul>
 800cdf6:	a37c      	add	r3, pc, #496	; (adr r3, 800cfe8 <_dtoa_r+0x308>)
 800cdf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdfc:	f7f3 fa22 	bl	8000244 <__adddf3>
 800ce00:	4606      	mov	r6, r0
 800ce02:	4628      	mov	r0, r5
 800ce04:	460f      	mov	r7, r1
 800ce06:	f7f3 fb69 	bl	80004dc <__aeabi_i2d>
 800ce0a:	a379      	add	r3, pc, #484	; (adr r3, 800cff0 <_dtoa_r+0x310>)
 800ce0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce10:	f7f3 fbce 	bl	80005b0 <__aeabi_dmul>
 800ce14:	4602      	mov	r2, r0
 800ce16:	460b      	mov	r3, r1
 800ce18:	4630      	mov	r0, r6
 800ce1a:	4639      	mov	r1, r7
 800ce1c:	f7f3 fa12 	bl	8000244 <__adddf3>
 800ce20:	4606      	mov	r6, r0
 800ce22:	460f      	mov	r7, r1
 800ce24:	f7f3 fe74 	bl	8000b10 <__aeabi_d2iz>
 800ce28:	2200      	movs	r2, #0
 800ce2a:	4682      	mov	sl, r0
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	4630      	mov	r0, r6
 800ce30:	4639      	mov	r1, r7
 800ce32:	f7f3 fe2f 	bl	8000a94 <__aeabi_dcmplt>
 800ce36:	b148      	cbz	r0, 800ce4c <_dtoa_r+0x16c>
 800ce38:	4650      	mov	r0, sl
 800ce3a:	f7f3 fb4f 	bl	80004dc <__aeabi_i2d>
 800ce3e:	4632      	mov	r2, r6
 800ce40:	463b      	mov	r3, r7
 800ce42:	f7f3 fe1d 	bl	8000a80 <__aeabi_dcmpeq>
 800ce46:	b908      	cbnz	r0, 800ce4c <_dtoa_r+0x16c>
 800ce48:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ce4c:	f1ba 0f16 	cmp.w	sl, #22
 800ce50:	d85a      	bhi.n	800cf08 <_dtoa_r+0x228>
 800ce52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ce56:	496d      	ldr	r1, [pc, #436]	; (800d00c <_dtoa_r+0x32c>)
 800ce58:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800ce5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ce60:	f7f3 fe36 	bl	8000ad0 <__aeabi_dcmpgt>
 800ce64:	2800      	cmp	r0, #0
 800ce66:	d051      	beq.n	800cf0c <_dtoa_r+0x22c>
 800ce68:	2300      	movs	r3, #0
 800ce6a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ce6e:	930d      	str	r3, [sp, #52]	; 0x34
 800ce70:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ce72:	1b5d      	subs	r5, r3, r5
 800ce74:	1e6b      	subs	r3, r5, #1
 800ce76:	9307      	str	r3, [sp, #28]
 800ce78:	bf43      	ittte	mi
 800ce7a:	2300      	movmi	r3, #0
 800ce7c:	f1c5 0901 	rsbmi	r9, r5, #1
 800ce80:	9307      	strmi	r3, [sp, #28]
 800ce82:	f04f 0900 	movpl.w	r9, #0
 800ce86:	f1ba 0f00 	cmp.w	sl, #0
 800ce8a:	db41      	blt.n	800cf10 <_dtoa_r+0x230>
 800ce8c:	9b07      	ldr	r3, [sp, #28]
 800ce8e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800ce92:	4453      	add	r3, sl
 800ce94:	9307      	str	r3, [sp, #28]
 800ce96:	2300      	movs	r3, #0
 800ce98:	9308      	str	r3, [sp, #32]
 800ce9a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ce9c:	2b09      	cmp	r3, #9
 800ce9e:	f200 808f 	bhi.w	800cfc0 <_dtoa_r+0x2e0>
 800cea2:	2b05      	cmp	r3, #5
 800cea4:	bfc4      	itt	gt
 800cea6:	3b04      	subgt	r3, #4
 800cea8:	931e      	strgt	r3, [sp, #120]	; 0x78
 800ceaa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ceac:	bfc8      	it	gt
 800ceae:	2500      	movgt	r5, #0
 800ceb0:	f1a3 0302 	sub.w	r3, r3, #2
 800ceb4:	bfd8      	it	le
 800ceb6:	2501      	movle	r5, #1
 800ceb8:	2b03      	cmp	r3, #3
 800ceba:	f200 808d 	bhi.w	800cfd8 <_dtoa_r+0x2f8>
 800cebe:	e8df f003 	tbb	[pc, r3]
 800cec2:	7d7b      	.short	0x7d7b
 800cec4:	6f2f      	.short	0x6f2f
 800cec6:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800ceca:	441d      	add	r5, r3
 800cecc:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800ced0:	2820      	cmp	r0, #32
 800ced2:	dd13      	ble.n	800cefc <_dtoa_r+0x21c>
 800ced4:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800ced8:	9b02      	ldr	r3, [sp, #8]
 800ceda:	fa08 f800 	lsl.w	r8, r8, r0
 800cede:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800cee2:	fa23 f000 	lsr.w	r0, r3, r0
 800cee6:	ea48 0000 	orr.w	r0, r8, r0
 800ceea:	f7f3 fae7 	bl	80004bc <__aeabi_ui2d>
 800ceee:	2301      	movs	r3, #1
 800cef0:	4680      	mov	r8, r0
 800cef2:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800cef6:	3d01      	subs	r5, #1
 800cef8:	9310      	str	r3, [sp, #64]	; 0x40
 800cefa:	e771      	b.n	800cde0 <_dtoa_r+0x100>
 800cefc:	9b02      	ldr	r3, [sp, #8]
 800cefe:	f1c0 0020 	rsb	r0, r0, #32
 800cf02:	fa03 f000 	lsl.w	r0, r3, r0
 800cf06:	e7f0      	b.n	800ceea <_dtoa_r+0x20a>
 800cf08:	2301      	movs	r3, #1
 800cf0a:	e7b0      	b.n	800ce6e <_dtoa_r+0x18e>
 800cf0c:	900d      	str	r0, [sp, #52]	; 0x34
 800cf0e:	e7af      	b.n	800ce70 <_dtoa_r+0x190>
 800cf10:	f1ca 0300 	rsb	r3, sl, #0
 800cf14:	9308      	str	r3, [sp, #32]
 800cf16:	2300      	movs	r3, #0
 800cf18:	eba9 090a 	sub.w	r9, r9, sl
 800cf1c:	930c      	str	r3, [sp, #48]	; 0x30
 800cf1e:	e7bc      	b.n	800ce9a <_dtoa_r+0x1ba>
 800cf20:	2301      	movs	r3, #1
 800cf22:	9309      	str	r3, [sp, #36]	; 0x24
 800cf24:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	dd74      	ble.n	800d014 <_dtoa_r+0x334>
 800cf2a:	4698      	mov	r8, r3
 800cf2c:	9304      	str	r3, [sp, #16]
 800cf2e:	2200      	movs	r2, #0
 800cf30:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cf32:	6072      	str	r2, [r6, #4]
 800cf34:	2204      	movs	r2, #4
 800cf36:	f102 0014 	add.w	r0, r2, #20
 800cf3a:	4298      	cmp	r0, r3
 800cf3c:	6871      	ldr	r1, [r6, #4]
 800cf3e:	d96e      	bls.n	800d01e <_dtoa_r+0x33e>
 800cf40:	4620      	mov	r0, r4
 800cf42:	f000 fca5 	bl	800d890 <_Balloc>
 800cf46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cf48:	6030      	str	r0, [r6, #0]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	f1b8 0f0e 	cmp.w	r8, #14
 800cf50:	9306      	str	r3, [sp, #24]
 800cf52:	f200 80ed 	bhi.w	800d130 <_dtoa_r+0x450>
 800cf56:	2d00      	cmp	r5, #0
 800cf58:	f000 80ea 	beq.w	800d130 <_dtoa_r+0x450>
 800cf5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cf60:	f1ba 0f00 	cmp.w	sl, #0
 800cf64:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800cf68:	dd77      	ble.n	800d05a <_dtoa_r+0x37a>
 800cf6a:	4a28      	ldr	r2, [pc, #160]	; (800d00c <_dtoa_r+0x32c>)
 800cf6c:	f00a 030f 	and.w	r3, sl, #15
 800cf70:	ea4f 162a 	mov.w	r6, sl, asr #4
 800cf74:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800cf78:	06f0      	lsls	r0, r6, #27
 800cf7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf7e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800cf82:	d568      	bpl.n	800d056 <_dtoa_r+0x376>
 800cf84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800cf88:	4b21      	ldr	r3, [pc, #132]	; (800d010 <_dtoa_r+0x330>)
 800cf8a:	2503      	movs	r5, #3
 800cf8c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cf90:	f7f3 fc38 	bl	8000804 <__aeabi_ddiv>
 800cf94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cf98:	f006 060f 	and.w	r6, r6, #15
 800cf9c:	4f1c      	ldr	r7, [pc, #112]	; (800d010 <_dtoa_r+0x330>)
 800cf9e:	e04f      	b.n	800d040 <_dtoa_r+0x360>
 800cfa0:	2301      	movs	r3, #1
 800cfa2:	9309      	str	r3, [sp, #36]	; 0x24
 800cfa4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800cfa6:	4453      	add	r3, sl
 800cfa8:	f103 0801 	add.w	r8, r3, #1
 800cfac:	9304      	str	r3, [sp, #16]
 800cfae:	4643      	mov	r3, r8
 800cfb0:	2b01      	cmp	r3, #1
 800cfb2:	bfb8      	it	lt
 800cfb4:	2301      	movlt	r3, #1
 800cfb6:	e7ba      	b.n	800cf2e <_dtoa_r+0x24e>
 800cfb8:	2300      	movs	r3, #0
 800cfba:	e7b2      	b.n	800cf22 <_dtoa_r+0x242>
 800cfbc:	2300      	movs	r3, #0
 800cfbe:	e7f0      	b.n	800cfa2 <_dtoa_r+0x2c2>
 800cfc0:	2501      	movs	r5, #1
 800cfc2:	2300      	movs	r3, #0
 800cfc4:	9509      	str	r5, [sp, #36]	; 0x24
 800cfc6:	931e      	str	r3, [sp, #120]	; 0x78
 800cfc8:	f04f 33ff 	mov.w	r3, #4294967295
 800cfcc:	2200      	movs	r2, #0
 800cfce:	9304      	str	r3, [sp, #16]
 800cfd0:	4698      	mov	r8, r3
 800cfd2:	2312      	movs	r3, #18
 800cfd4:	921f      	str	r2, [sp, #124]	; 0x7c
 800cfd6:	e7aa      	b.n	800cf2e <_dtoa_r+0x24e>
 800cfd8:	2301      	movs	r3, #1
 800cfda:	9309      	str	r3, [sp, #36]	; 0x24
 800cfdc:	e7f4      	b.n	800cfc8 <_dtoa_r+0x2e8>
 800cfde:	bf00      	nop
 800cfe0:	636f4361 	.word	0x636f4361
 800cfe4:	3fd287a7 	.word	0x3fd287a7
 800cfe8:	8b60c8b3 	.word	0x8b60c8b3
 800cfec:	3fc68a28 	.word	0x3fc68a28
 800cff0:	509f79fb 	.word	0x509f79fb
 800cff4:	3fd34413 	.word	0x3fd34413
 800cff8:	7ff00000 	.word	0x7ff00000
 800cffc:	0800f74d 	.word	0x0800f74d
 800d000:	0800f744 	.word	0x0800f744
 800d004:	0800f721 	.word	0x0800f721
 800d008:	3ff80000 	.word	0x3ff80000
 800d00c:	0800f780 	.word	0x0800f780
 800d010:	0800f758 	.word	0x0800f758
 800d014:	2301      	movs	r3, #1
 800d016:	9304      	str	r3, [sp, #16]
 800d018:	4698      	mov	r8, r3
 800d01a:	461a      	mov	r2, r3
 800d01c:	e7da      	b.n	800cfd4 <_dtoa_r+0x2f4>
 800d01e:	3101      	adds	r1, #1
 800d020:	6071      	str	r1, [r6, #4]
 800d022:	0052      	lsls	r2, r2, #1
 800d024:	e787      	b.n	800cf36 <_dtoa_r+0x256>
 800d026:	07f1      	lsls	r1, r6, #31
 800d028:	d508      	bpl.n	800d03c <_dtoa_r+0x35c>
 800d02a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d02e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d032:	f7f3 fabd 	bl	80005b0 <__aeabi_dmul>
 800d036:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d03a:	3501      	adds	r5, #1
 800d03c:	1076      	asrs	r6, r6, #1
 800d03e:	3708      	adds	r7, #8
 800d040:	2e00      	cmp	r6, #0
 800d042:	d1f0      	bne.n	800d026 <_dtoa_r+0x346>
 800d044:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d048:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d04c:	f7f3 fbda 	bl	8000804 <__aeabi_ddiv>
 800d050:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d054:	e01b      	b.n	800d08e <_dtoa_r+0x3ae>
 800d056:	2502      	movs	r5, #2
 800d058:	e7a0      	b.n	800cf9c <_dtoa_r+0x2bc>
 800d05a:	f000 80a4 	beq.w	800d1a6 <_dtoa_r+0x4c6>
 800d05e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800d062:	f1ca 0600 	rsb	r6, sl, #0
 800d066:	4ba0      	ldr	r3, [pc, #640]	; (800d2e8 <_dtoa_r+0x608>)
 800d068:	f006 020f 	and.w	r2, r6, #15
 800d06c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d074:	f7f3 fa9c 	bl	80005b0 <__aeabi_dmul>
 800d078:	2502      	movs	r5, #2
 800d07a:	2300      	movs	r3, #0
 800d07c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d080:	4f9a      	ldr	r7, [pc, #616]	; (800d2ec <_dtoa_r+0x60c>)
 800d082:	1136      	asrs	r6, r6, #4
 800d084:	2e00      	cmp	r6, #0
 800d086:	f040 8083 	bne.w	800d190 <_dtoa_r+0x4b0>
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d1e0      	bne.n	800d050 <_dtoa_r+0x370>
 800d08e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d090:	2b00      	cmp	r3, #0
 800d092:	f000 808a 	beq.w	800d1aa <_dtoa_r+0x4ca>
 800d096:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d09a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800d09e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d0a2:	2200      	movs	r2, #0
 800d0a4:	4b92      	ldr	r3, [pc, #584]	; (800d2f0 <_dtoa_r+0x610>)
 800d0a6:	f7f3 fcf5 	bl	8000a94 <__aeabi_dcmplt>
 800d0aa:	2800      	cmp	r0, #0
 800d0ac:	d07d      	beq.n	800d1aa <_dtoa_r+0x4ca>
 800d0ae:	f1b8 0f00 	cmp.w	r8, #0
 800d0b2:	d07a      	beq.n	800d1aa <_dtoa_r+0x4ca>
 800d0b4:	9b04      	ldr	r3, [sp, #16]
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	dd36      	ble.n	800d128 <_dtoa_r+0x448>
 800d0ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d0be:	2200      	movs	r2, #0
 800d0c0:	4b8c      	ldr	r3, [pc, #560]	; (800d2f4 <_dtoa_r+0x614>)
 800d0c2:	f7f3 fa75 	bl	80005b0 <__aeabi_dmul>
 800d0c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d0ca:	9e04      	ldr	r6, [sp, #16]
 800d0cc:	f10a 37ff 	add.w	r7, sl, #4294967295
 800d0d0:	3501      	adds	r5, #1
 800d0d2:	4628      	mov	r0, r5
 800d0d4:	f7f3 fa02 	bl	80004dc <__aeabi_i2d>
 800d0d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d0dc:	f7f3 fa68 	bl	80005b0 <__aeabi_dmul>
 800d0e0:	2200      	movs	r2, #0
 800d0e2:	4b85      	ldr	r3, [pc, #532]	; (800d2f8 <_dtoa_r+0x618>)
 800d0e4:	f7f3 f8ae 	bl	8000244 <__adddf3>
 800d0e8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800d0ec:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d0f0:	950b      	str	r5, [sp, #44]	; 0x2c
 800d0f2:	2e00      	cmp	r6, #0
 800d0f4:	d15c      	bne.n	800d1b0 <_dtoa_r+0x4d0>
 800d0f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d0fa:	2200      	movs	r2, #0
 800d0fc:	4b7f      	ldr	r3, [pc, #508]	; (800d2fc <_dtoa_r+0x61c>)
 800d0fe:	f7f3 f89f 	bl	8000240 <__aeabi_dsub>
 800d102:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d104:	462b      	mov	r3, r5
 800d106:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d10a:	f7f3 fce1 	bl	8000ad0 <__aeabi_dcmpgt>
 800d10e:	2800      	cmp	r0, #0
 800d110:	f040 8281 	bne.w	800d616 <_dtoa_r+0x936>
 800d114:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d118:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d11a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800d11e:	f7f3 fcb9 	bl	8000a94 <__aeabi_dcmplt>
 800d122:	2800      	cmp	r0, #0
 800d124:	f040 8275 	bne.w	800d612 <_dtoa_r+0x932>
 800d128:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800d12c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d130:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d132:	2b00      	cmp	r3, #0
 800d134:	f2c0 814b 	blt.w	800d3ce <_dtoa_r+0x6ee>
 800d138:	f1ba 0f0e 	cmp.w	sl, #14
 800d13c:	f300 8147 	bgt.w	800d3ce <_dtoa_r+0x6ee>
 800d140:	4b69      	ldr	r3, [pc, #420]	; (800d2e8 <_dtoa_r+0x608>)
 800d142:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d14a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d14e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d150:	2b00      	cmp	r3, #0
 800d152:	f280 80d7 	bge.w	800d304 <_dtoa_r+0x624>
 800d156:	f1b8 0f00 	cmp.w	r8, #0
 800d15a:	f300 80d3 	bgt.w	800d304 <_dtoa_r+0x624>
 800d15e:	f040 8257 	bne.w	800d610 <_dtoa_r+0x930>
 800d162:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d166:	2200      	movs	r2, #0
 800d168:	4b64      	ldr	r3, [pc, #400]	; (800d2fc <_dtoa_r+0x61c>)
 800d16a:	f7f3 fa21 	bl	80005b0 <__aeabi_dmul>
 800d16e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d172:	f7f3 fca3 	bl	8000abc <__aeabi_dcmpge>
 800d176:	4646      	mov	r6, r8
 800d178:	4647      	mov	r7, r8
 800d17a:	2800      	cmp	r0, #0
 800d17c:	f040 822d 	bne.w	800d5da <_dtoa_r+0x8fa>
 800d180:	9b06      	ldr	r3, [sp, #24]
 800d182:	9a06      	ldr	r2, [sp, #24]
 800d184:	1c5d      	adds	r5, r3, #1
 800d186:	2331      	movs	r3, #49	; 0x31
 800d188:	f10a 0a01 	add.w	sl, sl, #1
 800d18c:	7013      	strb	r3, [r2, #0]
 800d18e:	e228      	b.n	800d5e2 <_dtoa_r+0x902>
 800d190:	07f2      	lsls	r2, r6, #31
 800d192:	d505      	bpl.n	800d1a0 <_dtoa_r+0x4c0>
 800d194:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d198:	f7f3 fa0a 	bl	80005b0 <__aeabi_dmul>
 800d19c:	2301      	movs	r3, #1
 800d19e:	3501      	adds	r5, #1
 800d1a0:	1076      	asrs	r6, r6, #1
 800d1a2:	3708      	adds	r7, #8
 800d1a4:	e76e      	b.n	800d084 <_dtoa_r+0x3a4>
 800d1a6:	2502      	movs	r5, #2
 800d1a8:	e771      	b.n	800d08e <_dtoa_r+0x3ae>
 800d1aa:	4657      	mov	r7, sl
 800d1ac:	4646      	mov	r6, r8
 800d1ae:	e790      	b.n	800d0d2 <_dtoa_r+0x3f2>
 800d1b0:	4b4d      	ldr	r3, [pc, #308]	; (800d2e8 <_dtoa_r+0x608>)
 800d1b2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d1b6:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800d1ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d048      	beq.n	800d252 <_dtoa_r+0x572>
 800d1c0:	4602      	mov	r2, r0
 800d1c2:	460b      	mov	r3, r1
 800d1c4:	2000      	movs	r0, #0
 800d1c6:	494e      	ldr	r1, [pc, #312]	; (800d300 <_dtoa_r+0x620>)
 800d1c8:	f7f3 fb1c 	bl	8000804 <__aeabi_ddiv>
 800d1cc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d1d0:	f7f3 f836 	bl	8000240 <__aeabi_dsub>
 800d1d4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d1d8:	9d06      	ldr	r5, [sp, #24]
 800d1da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d1de:	f7f3 fc97 	bl	8000b10 <__aeabi_d2iz>
 800d1e2:	9011      	str	r0, [sp, #68]	; 0x44
 800d1e4:	f7f3 f97a 	bl	80004dc <__aeabi_i2d>
 800d1e8:	4602      	mov	r2, r0
 800d1ea:	460b      	mov	r3, r1
 800d1ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d1f0:	f7f3 f826 	bl	8000240 <__aeabi_dsub>
 800d1f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d1f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d1fa:	3330      	adds	r3, #48	; 0x30
 800d1fc:	f805 3b01 	strb.w	r3, [r5], #1
 800d200:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d204:	f7f3 fc46 	bl	8000a94 <__aeabi_dcmplt>
 800d208:	2800      	cmp	r0, #0
 800d20a:	d163      	bne.n	800d2d4 <_dtoa_r+0x5f4>
 800d20c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d210:	2000      	movs	r0, #0
 800d212:	4937      	ldr	r1, [pc, #220]	; (800d2f0 <_dtoa_r+0x610>)
 800d214:	f7f3 f814 	bl	8000240 <__aeabi_dsub>
 800d218:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d21c:	f7f3 fc3a 	bl	8000a94 <__aeabi_dcmplt>
 800d220:	2800      	cmp	r0, #0
 800d222:	f040 80b5 	bne.w	800d390 <_dtoa_r+0x6b0>
 800d226:	9b06      	ldr	r3, [sp, #24]
 800d228:	1aeb      	subs	r3, r5, r3
 800d22a:	429e      	cmp	r6, r3
 800d22c:	f77f af7c 	ble.w	800d128 <_dtoa_r+0x448>
 800d230:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d234:	2200      	movs	r2, #0
 800d236:	4b2f      	ldr	r3, [pc, #188]	; (800d2f4 <_dtoa_r+0x614>)
 800d238:	f7f3 f9ba 	bl	80005b0 <__aeabi_dmul>
 800d23c:	2200      	movs	r2, #0
 800d23e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d242:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d246:	4b2b      	ldr	r3, [pc, #172]	; (800d2f4 <_dtoa_r+0x614>)
 800d248:	f7f3 f9b2 	bl	80005b0 <__aeabi_dmul>
 800d24c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d250:	e7c3      	b.n	800d1da <_dtoa_r+0x4fa>
 800d252:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d256:	f7f3 f9ab 	bl	80005b0 <__aeabi_dmul>
 800d25a:	9b06      	ldr	r3, [sp, #24]
 800d25c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d260:	199d      	adds	r5, r3, r6
 800d262:	461e      	mov	r6, r3
 800d264:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d268:	f7f3 fc52 	bl	8000b10 <__aeabi_d2iz>
 800d26c:	9011      	str	r0, [sp, #68]	; 0x44
 800d26e:	f7f3 f935 	bl	80004dc <__aeabi_i2d>
 800d272:	4602      	mov	r2, r0
 800d274:	460b      	mov	r3, r1
 800d276:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d27a:	f7f2 ffe1 	bl	8000240 <__aeabi_dsub>
 800d27e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d280:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d284:	3330      	adds	r3, #48	; 0x30
 800d286:	f806 3b01 	strb.w	r3, [r6], #1
 800d28a:	42ae      	cmp	r6, r5
 800d28c:	f04f 0200 	mov.w	r2, #0
 800d290:	d124      	bne.n	800d2dc <_dtoa_r+0x5fc>
 800d292:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d296:	4b1a      	ldr	r3, [pc, #104]	; (800d300 <_dtoa_r+0x620>)
 800d298:	f7f2 ffd4 	bl	8000244 <__adddf3>
 800d29c:	4602      	mov	r2, r0
 800d29e:	460b      	mov	r3, r1
 800d2a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d2a4:	f7f3 fc14 	bl	8000ad0 <__aeabi_dcmpgt>
 800d2a8:	2800      	cmp	r0, #0
 800d2aa:	d171      	bne.n	800d390 <_dtoa_r+0x6b0>
 800d2ac:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d2b0:	2000      	movs	r0, #0
 800d2b2:	4913      	ldr	r1, [pc, #76]	; (800d300 <_dtoa_r+0x620>)
 800d2b4:	f7f2 ffc4 	bl	8000240 <__aeabi_dsub>
 800d2b8:	4602      	mov	r2, r0
 800d2ba:	460b      	mov	r3, r1
 800d2bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d2c0:	f7f3 fbe8 	bl	8000a94 <__aeabi_dcmplt>
 800d2c4:	2800      	cmp	r0, #0
 800d2c6:	f43f af2f 	beq.w	800d128 <_dtoa_r+0x448>
 800d2ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d2ce:	1e6a      	subs	r2, r5, #1
 800d2d0:	2b30      	cmp	r3, #48	; 0x30
 800d2d2:	d001      	beq.n	800d2d8 <_dtoa_r+0x5f8>
 800d2d4:	46ba      	mov	sl, r7
 800d2d6:	e04a      	b.n	800d36e <_dtoa_r+0x68e>
 800d2d8:	4615      	mov	r5, r2
 800d2da:	e7f6      	b.n	800d2ca <_dtoa_r+0x5ea>
 800d2dc:	4b05      	ldr	r3, [pc, #20]	; (800d2f4 <_dtoa_r+0x614>)
 800d2de:	f7f3 f967 	bl	80005b0 <__aeabi_dmul>
 800d2e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d2e6:	e7bd      	b.n	800d264 <_dtoa_r+0x584>
 800d2e8:	0800f780 	.word	0x0800f780
 800d2ec:	0800f758 	.word	0x0800f758
 800d2f0:	3ff00000 	.word	0x3ff00000
 800d2f4:	40240000 	.word	0x40240000
 800d2f8:	401c0000 	.word	0x401c0000
 800d2fc:	40140000 	.word	0x40140000
 800d300:	3fe00000 	.word	0x3fe00000
 800d304:	9d06      	ldr	r5, [sp, #24]
 800d306:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d30a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d30e:	4630      	mov	r0, r6
 800d310:	4639      	mov	r1, r7
 800d312:	f7f3 fa77 	bl	8000804 <__aeabi_ddiv>
 800d316:	f7f3 fbfb 	bl	8000b10 <__aeabi_d2iz>
 800d31a:	4681      	mov	r9, r0
 800d31c:	f7f3 f8de 	bl	80004dc <__aeabi_i2d>
 800d320:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d324:	f7f3 f944 	bl	80005b0 <__aeabi_dmul>
 800d328:	4602      	mov	r2, r0
 800d32a:	460b      	mov	r3, r1
 800d32c:	4630      	mov	r0, r6
 800d32e:	4639      	mov	r1, r7
 800d330:	f7f2 ff86 	bl	8000240 <__aeabi_dsub>
 800d334:	f109 0630 	add.w	r6, r9, #48	; 0x30
 800d338:	f805 6b01 	strb.w	r6, [r5], #1
 800d33c:	9e06      	ldr	r6, [sp, #24]
 800d33e:	4602      	mov	r2, r0
 800d340:	1bae      	subs	r6, r5, r6
 800d342:	45b0      	cmp	r8, r6
 800d344:	460b      	mov	r3, r1
 800d346:	d135      	bne.n	800d3b4 <_dtoa_r+0x6d4>
 800d348:	f7f2 ff7c 	bl	8000244 <__adddf3>
 800d34c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d350:	4606      	mov	r6, r0
 800d352:	460f      	mov	r7, r1
 800d354:	f7f3 fbbc 	bl	8000ad0 <__aeabi_dcmpgt>
 800d358:	b9c8      	cbnz	r0, 800d38e <_dtoa_r+0x6ae>
 800d35a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d35e:	4630      	mov	r0, r6
 800d360:	4639      	mov	r1, r7
 800d362:	f7f3 fb8d 	bl	8000a80 <__aeabi_dcmpeq>
 800d366:	b110      	cbz	r0, 800d36e <_dtoa_r+0x68e>
 800d368:	f019 0f01 	tst.w	r9, #1
 800d36c:	d10f      	bne.n	800d38e <_dtoa_r+0x6ae>
 800d36e:	4659      	mov	r1, fp
 800d370:	4620      	mov	r0, r4
 800d372:	f000 fac1 	bl	800d8f8 <_Bfree>
 800d376:	2300      	movs	r3, #0
 800d378:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d37a:	702b      	strb	r3, [r5, #0]
 800d37c:	f10a 0301 	add.w	r3, sl, #1
 800d380:	6013      	str	r3, [r2, #0]
 800d382:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d384:	2b00      	cmp	r3, #0
 800d386:	f43f acf3 	beq.w	800cd70 <_dtoa_r+0x90>
 800d38a:	601d      	str	r5, [r3, #0]
 800d38c:	e4f0      	b.n	800cd70 <_dtoa_r+0x90>
 800d38e:	4657      	mov	r7, sl
 800d390:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d394:	1e6b      	subs	r3, r5, #1
 800d396:	2a39      	cmp	r2, #57	; 0x39
 800d398:	d106      	bne.n	800d3a8 <_dtoa_r+0x6c8>
 800d39a:	9a06      	ldr	r2, [sp, #24]
 800d39c:	429a      	cmp	r2, r3
 800d39e:	d107      	bne.n	800d3b0 <_dtoa_r+0x6d0>
 800d3a0:	2330      	movs	r3, #48	; 0x30
 800d3a2:	7013      	strb	r3, [r2, #0]
 800d3a4:	4613      	mov	r3, r2
 800d3a6:	3701      	adds	r7, #1
 800d3a8:	781a      	ldrb	r2, [r3, #0]
 800d3aa:	3201      	adds	r2, #1
 800d3ac:	701a      	strb	r2, [r3, #0]
 800d3ae:	e791      	b.n	800d2d4 <_dtoa_r+0x5f4>
 800d3b0:	461d      	mov	r5, r3
 800d3b2:	e7ed      	b.n	800d390 <_dtoa_r+0x6b0>
 800d3b4:	2200      	movs	r2, #0
 800d3b6:	4b99      	ldr	r3, [pc, #612]	; (800d61c <_dtoa_r+0x93c>)
 800d3b8:	f7f3 f8fa 	bl	80005b0 <__aeabi_dmul>
 800d3bc:	2200      	movs	r2, #0
 800d3be:	2300      	movs	r3, #0
 800d3c0:	4606      	mov	r6, r0
 800d3c2:	460f      	mov	r7, r1
 800d3c4:	f7f3 fb5c 	bl	8000a80 <__aeabi_dcmpeq>
 800d3c8:	2800      	cmp	r0, #0
 800d3ca:	d09e      	beq.n	800d30a <_dtoa_r+0x62a>
 800d3cc:	e7cf      	b.n	800d36e <_dtoa_r+0x68e>
 800d3ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d3d0:	2a00      	cmp	r2, #0
 800d3d2:	f000 8088 	beq.w	800d4e6 <_dtoa_r+0x806>
 800d3d6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d3d8:	2a01      	cmp	r2, #1
 800d3da:	dc6d      	bgt.n	800d4b8 <_dtoa_r+0x7d8>
 800d3dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d3de:	2a00      	cmp	r2, #0
 800d3e0:	d066      	beq.n	800d4b0 <_dtoa_r+0x7d0>
 800d3e2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d3e6:	464d      	mov	r5, r9
 800d3e8:	9e08      	ldr	r6, [sp, #32]
 800d3ea:	9a07      	ldr	r2, [sp, #28]
 800d3ec:	2101      	movs	r1, #1
 800d3ee:	441a      	add	r2, r3
 800d3f0:	4620      	mov	r0, r4
 800d3f2:	4499      	add	r9, r3
 800d3f4:	9207      	str	r2, [sp, #28]
 800d3f6:	f000 fb1f 	bl	800da38 <__i2b>
 800d3fa:	4607      	mov	r7, r0
 800d3fc:	2d00      	cmp	r5, #0
 800d3fe:	dd0b      	ble.n	800d418 <_dtoa_r+0x738>
 800d400:	9b07      	ldr	r3, [sp, #28]
 800d402:	2b00      	cmp	r3, #0
 800d404:	dd08      	ble.n	800d418 <_dtoa_r+0x738>
 800d406:	42ab      	cmp	r3, r5
 800d408:	bfa8      	it	ge
 800d40a:	462b      	movge	r3, r5
 800d40c:	9a07      	ldr	r2, [sp, #28]
 800d40e:	eba9 0903 	sub.w	r9, r9, r3
 800d412:	1aed      	subs	r5, r5, r3
 800d414:	1ad3      	subs	r3, r2, r3
 800d416:	9307      	str	r3, [sp, #28]
 800d418:	9b08      	ldr	r3, [sp, #32]
 800d41a:	b1eb      	cbz	r3, 800d458 <_dtoa_r+0x778>
 800d41c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d065      	beq.n	800d4ee <_dtoa_r+0x80e>
 800d422:	b18e      	cbz	r6, 800d448 <_dtoa_r+0x768>
 800d424:	4639      	mov	r1, r7
 800d426:	4632      	mov	r2, r6
 800d428:	4620      	mov	r0, r4
 800d42a:	f000 fba3 	bl	800db74 <__pow5mult>
 800d42e:	465a      	mov	r2, fp
 800d430:	4601      	mov	r1, r0
 800d432:	4607      	mov	r7, r0
 800d434:	4620      	mov	r0, r4
 800d436:	f000 fb08 	bl	800da4a <__multiply>
 800d43a:	4659      	mov	r1, fp
 800d43c:	900a      	str	r0, [sp, #40]	; 0x28
 800d43e:	4620      	mov	r0, r4
 800d440:	f000 fa5a 	bl	800d8f8 <_Bfree>
 800d444:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d446:	469b      	mov	fp, r3
 800d448:	9b08      	ldr	r3, [sp, #32]
 800d44a:	1b9a      	subs	r2, r3, r6
 800d44c:	d004      	beq.n	800d458 <_dtoa_r+0x778>
 800d44e:	4659      	mov	r1, fp
 800d450:	4620      	mov	r0, r4
 800d452:	f000 fb8f 	bl	800db74 <__pow5mult>
 800d456:	4683      	mov	fp, r0
 800d458:	2101      	movs	r1, #1
 800d45a:	4620      	mov	r0, r4
 800d45c:	f000 faec 	bl	800da38 <__i2b>
 800d460:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d462:	4606      	mov	r6, r0
 800d464:	2b00      	cmp	r3, #0
 800d466:	f000 81c6 	beq.w	800d7f6 <_dtoa_r+0xb16>
 800d46a:	461a      	mov	r2, r3
 800d46c:	4601      	mov	r1, r0
 800d46e:	4620      	mov	r0, r4
 800d470:	f000 fb80 	bl	800db74 <__pow5mult>
 800d474:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d476:	4606      	mov	r6, r0
 800d478:	2b01      	cmp	r3, #1
 800d47a:	dc3e      	bgt.n	800d4fa <_dtoa_r+0x81a>
 800d47c:	9b02      	ldr	r3, [sp, #8]
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d137      	bne.n	800d4f2 <_dtoa_r+0x812>
 800d482:	9b03      	ldr	r3, [sp, #12]
 800d484:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d134      	bne.n	800d4f6 <_dtoa_r+0x816>
 800d48c:	9b03      	ldr	r3, [sp, #12]
 800d48e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d492:	0d1b      	lsrs	r3, r3, #20
 800d494:	051b      	lsls	r3, r3, #20
 800d496:	b12b      	cbz	r3, 800d4a4 <_dtoa_r+0x7c4>
 800d498:	9b07      	ldr	r3, [sp, #28]
 800d49a:	f109 0901 	add.w	r9, r9, #1
 800d49e:	3301      	adds	r3, #1
 800d4a0:	9307      	str	r3, [sp, #28]
 800d4a2:	2301      	movs	r3, #1
 800d4a4:	9308      	str	r3, [sp, #32]
 800d4a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d128      	bne.n	800d4fe <_dtoa_r+0x81e>
 800d4ac:	2001      	movs	r0, #1
 800d4ae:	e02e      	b.n	800d50e <_dtoa_r+0x82e>
 800d4b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d4b2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d4b6:	e796      	b.n	800d3e6 <_dtoa_r+0x706>
 800d4b8:	9b08      	ldr	r3, [sp, #32]
 800d4ba:	f108 36ff 	add.w	r6, r8, #4294967295
 800d4be:	42b3      	cmp	r3, r6
 800d4c0:	bfb7      	itett	lt
 800d4c2:	9b08      	ldrlt	r3, [sp, #32]
 800d4c4:	1b9e      	subge	r6, r3, r6
 800d4c6:	1af2      	sublt	r2, r6, r3
 800d4c8:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800d4ca:	bfbf      	itttt	lt
 800d4cc:	9608      	strlt	r6, [sp, #32]
 800d4ce:	189b      	addlt	r3, r3, r2
 800d4d0:	930c      	strlt	r3, [sp, #48]	; 0x30
 800d4d2:	2600      	movlt	r6, #0
 800d4d4:	f1b8 0f00 	cmp.w	r8, #0
 800d4d8:	bfb9      	ittee	lt
 800d4da:	eba9 0508 	sublt.w	r5, r9, r8
 800d4de:	2300      	movlt	r3, #0
 800d4e0:	464d      	movge	r5, r9
 800d4e2:	4643      	movge	r3, r8
 800d4e4:	e781      	b.n	800d3ea <_dtoa_r+0x70a>
 800d4e6:	9e08      	ldr	r6, [sp, #32]
 800d4e8:	464d      	mov	r5, r9
 800d4ea:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800d4ec:	e786      	b.n	800d3fc <_dtoa_r+0x71c>
 800d4ee:	9a08      	ldr	r2, [sp, #32]
 800d4f0:	e7ad      	b.n	800d44e <_dtoa_r+0x76e>
 800d4f2:	2300      	movs	r3, #0
 800d4f4:	e7d6      	b.n	800d4a4 <_dtoa_r+0x7c4>
 800d4f6:	9b02      	ldr	r3, [sp, #8]
 800d4f8:	e7d4      	b.n	800d4a4 <_dtoa_r+0x7c4>
 800d4fa:	2300      	movs	r3, #0
 800d4fc:	9308      	str	r3, [sp, #32]
 800d4fe:	6933      	ldr	r3, [r6, #16]
 800d500:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d504:	6918      	ldr	r0, [r3, #16]
 800d506:	f000 fa49 	bl	800d99c <__hi0bits>
 800d50a:	f1c0 0020 	rsb	r0, r0, #32
 800d50e:	9b07      	ldr	r3, [sp, #28]
 800d510:	4418      	add	r0, r3
 800d512:	f010 001f 	ands.w	r0, r0, #31
 800d516:	d047      	beq.n	800d5a8 <_dtoa_r+0x8c8>
 800d518:	f1c0 0320 	rsb	r3, r0, #32
 800d51c:	2b04      	cmp	r3, #4
 800d51e:	dd3b      	ble.n	800d598 <_dtoa_r+0x8b8>
 800d520:	9b07      	ldr	r3, [sp, #28]
 800d522:	f1c0 001c 	rsb	r0, r0, #28
 800d526:	4481      	add	r9, r0
 800d528:	4405      	add	r5, r0
 800d52a:	4403      	add	r3, r0
 800d52c:	9307      	str	r3, [sp, #28]
 800d52e:	f1b9 0f00 	cmp.w	r9, #0
 800d532:	dd05      	ble.n	800d540 <_dtoa_r+0x860>
 800d534:	4659      	mov	r1, fp
 800d536:	464a      	mov	r2, r9
 800d538:	4620      	mov	r0, r4
 800d53a:	f000 fb69 	bl	800dc10 <__lshift>
 800d53e:	4683      	mov	fp, r0
 800d540:	9b07      	ldr	r3, [sp, #28]
 800d542:	2b00      	cmp	r3, #0
 800d544:	dd05      	ble.n	800d552 <_dtoa_r+0x872>
 800d546:	4631      	mov	r1, r6
 800d548:	461a      	mov	r2, r3
 800d54a:	4620      	mov	r0, r4
 800d54c:	f000 fb60 	bl	800dc10 <__lshift>
 800d550:	4606      	mov	r6, r0
 800d552:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d554:	b353      	cbz	r3, 800d5ac <_dtoa_r+0x8cc>
 800d556:	4631      	mov	r1, r6
 800d558:	4658      	mov	r0, fp
 800d55a:	f000 fbad 	bl	800dcb8 <__mcmp>
 800d55e:	2800      	cmp	r0, #0
 800d560:	da24      	bge.n	800d5ac <_dtoa_r+0x8cc>
 800d562:	2300      	movs	r3, #0
 800d564:	4659      	mov	r1, fp
 800d566:	220a      	movs	r2, #10
 800d568:	4620      	mov	r0, r4
 800d56a:	f000 f9dc 	bl	800d926 <__multadd>
 800d56e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d570:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d574:	4683      	mov	fp, r0
 800d576:	2b00      	cmp	r3, #0
 800d578:	f000 8144 	beq.w	800d804 <_dtoa_r+0xb24>
 800d57c:	2300      	movs	r3, #0
 800d57e:	4639      	mov	r1, r7
 800d580:	220a      	movs	r2, #10
 800d582:	4620      	mov	r0, r4
 800d584:	f000 f9cf 	bl	800d926 <__multadd>
 800d588:	9b04      	ldr	r3, [sp, #16]
 800d58a:	4607      	mov	r7, r0
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	dc4d      	bgt.n	800d62c <_dtoa_r+0x94c>
 800d590:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d592:	2b02      	cmp	r3, #2
 800d594:	dd4a      	ble.n	800d62c <_dtoa_r+0x94c>
 800d596:	e011      	b.n	800d5bc <_dtoa_r+0x8dc>
 800d598:	d0c9      	beq.n	800d52e <_dtoa_r+0x84e>
 800d59a:	9a07      	ldr	r2, [sp, #28]
 800d59c:	331c      	adds	r3, #28
 800d59e:	441a      	add	r2, r3
 800d5a0:	4499      	add	r9, r3
 800d5a2:	441d      	add	r5, r3
 800d5a4:	4613      	mov	r3, r2
 800d5a6:	e7c1      	b.n	800d52c <_dtoa_r+0x84c>
 800d5a8:	4603      	mov	r3, r0
 800d5aa:	e7f6      	b.n	800d59a <_dtoa_r+0x8ba>
 800d5ac:	f1b8 0f00 	cmp.w	r8, #0
 800d5b0:	dc36      	bgt.n	800d620 <_dtoa_r+0x940>
 800d5b2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d5b4:	2b02      	cmp	r3, #2
 800d5b6:	dd33      	ble.n	800d620 <_dtoa_r+0x940>
 800d5b8:	f8cd 8010 	str.w	r8, [sp, #16]
 800d5bc:	9b04      	ldr	r3, [sp, #16]
 800d5be:	b963      	cbnz	r3, 800d5da <_dtoa_r+0x8fa>
 800d5c0:	4631      	mov	r1, r6
 800d5c2:	2205      	movs	r2, #5
 800d5c4:	4620      	mov	r0, r4
 800d5c6:	f000 f9ae 	bl	800d926 <__multadd>
 800d5ca:	4601      	mov	r1, r0
 800d5cc:	4606      	mov	r6, r0
 800d5ce:	4658      	mov	r0, fp
 800d5d0:	f000 fb72 	bl	800dcb8 <__mcmp>
 800d5d4:	2800      	cmp	r0, #0
 800d5d6:	f73f add3 	bgt.w	800d180 <_dtoa_r+0x4a0>
 800d5da:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d5dc:	9d06      	ldr	r5, [sp, #24]
 800d5de:	ea6f 0a03 	mvn.w	sl, r3
 800d5e2:	f04f 0900 	mov.w	r9, #0
 800d5e6:	4631      	mov	r1, r6
 800d5e8:	4620      	mov	r0, r4
 800d5ea:	f000 f985 	bl	800d8f8 <_Bfree>
 800d5ee:	2f00      	cmp	r7, #0
 800d5f0:	f43f aebd 	beq.w	800d36e <_dtoa_r+0x68e>
 800d5f4:	f1b9 0f00 	cmp.w	r9, #0
 800d5f8:	d005      	beq.n	800d606 <_dtoa_r+0x926>
 800d5fa:	45b9      	cmp	r9, r7
 800d5fc:	d003      	beq.n	800d606 <_dtoa_r+0x926>
 800d5fe:	4649      	mov	r1, r9
 800d600:	4620      	mov	r0, r4
 800d602:	f000 f979 	bl	800d8f8 <_Bfree>
 800d606:	4639      	mov	r1, r7
 800d608:	4620      	mov	r0, r4
 800d60a:	f000 f975 	bl	800d8f8 <_Bfree>
 800d60e:	e6ae      	b.n	800d36e <_dtoa_r+0x68e>
 800d610:	2600      	movs	r6, #0
 800d612:	4637      	mov	r7, r6
 800d614:	e7e1      	b.n	800d5da <_dtoa_r+0x8fa>
 800d616:	46ba      	mov	sl, r7
 800d618:	4637      	mov	r7, r6
 800d61a:	e5b1      	b.n	800d180 <_dtoa_r+0x4a0>
 800d61c:	40240000 	.word	0x40240000
 800d620:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d622:	f8cd 8010 	str.w	r8, [sp, #16]
 800d626:	2b00      	cmp	r3, #0
 800d628:	f000 80f3 	beq.w	800d812 <_dtoa_r+0xb32>
 800d62c:	2d00      	cmp	r5, #0
 800d62e:	dd05      	ble.n	800d63c <_dtoa_r+0x95c>
 800d630:	4639      	mov	r1, r7
 800d632:	462a      	mov	r2, r5
 800d634:	4620      	mov	r0, r4
 800d636:	f000 faeb 	bl	800dc10 <__lshift>
 800d63a:	4607      	mov	r7, r0
 800d63c:	9b08      	ldr	r3, [sp, #32]
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d04c      	beq.n	800d6dc <_dtoa_r+0x9fc>
 800d642:	6879      	ldr	r1, [r7, #4]
 800d644:	4620      	mov	r0, r4
 800d646:	f000 f923 	bl	800d890 <_Balloc>
 800d64a:	4605      	mov	r5, r0
 800d64c:	693a      	ldr	r2, [r7, #16]
 800d64e:	f107 010c 	add.w	r1, r7, #12
 800d652:	3202      	adds	r2, #2
 800d654:	0092      	lsls	r2, r2, #2
 800d656:	300c      	adds	r0, #12
 800d658:	f7fe fe30 	bl	800c2bc <memcpy>
 800d65c:	2201      	movs	r2, #1
 800d65e:	4629      	mov	r1, r5
 800d660:	4620      	mov	r0, r4
 800d662:	f000 fad5 	bl	800dc10 <__lshift>
 800d666:	46b9      	mov	r9, r7
 800d668:	4607      	mov	r7, r0
 800d66a:	9b06      	ldr	r3, [sp, #24]
 800d66c:	9307      	str	r3, [sp, #28]
 800d66e:	9b02      	ldr	r3, [sp, #8]
 800d670:	f003 0301 	and.w	r3, r3, #1
 800d674:	9308      	str	r3, [sp, #32]
 800d676:	4631      	mov	r1, r6
 800d678:	4658      	mov	r0, fp
 800d67a:	f7ff faa1 	bl	800cbc0 <quorem>
 800d67e:	4649      	mov	r1, r9
 800d680:	4605      	mov	r5, r0
 800d682:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d686:	4658      	mov	r0, fp
 800d688:	f000 fb16 	bl	800dcb8 <__mcmp>
 800d68c:	463a      	mov	r2, r7
 800d68e:	9002      	str	r0, [sp, #8]
 800d690:	4631      	mov	r1, r6
 800d692:	4620      	mov	r0, r4
 800d694:	f000 fb2a 	bl	800dcec <__mdiff>
 800d698:	68c3      	ldr	r3, [r0, #12]
 800d69a:	4602      	mov	r2, r0
 800d69c:	bb03      	cbnz	r3, 800d6e0 <_dtoa_r+0xa00>
 800d69e:	4601      	mov	r1, r0
 800d6a0:	9009      	str	r0, [sp, #36]	; 0x24
 800d6a2:	4658      	mov	r0, fp
 800d6a4:	f000 fb08 	bl	800dcb8 <__mcmp>
 800d6a8:	4603      	mov	r3, r0
 800d6aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d6ac:	4611      	mov	r1, r2
 800d6ae:	4620      	mov	r0, r4
 800d6b0:	9309      	str	r3, [sp, #36]	; 0x24
 800d6b2:	f000 f921 	bl	800d8f8 <_Bfree>
 800d6b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d6b8:	b9a3      	cbnz	r3, 800d6e4 <_dtoa_r+0xa04>
 800d6ba:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d6bc:	b992      	cbnz	r2, 800d6e4 <_dtoa_r+0xa04>
 800d6be:	9a08      	ldr	r2, [sp, #32]
 800d6c0:	b982      	cbnz	r2, 800d6e4 <_dtoa_r+0xa04>
 800d6c2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d6c6:	d029      	beq.n	800d71c <_dtoa_r+0xa3c>
 800d6c8:	9b02      	ldr	r3, [sp, #8]
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	dd01      	ble.n	800d6d2 <_dtoa_r+0x9f2>
 800d6ce:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800d6d2:	9b07      	ldr	r3, [sp, #28]
 800d6d4:	1c5d      	adds	r5, r3, #1
 800d6d6:	f883 8000 	strb.w	r8, [r3]
 800d6da:	e784      	b.n	800d5e6 <_dtoa_r+0x906>
 800d6dc:	4638      	mov	r0, r7
 800d6de:	e7c2      	b.n	800d666 <_dtoa_r+0x986>
 800d6e0:	2301      	movs	r3, #1
 800d6e2:	e7e3      	b.n	800d6ac <_dtoa_r+0x9cc>
 800d6e4:	9a02      	ldr	r2, [sp, #8]
 800d6e6:	2a00      	cmp	r2, #0
 800d6e8:	db04      	blt.n	800d6f4 <_dtoa_r+0xa14>
 800d6ea:	d123      	bne.n	800d734 <_dtoa_r+0xa54>
 800d6ec:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d6ee:	bb0a      	cbnz	r2, 800d734 <_dtoa_r+0xa54>
 800d6f0:	9a08      	ldr	r2, [sp, #32]
 800d6f2:	b9fa      	cbnz	r2, 800d734 <_dtoa_r+0xa54>
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	ddec      	ble.n	800d6d2 <_dtoa_r+0x9f2>
 800d6f8:	4659      	mov	r1, fp
 800d6fa:	2201      	movs	r2, #1
 800d6fc:	4620      	mov	r0, r4
 800d6fe:	f000 fa87 	bl	800dc10 <__lshift>
 800d702:	4631      	mov	r1, r6
 800d704:	4683      	mov	fp, r0
 800d706:	f000 fad7 	bl	800dcb8 <__mcmp>
 800d70a:	2800      	cmp	r0, #0
 800d70c:	dc03      	bgt.n	800d716 <_dtoa_r+0xa36>
 800d70e:	d1e0      	bne.n	800d6d2 <_dtoa_r+0x9f2>
 800d710:	f018 0f01 	tst.w	r8, #1
 800d714:	d0dd      	beq.n	800d6d2 <_dtoa_r+0x9f2>
 800d716:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d71a:	d1d8      	bne.n	800d6ce <_dtoa_r+0x9ee>
 800d71c:	9b07      	ldr	r3, [sp, #28]
 800d71e:	9a07      	ldr	r2, [sp, #28]
 800d720:	1c5d      	adds	r5, r3, #1
 800d722:	2339      	movs	r3, #57	; 0x39
 800d724:	7013      	strb	r3, [r2, #0]
 800d726:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d72a:	1e6a      	subs	r2, r5, #1
 800d72c:	2b39      	cmp	r3, #57	; 0x39
 800d72e:	d04d      	beq.n	800d7cc <_dtoa_r+0xaec>
 800d730:	3301      	adds	r3, #1
 800d732:	e052      	b.n	800d7da <_dtoa_r+0xafa>
 800d734:	9a07      	ldr	r2, [sp, #28]
 800d736:	2b00      	cmp	r3, #0
 800d738:	f102 0501 	add.w	r5, r2, #1
 800d73c:	dd06      	ble.n	800d74c <_dtoa_r+0xa6c>
 800d73e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d742:	d0eb      	beq.n	800d71c <_dtoa_r+0xa3c>
 800d744:	f108 0801 	add.w	r8, r8, #1
 800d748:	9b07      	ldr	r3, [sp, #28]
 800d74a:	e7c4      	b.n	800d6d6 <_dtoa_r+0x9f6>
 800d74c:	9b06      	ldr	r3, [sp, #24]
 800d74e:	9a04      	ldr	r2, [sp, #16]
 800d750:	1aeb      	subs	r3, r5, r3
 800d752:	4293      	cmp	r3, r2
 800d754:	f805 8c01 	strb.w	r8, [r5, #-1]
 800d758:	d021      	beq.n	800d79e <_dtoa_r+0xabe>
 800d75a:	4659      	mov	r1, fp
 800d75c:	2300      	movs	r3, #0
 800d75e:	220a      	movs	r2, #10
 800d760:	4620      	mov	r0, r4
 800d762:	f000 f8e0 	bl	800d926 <__multadd>
 800d766:	45b9      	cmp	r9, r7
 800d768:	4683      	mov	fp, r0
 800d76a:	f04f 0300 	mov.w	r3, #0
 800d76e:	f04f 020a 	mov.w	r2, #10
 800d772:	4649      	mov	r1, r9
 800d774:	4620      	mov	r0, r4
 800d776:	d105      	bne.n	800d784 <_dtoa_r+0xaa4>
 800d778:	f000 f8d5 	bl	800d926 <__multadd>
 800d77c:	4681      	mov	r9, r0
 800d77e:	4607      	mov	r7, r0
 800d780:	9507      	str	r5, [sp, #28]
 800d782:	e778      	b.n	800d676 <_dtoa_r+0x996>
 800d784:	f000 f8cf 	bl	800d926 <__multadd>
 800d788:	4639      	mov	r1, r7
 800d78a:	4681      	mov	r9, r0
 800d78c:	2300      	movs	r3, #0
 800d78e:	220a      	movs	r2, #10
 800d790:	4620      	mov	r0, r4
 800d792:	f000 f8c8 	bl	800d926 <__multadd>
 800d796:	4607      	mov	r7, r0
 800d798:	e7f2      	b.n	800d780 <_dtoa_r+0xaa0>
 800d79a:	f04f 0900 	mov.w	r9, #0
 800d79e:	4659      	mov	r1, fp
 800d7a0:	2201      	movs	r2, #1
 800d7a2:	4620      	mov	r0, r4
 800d7a4:	f000 fa34 	bl	800dc10 <__lshift>
 800d7a8:	4631      	mov	r1, r6
 800d7aa:	4683      	mov	fp, r0
 800d7ac:	f000 fa84 	bl	800dcb8 <__mcmp>
 800d7b0:	2800      	cmp	r0, #0
 800d7b2:	dcb8      	bgt.n	800d726 <_dtoa_r+0xa46>
 800d7b4:	d102      	bne.n	800d7bc <_dtoa_r+0xadc>
 800d7b6:	f018 0f01 	tst.w	r8, #1
 800d7ba:	d1b4      	bne.n	800d726 <_dtoa_r+0xa46>
 800d7bc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d7c0:	1e6a      	subs	r2, r5, #1
 800d7c2:	2b30      	cmp	r3, #48	; 0x30
 800d7c4:	f47f af0f 	bne.w	800d5e6 <_dtoa_r+0x906>
 800d7c8:	4615      	mov	r5, r2
 800d7ca:	e7f7      	b.n	800d7bc <_dtoa_r+0xadc>
 800d7cc:	9b06      	ldr	r3, [sp, #24]
 800d7ce:	4293      	cmp	r3, r2
 800d7d0:	d105      	bne.n	800d7de <_dtoa_r+0xafe>
 800d7d2:	2331      	movs	r3, #49	; 0x31
 800d7d4:	9a06      	ldr	r2, [sp, #24]
 800d7d6:	f10a 0a01 	add.w	sl, sl, #1
 800d7da:	7013      	strb	r3, [r2, #0]
 800d7dc:	e703      	b.n	800d5e6 <_dtoa_r+0x906>
 800d7de:	4615      	mov	r5, r2
 800d7e0:	e7a1      	b.n	800d726 <_dtoa_r+0xa46>
 800d7e2:	4b17      	ldr	r3, [pc, #92]	; (800d840 <_dtoa_r+0xb60>)
 800d7e4:	f7ff bae1 	b.w	800cdaa <_dtoa_r+0xca>
 800d7e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	f47f aabb 	bne.w	800cd66 <_dtoa_r+0x86>
 800d7f0:	4b14      	ldr	r3, [pc, #80]	; (800d844 <_dtoa_r+0xb64>)
 800d7f2:	f7ff bada 	b.w	800cdaa <_dtoa_r+0xca>
 800d7f6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d7f8:	2b01      	cmp	r3, #1
 800d7fa:	f77f ae3f 	ble.w	800d47c <_dtoa_r+0x79c>
 800d7fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d800:	9308      	str	r3, [sp, #32]
 800d802:	e653      	b.n	800d4ac <_dtoa_r+0x7cc>
 800d804:	9b04      	ldr	r3, [sp, #16]
 800d806:	2b00      	cmp	r3, #0
 800d808:	dc03      	bgt.n	800d812 <_dtoa_r+0xb32>
 800d80a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d80c:	2b02      	cmp	r3, #2
 800d80e:	f73f aed5 	bgt.w	800d5bc <_dtoa_r+0x8dc>
 800d812:	9d06      	ldr	r5, [sp, #24]
 800d814:	4631      	mov	r1, r6
 800d816:	4658      	mov	r0, fp
 800d818:	f7ff f9d2 	bl	800cbc0 <quorem>
 800d81c:	9b06      	ldr	r3, [sp, #24]
 800d81e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d822:	f805 8b01 	strb.w	r8, [r5], #1
 800d826:	9a04      	ldr	r2, [sp, #16]
 800d828:	1aeb      	subs	r3, r5, r3
 800d82a:	429a      	cmp	r2, r3
 800d82c:	ddb5      	ble.n	800d79a <_dtoa_r+0xaba>
 800d82e:	4659      	mov	r1, fp
 800d830:	2300      	movs	r3, #0
 800d832:	220a      	movs	r2, #10
 800d834:	4620      	mov	r0, r4
 800d836:	f000 f876 	bl	800d926 <__multadd>
 800d83a:	4683      	mov	fp, r0
 800d83c:	e7ea      	b.n	800d814 <_dtoa_r+0xb34>
 800d83e:	bf00      	nop
 800d840:	0800f720 	.word	0x0800f720
 800d844:	0800f744 	.word	0x0800f744

0800d848 <_localeconv_r>:
 800d848:	4b04      	ldr	r3, [pc, #16]	; (800d85c <_localeconv_r+0x14>)
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	6a18      	ldr	r0, [r3, #32]
 800d84e:	4b04      	ldr	r3, [pc, #16]	; (800d860 <_localeconv_r+0x18>)
 800d850:	2800      	cmp	r0, #0
 800d852:	bf08      	it	eq
 800d854:	4618      	moveq	r0, r3
 800d856:	30f0      	adds	r0, #240	; 0xf0
 800d858:	4770      	bx	lr
 800d85a:	bf00      	nop
 800d85c:	20000188 	.word	0x20000188
 800d860:	200001ec 	.word	0x200001ec

0800d864 <malloc>:
 800d864:	4b02      	ldr	r3, [pc, #8]	; (800d870 <malloc+0xc>)
 800d866:	4601      	mov	r1, r0
 800d868:	6818      	ldr	r0, [r3, #0]
 800d86a:	f000 bb47 	b.w	800defc <_malloc_r>
 800d86e:	bf00      	nop
 800d870:	20000188 	.word	0x20000188

0800d874 <memchr>:
 800d874:	b510      	push	{r4, lr}
 800d876:	b2c9      	uxtb	r1, r1
 800d878:	4402      	add	r2, r0
 800d87a:	4290      	cmp	r0, r2
 800d87c:	4603      	mov	r3, r0
 800d87e:	d101      	bne.n	800d884 <memchr+0x10>
 800d880:	2300      	movs	r3, #0
 800d882:	e003      	b.n	800d88c <memchr+0x18>
 800d884:	781c      	ldrb	r4, [r3, #0]
 800d886:	3001      	adds	r0, #1
 800d888:	428c      	cmp	r4, r1
 800d88a:	d1f6      	bne.n	800d87a <memchr+0x6>
 800d88c:	4618      	mov	r0, r3
 800d88e:	bd10      	pop	{r4, pc}

0800d890 <_Balloc>:
 800d890:	b570      	push	{r4, r5, r6, lr}
 800d892:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d894:	4604      	mov	r4, r0
 800d896:	460e      	mov	r6, r1
 800d898:	b93d      	cbnz	r5, 800d8aa <_Balloc+0x1a>
 800d89a:	2010      	movs	r0, #16
 800d89c:	f7ff ffe2 	bl	800d864 <malloc>
 800d8a0:	6260      	str	r0, [r4, #36]	; 0x24
 800d8a2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d8a6:	6005      	str	r5, [r0, #0]
 800d8a8:	60c5      	str	r5, [r0, #12]
 800d8aa:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d8ac:	68eb      	ldr	r3, [r5, #12]
 800d8ae:	b183      	cbz	r3, 800d8d2 <_Balloc+0x42>
 800d8b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d8b2:	68db      	ldr	r3, [r3, #12]
 800d8b4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d8b8:	b9b8      	cbnz	r0, 800d8ea <_Balloc+0x5a>
 800d8ba:	2101      	movs	r1, #1
 800d8bc:	fa01 f506 	lsl.w	r5, r1, r6
 800d8c0:	1d6a      	adds	r2, r5, #5
 800d8c2:	0092      	lsls	r2, r2, #2
 800d8c4:	4620      	mov	r0, r4
 800d8c6:	f000 fabe 	bl	800de46 <_calloc_r>
 800d8ca:	b160      	cbz	r0, 800d8e6 <_Balloc+0x56>
 800d8cc:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800d8d0:	e00e      	b.n	800d8f0 <_Balloc+0x60>
 800d8d2:	2221      	movs	r2, #33	; 0x21
 800d8d4:	2104      	movs	r1, #4
 800d8d6:	4620      	mov	r0, r4
 800d8d8:	f000 fab5 	bl	800de46 <_calloc_r>
 800d8dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d8de:	60e8      	str	r0, [r5, #12]
 800d8e0:	68db      	ldr	r3, [r3, #12]
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d1e4      	bne.n	800d8b0 <_Balloc+0x20>
 800d8e6:	2000      	movs	r0, #0
 800d8e8:	bd70      	pop	{r4, r5, r6, pc}
 800d8ea:	6802      	ldr	r2, [r0, #0]
 800d8ec:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800d8f0:	2300      	movs	r3, #0
 800d8f2:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d8f6:	e7f7      	b.n	800d8e8 <_Balloc+0x58>

0800d8f8 <_Bfree>:
 800d8f8:	b570      	push	{r4, r5, r6, lr}
 800d8fa:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d8fc:	4606      	mov	r6, r0
 800d8fe:	460d      	mov	r5, r1
 800d900:	b93c      	cbnz	r4, 800d912 <_Bfree+0x1a>
 800d902:	2010      	movs	r0, #16
 800d904:	f7ff ffae 	bl	800d864 <malloc>
 800d908:	6270      	str	r0, [r6, #36]	; 0x24
 800d90a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d90e:	6004      	str	r4, [r0, #0]
 800d910:	60c4      	str	r4, [r0, #12]
 800d912:	b13d      	cbz	r5, 800d924 <_Bfree+0x2c>
 800d914:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d916:	686a      	ldr	r2, [r5, #4]
 800d918:	68db      	ldr	r3, [r3, #12]
 800d91a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d91e:	6029      	str	r1, [r5, #0]
 800d920:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800d924:	bd70      	pop	{r4, r5, r6, pc}

0800d926 <__multadd>:
 800d926:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d92a:	461f      	mov	r7, r3
 800d92c:	4606      	mov	r6, r0
 800d92e:	460c      	mov	r4, r1
 800d930:	2300      	movs	r3, #0
 800d932:	690d      	ldr	r5, [r1, #16]
 800d934:	f101 0c14 	add.w	ip, r1, #20
 800d938:	f8dc 0000 	ldr.w	r0, [ip]
 800d93c:	3301      	adds	r3, #1
 800d93e:	b281      	uxth	r1, r0
 800d940:	fb02 7101 	mla	r1, r2, r1, r7
 800d944:	0c00      	lsrs	r0, r0, #16
 800d946:	0c0f      	lsrs	r7, r1, #16
 800d948:	fb02 7000 	mla	r0, r2, r0, r7
 800d94c:	b289      	uxth	r1, r1
 800d94e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800d952:	429d      	cmp	r5, r3
 800d954:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800d958:	f84c 1b04 	str.w	r1, [ip], #4
 800d95c:	dcec      	bgt.n	800d938 <__multadd+0x12>
 800d95e:	b1d7      	cbz	r7, 800d996 <__multadd+0x70>
 800d960:	68a3      	ldr	r3, [r4, #8]
 800d962:	42ab      	cmp	r3, r5
 800d964:	dc12      	bgt.n	800d98c <__multadd+0x66>
 800d966:	6861      	ldr	r1, [r4, #4]
 800d968:	4630      	mov	r0, r6
 800d96a:	3101      	adds	r1, #1
 800d96c:	f7ff ff90 	bl	800d890 <_Balloc>
 800d970:	4680      	mov	r8, r0
 800d972:	6922      	ldr	r2, [r4, #16]
 800d974:	f104 010c 	add.w	r1, r4, #12
 800d978:	3202      	adds	r2, #2
 800d97a:	0092      	lsls	r2, r2, #2
 800d97c:	300c      	adds	r0, #12
 800d97e:	f7fe fc9d 	bl	800c2bc <memcpy>
 800d982:	4621      	mov	r1, r4
 800d984:	4630      	mov	r0, r6
 800d986:	f7ff ffb7 	bl	800d8f8 <_Bfree>
 800d98a:	4644      	mov	r4, r8
 800d98c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d990:	3501      	adds	r5, #1
 800d992:	615f      	str	r7, [r3, #20]
 800d994:	6125      	str	r5, [r4, #16]
 800d996:	4620      	mov	r0, r4
 800d998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800d99c <__hi0bits>:
 800d99c:	0c02      	lsrs	r2, r0, #16
 800d99e:	0412      	lsls	r2, r2, #16
 800d9a0:	4603      	mov	r3, r0
 800d9a2:	b9b2      	cbnz	r2, 800d9d2 <__hi0bits+0x36>
 800d9a4:	0403      	lsls	r3, r0, #16
 800d9a6:	2010      	movs	r0, #16
 800d9a8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d9ac:	bf04      	itt	eq
 800d9ae:	021b      	lsleq	r3, r3, #8
 800d9b0:	3008      	addeq	r0, #8
 800d9b2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d9b6:	bf04      	itt	eq
 800d9b8:	011b      	lsleq	r3, r3, #4
 800d9ba:	3004      	addeq	r0, #4
 800d9bc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d9c0:	bf04      	itt	eq
 800d9c2:	009b      	lsleq	r3, r3, #2
 800d9c4:	3002      	addeq	r0, #2
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	db06      	blt.n	800d9d8 <__hi0bits+0x3c>
 800d9ca:	005b      	lsls	r3, r3, #1
 800d9cc:	d503      	bpl.n	800d9d6 <__hi0bits+0x3a>
 800d9ce:	3001      	adds	r0, #1
 800d9d0:	4770      	bx	lr
 800d9d2:	2000      	movs	r0, #0
 800d9d4:	e7e8      	b.n	800d9a8 <__hi0bits+0xc>
 800d9d6:	2020      	movs	r0, #32
 800d9d8:	4770      	bx	lr

0800d9da <__lo0bits>:
 800d9da:	6803      	ldr	r3, [r0, #0]
 800d9dc:	4601      	mov	r1, r0
 800d9de:	f013 0207 	ands.w	r2, r3, #7
 800d9e2:	d00b      	beq.n	800d9fc <__lo0bits+0x22>
 800d9e4:	07da      	lsls	r2, r3, #31
 800d9e6:	d423      	bmi.n	800da30 <__lo0bits+0x56>
 800d9e8:	0798      	lsls	r0, r3, #30
 800d9ea:	bf49      	itett	mi
 800d9ec:	085b      	lsrmi	r3, r3, #1
 800d9ee:	089b      	lsrpl	r3, r3, #2
 800d9f0:	2001      	movmi	r0, #1
 800d9f2:	600b      	strmi	r3, [r1, #0]
 800d9f4:	bf5c      	itt	pl
 800d9f6:	600b      	strpl	r3, [r1, #0]
 800d9f8:	2002      	movpl	r0, #2
 800d9fa:	4770      	bx	lr
 800d9fc:	b298      	uxth	r0, r3
 800d9fe:	b9a8      	cbnz	r0, 800da2c <__lo0bits+0x52>
 800da00:	2010      	movs	r0, #16
 800da02:	0c1b      	lsrs	r3, r3, #16
 800da04:	f013 0fff 	tst.w	r3, #255	; 0xff
 800da08:	bf04      	itt	eq
 800da0a:	0a1b      	lsreq	r3, r3, #8
 800da0c:	3008      	addeq	r0, #8
 800da0e:	071a      	lsls	r2, r3, #28
 800da10:	bf04      	itt	eq
 800da12:	091b      	lsreq	r3, r3, #4
 800da14:	3004      	addeq	r0, #4
 800da16:	079a      	lsls	r2, r3, #30
 800da18:	bf04      	itt	eq
 800da1a:	089b      	lsreq	r3, r3, #2
 800da1c:	3002      	addeq	r0, #2
 800da1e:	07da      	lsls	r2, r3, #31
 800da20:	d402      	bmi.n	800da28 <__lo0bits+0x4e>
 800da22:	085b      	lsrs	r3, r3, #1
 800da24:	d006      	beq.n	800da34 <__lo0bits+0x5a>
 800da26:	3001      	adds	r0, #1
 800da28:	600b      	str	r3, [r1, #0]
 800da2a:	4770      	bx	lr
 800da2c:	4610      	mov	r0, r2
 800da2e:	e7e9      	b.n	800da04 <__lo0bits+0x2a>
 800da30:	2000      	movs	r0, #0
 800da32:	4770      	bx	lr
 800da34:	2020      	movs	r0, #32
 800da36:	4770      	bx	lr

0800da38 <__i2b>:
 800da38:	b510      	push	{r4, lr}
 800da3a:	460c      	mov	r4, r1
 800da3c:	2101      	movs	r1, #1
 800da3e:	f7ff ff27 	bl	800d890 <_Balloc>
 800da42:	2201      	movs	r2, #1
 800da44:	6144      	str	r4, [r0, #20]
 800da46:	6102      	str	r2, [r0, #16]
 800da48:	bd10      	pop	{r4, pc}

0800da4a <__multiply>:
 800da4a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da4e:	4614      	mov	r4, r2
 800da50:	690a      	ldr	r2, [r1, #16]
 800da52:	6923      	ldr	r3, [r4, #16]
 800da54:	4688      	mov	r8, r1
 800da56:	429a      	cmp	r2, r3
 800da58:	bfbe      	ittt	lt
 800da5a:	460b      	movlt	r3, r1
 800da5c:	46a0      	movlt	r8, r4
 800da5e:	461c      	movlt	r4, r3
 800da60:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800da64:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800da68:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800da6c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800da70:	eb07 0609 	add.w	r6, r7, r9
 800da74:	42b3      	cmp	r3, r6
 800da76:	bfb8      	it	lt
 800da78:	3101      	addlt	r1, #1
 800da7a:	f7ff ff09 	bl	800d890 <_Balloc>
 800da7e:	f100 0514 	add.w	r5, r0, #20
 800da82:	462b      	mov	r3, r5
 800da84:	2200      	movs	r2, #0
 800da86:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800da8a:	4573      	cmp	r3, lr
 800da8c:	d316      	bcc.n	800dabc <__multiply+0x72>
 800da8e:	f104 0214 	add.w	r2, r4, #20
 800da92:	f108 0114 	add.w	r1, r8, #20
 800da96:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800da9a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800da9e:	9300      	str	r3, [sp, #0]
 800daa0:	9b00      	ldr	r3, [sp, #0]
 800daa2:	9201      	str	r2, [sp, #4]
 800daa4:	4293      	cmp	r3, r2
 800daa6:	d80c      	bhi.n	800dac2 <__multiply+0x78>
 800daa8:	2e00      	cmp	r6, #0
 800daaa:	dd03      	ble.n	800dab4 <__multiply+0x6a>
 800daac:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d05d      	beq.n	800db70 <__multiply+0x126>
 800dab4:	6106      	str	r6, [r0, #16]
 800dab6:	b003      	add	sp, #12
 800dab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dabc:	f843 2b04 	str.w	r2, [r3], #4
 800dac0:	e7e3      	b.n	800da8a <__multiply+0x40>
 800dac2:	f8b2 b000 	ldrh.w	fp, [r2]
 800dac6:	f1bb 0f00 	cmp.w	fp, #0
 800daca:	d023      	beq.n	800db14 <__multiply+0xca>
 800dacc:	4689      	mov	r9, r1
 800dace:	46ac      	mov	ip, r5
 800dad0:	f04f 0800 	mov.w	r8, #0
 800dad4:	f859 4b04 	ldr.w	r4, [r9], #4
 800dad8:	f8dc a000 	ldr.w	sl, [ip]
 800dadc:	b2a3      	uxth	r3, r4
 800dade:	fa1f fa8a 	uxth.w	sl, sl
 800dae2:	fb0b a303 	mla	r3, fp, r3, sl
 800dae6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800daea:	f8dc 4000 	ldr.w	r4, [ip]
 800daee:	4443      	add	r3, r8
 800daf0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800daf4:	fb0b 840a 	mla	r4, fp, sl, r8
 800daf8:	46e2      	mov	sl, ip
 800dafa:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800dafe:	b29b      	uxth	r3, r3
 800db00:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800db04:	454f      	cmp	r7, r9
 800db06:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800db0a:	f84a 3b04 	str.w	r3, [sl], #4
 800db0e:	d82b      	bhi.n	800db68 <__multiply+0x11e>
 800db10:	f8cc 8004 	str.w	r8, [ip, #4]
 800db14:	9b01      	ldr	r3, [sp, #4]
 800db16:	3204      	adds	r2, #4
 800db18:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800db1c:	f1ba 0f00 	cmp.w	sl, #0
 800db20:	d020      	beq.n	800db64 <__multiply+0x11a>
 800db22:	4689      	mov	r9, r1
 800db24:	46a8      	mov	r8, r5
 800db26:	f04f 0b00 	mov.w	fp, #0
 800db2a:	682b      	ldr	r3, [r5, #0]
 800db2c:	f8b9 c000 	ldrh.w	ip, [r9]
 800db30:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800db34:	b29b      	uxth	r3, r3
 800db36:	fb0a 440c 	mla	r4, sl, ip, r4
 800db3a:	46c4      	mov	ip, r8
 800db3c:	445c      	add	r4, fp
 800db3e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800db42:	f84c 3b04 	str.w	r3, [ip], #4
 800db46:	f859 3b04 	ldr.w	r3, [r9], #4
 800db4a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800db4e:	0c1b      	lsrs	r3, r3, #16
 800db50:	fb0a b303 	mla	r3, sl, r3, fp
 800db54:	454f      	cmp	r7, r9
 800db56:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800db5a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800db5e:	d805      	bhi.n	800db6c <__multiply+0x122>
 800db60:	f8c8 3004 	str.w	r3, [r8, #4]
 800db64:	3504      	adds	r5, #4
 800db66:	e79b      	b.n	800daa0 <__multiply+0x56>
 800db68:	46d4      	mov	ip, sl
 800db6a:	e7b3      	b.n	800dad4 <__multiply+0x8a>
 800db6c:	46e0      	mov	r8, ip
 800db6e:	e7dd      	b.n	800db2c <__multiply+0xe2>
 800db70:	3e01      	subs	r6, #1
 800db72:	e799      	b.n	800daa8 <__multiply+0x5e>

0800db74 <__pow5mult>:
 800db74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db78:	4615      	mov	r5, r2
 800db7a:	f012 0203 	ands.w	r2, r2, #3
 800db7e:	4606      	mov	r6, r0
 800db80:	460f      	mov	r7, r1
 800db82:	d007      	beq.n	800db94 <__pow5mult+0x20>
 800db84:	4c21      	ldr	r4, [pc, #132]	; (800dc0c <__pow5mult+0x98>)
 800db86:	3a01      	subs	r2, #1
 800db88:	2300      	movs	r3, #0
 800db8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800db8e:	f7ff feca 	bl	800d926 <__multadd>
 800db92:	4607      	mov	r7, r0
 800db94:	10ad      	asrs	r5, r5, #2
 800db96:	d035      	beq.n	800dc04 <__pow5mult+0x90>
 800db98:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800db9a:	b93c      	cbnz	r4, 800dbac <__pow5mult+0x38>
 800db9c:	2010      	movs	r0, #16
 800db9e:	f7ff fe61 	bl	800d864 <malloc>
 800dba2:	6270      	str	r0, [r6, #36]	; 0x24
 800dba4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dba8:	6004      	str	r4, [r0, #0]
 800dbaa:	60c4      	str	r4, [r0, #12]
 800dbac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800dbb0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dbb4:	b94c      	cbnz	r4, 800dbca <__pow5mult+0x56>
 800dbb6:	f240 2171 	movw	r1, #625	; 0x271
 800dbba:	4630      	mov	r0, r6
 800dbbc:	f7ff ff3c 	bl	800da38 <__i2b>
 800dbc0:	2300      	movs	r3, #0
 800dbc2:	4604      	mov	r4, r0
 800dbc4:	f8c8 0008 	str.w	r0, [r8, #8]
 800dbc8:	6003      	str	r3, [r0, #0]
 800dbca:	f04f 0800 	mov.w	r8, #0
 800dbce:	07eb      	lsls	r3, r5, #31
 800dbd0:	d50a      	bpl.n	800dbe8 <__pow5mult+0x74>
 800dbd2:	4639      	mov	r1, r7
 800dbd4:	4622      	mov	r2, r4
 800dbd6:	4630      	mov	r0, r6
 800dbd8:	f7ff ff37 	bl	800da4a <__multiply>
 800dbdc:	4681      	mov	r9, r0
 800dbde:	4639      	mov	r1, r7
 800dbe0:	4630      	mov	r0, r6
 800dbe2:	f7ff fe89 	bl	800d8f8 <_Bfree>
 800dbe6:	464f      	mov	r7, r9
 800dbe8:	106d      	asrs	r5, r5, #1
 800dbea:	d00b      	beq.n	800dc04 <__pow5mult+0x90>
 800dbec:	6820      	ldr	r0, [r4, #0]
 800dbee:	b938      	cbnz	r0, 800dc00 <__pow5mult+0x8c>
 800dbf0:	4622      	mov	r2, r4
 800dbf2:	4621      	mov	r1, r4
 800dbf4:	4630      	mov	r0, r6
 800dbf6:	f7ff ff28 	bl	800da4a <__multiply>
 800dbfa:	6020      	str	r0, [r4, #0]
 800dbfc:	f8c0 8000 	str.w	r8, [r0]
 800dc00:	4604      	mov	r4, r0
 800dc02:	e7e4      	b.n	800dbce <__pow5mult+0x5a>
 800dc04:	4638      	mov	r0, r7
 800dc06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc0a:	bf00      	nop
 800dc0c:	0800f848 	.word	0x0800f848

0800dc10 <__lshift>:
 800dc10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc14:	460c      	mov	r4, r1
 800dc16:	4607      	mov	r7, r0
 800dc18:	4616      	mov	r6, r2
 800dc1a:	6923      	ldr	r3, [r4, #16]
 800dc1c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dc20:	eb0a 0903 	add.w	r9, sl, r3
 800dc24:	6849      	ldr	r1, [r1, #4]
 800dc26:	68a3      	ldr	r3, [r4, #8]
 800dc28:	f109 0501 	add.w	r5, r9, #1
 800dc2c:	42ab      	cmp	r3, r5
 800dc2e:	db32      	blt.n	800dc96 <__lshift+0x86>
 800dc30:	4638      	mov	r0, r7
 800dc32:	f7ff fe2d 	bl	800d890 <_Balloc>
 800dc36:	2300      	movs	r3, #0
 800dc38:	4680      	mov	r8, r0
 800dc3a:	461a      	mov	r2, r3
 800dc3c:	f100 0114 	add.w	r1, r0, #20
 800dc40:	4553      	cmp	r3, sl
 800dc42:	db2b      	blt.n	800dc9c <__lshift+0x8c>
 800dc44:	6920      	ldr	r0, [r4, #16]
 800dc46:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dc4a:	f104 0314 	add.w	r3, r4, #20
 800dc4e:	f016 021f 	ands.w	r2, r6, #31
 800dc52:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dc56:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dc5a:	d025      	beq.n	800dca8 <__lshift+0x98>
 800dc5c:	2000      	movs	r0, #0
 800dc5e:	f1c2 0e20 	rsb	lr, r2, #32
 800dc62:	468a      	mov	sl, r1
 800dc64:	681e      	ldr	r6, [r3, #0]
 800dc66:	4096      	lsls	r6, r2
 800dc68:	4330      	orrs	r0, r6
 800dc6a:	f84a 0b04 	str.w	r0, [sl], #4
 800dc6e:	f853 0b04 	ldr.w	r0, [r3], #4
 800dc72:	459c      	cmp	ip, r3
 800dc74:	fa20 f00e 	lsr.w	r0, r0, lr
 800dc78:	d814      	bhi.n	800dca4 <__lshift+0x94>
 800dc7a:	6048      	str	r0, [r1, #4]
 800dc7c:	b108      	cbz	r0, 800dc82 <__lshift+0x72>
 800dc7e:	f109 0502 	add.w	r5, r9, #2
 800dc82:	3d01      	subs	r5, #1
 800dc84:	4638      	mov	r0, r7
 800dc86:	f8c8 5010 	str.w	r5, [r8, #16]
 800dc8a:	4621      	mov	r1, r4
 800dc8c:	f7ff fe34 	bl	800d8f8 <_Bfree>
 800dc90:	4640      	mov	r0, r8
 800dc92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc96:	3101      	adds	r1, #1
 800dc98:	005b      	lsls	r3, r3, #1
 800dc9a:	e7c7      	b.n	800dc2c <__lshift+0x1c>
 800dc9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800dca0:	3301      	adds	r3, #1
 800dca2:	e7cd      	b.n	800dc40 <__lshift+0x30>
 800dca4:	4651      	mov	r1, sl
 800dca6:	e7dc      	b.n	800dc62 <__lshift+0x52>
 800dca8:	3904      	subs	r1, #4
 800dcaa:	f853 2b04 	ldr.w	r2, [r3], #4
 800dcae:	459c      	cmp	ip, r3
 800dcb0:	f841 2f04 	str.w	r2, [r1, #4]!
 800dcb4:	d8f9      	bhi.n	800dcaa <__lshift+0x9a>
 800dcb6:	e7e4      	b.n	800dc82 <__lshift+0x72>

0800dcb8 <__mcmp>:
 800dcb8:	6903      	ldr	r3, [r0, #16]
 800dcba:	690a      	ldr	r2, [r1, #16]
 800dcbc:	b530      	push	{r4, r5, lr}
 800dcbe:	1a9b      	subs	r3, r3, r2
 800dcc0:	d10c      	bne.n	800dcdc <__mcmp+0x24>
 800dcc2:	0092      	lsls	r2, r2, #2
 800dcc4:	3014      	adds	r0, #20
 800dcc6:	3114      	adds	r1, #20
 800dcc8:	1884      	adds	r4, r0, r2
 800dcca:	4411      	add	r1, r2
 800dccc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dcd0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dcd4:	4295      	cmp	r5, r2
 800dcd6:	d003      	beq.n	800dce0 <__mcmp+0x28>
 800dcd8:	d305      	bcc.n	800dce6 <__mcmp+0x2e>
 800dcda:	2301      	movs	r3, #1
 800dcdc:	4618      	mov	r0, r3
 800dcde:	bd30      	pop	{r4, r5, pc}
 800dce0:	42a0      	cmp	r0, r4
 800dce2:	d3f3      	bcc.n	800dccc <__mcmp+0x14>
 800dce4:	e7fa      	b.n	800dcdc <__mcmp+0x24>
 800dce6:	f04f 33ff 	mov.w	r3, #4294967295
 800dcea:	e7f7      	b.n	800dcdc <__mcmp+0x24>

0800dcec <__mdiff>:
 800dcec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dcf0:	460d      	mov	r5, r1
 800dcf2:	4607      	mov	r7, r0
 800dcf4:	4611      	mov	r1, r2
 800dcf6:	4628      	mov	r0, r5
 800dcf8:	4614      	mov	r4, r2
 800dcfa:	f7ff ffdd 	bl	800dcb8 <__mcmp>
 800dcfe:	1e06      	subs	r6, r0, #0
 800dd00:	d108      	bne.n	800dd14 <__mdiff+0x28>
 800dd02:	4631      	mov	r1, r6
 800dd04:	4638      	mov	r0, r7
 800dd06:	f7ff fdc3 	bl	800d890 <_Balloc>
 800dd0a:	2301      	movs	r3, #1
 800dd0c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800dd10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd14:	bfa4      	itt	ge
 800dd16:	4623      	movge	r3, r4
 800dd18:	462c      	movge	r4, r5
 800dd1a:	4638      	mov	r0, r7
 800dd1c:	6861      	ldr	r1, [r4, #4]
 800dd1e:	bfa6      	itte	ge
 800dd20:	461d      	movge	r5, r3
 800dd22:	2600      	movge	r6, #0
 800dd24:	2601      	movlt	r6, #1
 800dd26:	f7ff fdb3 	bl	800d890 <_Balloc>
 800dd2a:	f04f 0e00 	mov.w	lr, #0
 800dd2e:	60c6      	str	r6, [r0, #12]
 800dd30:	692b      	ldr	r3, [r5, #16]
 800dd32:	6926      	ldr	r6, [r4, #16]
 800dd34:	f104 0214 	add.w	r2, r4, #20
 800dd38:	f105 0914 	add.w	r9, r5, #20
 800dd3c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800dd40:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800dd44:	f100 0114 	add.w	r1, r0, #20
 800dd48:	f852 ab04 	ldr.w	sl, [r2], #4
 800dd4c:	f859 5b04 	ldr.w	r5, [r9], #4
 800dd50:	fa1f f38a 	uxth.w	r3, sl
 800dd54:	4473      	add	r3, lr
 800dd56:	b2ac      	uxth	r4, r5
 800dd58:	1b1b      	subs	r3, r3, r4
 800dd5a:	0c2c      	lsrs	r4, r5, #16
 800dd5c:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800dd60:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800dd64:	b29b      	uxth	r3, r3
 800dd66:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800dd6a:	45c8      	cmp	r8, r9
 800dd6c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800dd70:	4694      	mov	ip, r2
 800dd72:	f841 4b04 	str.w	r4, [r1], #4
 800dd76:	d8e7      	bhi.n	800dd48 <__mdiff+0x5c>
 800dd78:	45bc      	cmp	ip, r7
 800dd7a:	d304      	bcc.n	800dd86 <__mdiff+0x9a>
 800dd7c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800dd80:	b183      	cbz	r3, 800dda4 <__mdiff+0xb8>
 800dd82:	6106      	str	r6, [r0, #16]
 800dd84:	e7c4      	b.n	800dd10 <__mdiff+0x24>
 800dd86:	f85c 4b04 	ldr.w	r4, [ip], #4
 800dd8a:	b2a2      	uxth	r2, r4
 800dd8c:	4472      	add	r2, lr
 800dd8e:	1413      	asrs	r3, r2, #16
 800dd90:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800dd94:	b292      	uxth	r2, r2
 800dd96:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800dd9a:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800dd9e:	f841 2b04 	str.w	r2, [r1], #4
 800dda2:	e7e9      	b.n	800dd78 <__mdiff+0x8c>
 800dda4:	3e01      	subs	r6, #1
 800dda6:	e7e9      	b.n	800dd7c <__mdiff+0x90>

0800dda8 <__d2b>:
 800dda8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800ddac:	461c      	mov	r4, r3
 800ddae:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800ddb2:	2101      	movs	r1, #1
 800ddb4:	4690      	mov	r8, r2
 800ddb6:	f7ff fd6b 	bl	800d890 <_Balloc>
 800ddba:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800ddbe:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800ddc2:	4607      	mov	r7, r0
 800ddc4:	bb34      	cbnz	r4, 800de14 <__d2b+0x6c>
 800ddc6:	9201      	str	r2, [sp, #4]
 800ddc8:	f1b8 0200 	subs.w	r2, r8, #0
 800ddcc:	d027      	beq.n	800de1e <__d2b+0x76>
 800ddce:	a802      	add	r0, sp, #8
 800ddd0:	f840 2d08 	str.w	r2, [r0, #-8]!
 800ddd4:	f7ff fe01 	bl	800d9da <__lo0bits>
 800ddd8:	9900      	ldr	r1, [sp, #0]
 800ddda:	b1f0      	cbz	r0, 800de1a <__d2b+0x72>
 800dddc:	9a01      	ldr	r2, [sp, #4]
 800ddde:	f1c0 0320 	rsb	r3, r0, #32
 800dde2:	fa02 f303 	lsl.w	r3, r2, r3
 800dde6:	430b      	orrs	r3, r1
 800dde8:	40c2      	lsrs	r2, r0
 800ddea:	617b      	str	r3, [r7, #20]
 800ddec:	9201      	str	r2, [sp, #4]
 800ddee:	9b01      	ldr	r3, [sp, #4]
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	bf14      	ite	ne
 800ddf4:	2102      	movne	r1, #2
 800ddf6:	2101      	moveq	r1, #1
 800ddf8:	61bb      	str	r3, [r7, #24]
 800ddfa:	6139      	str	r1, [r7, #16]
 800ddfc:	b1c4      	cbz	r4, 800de30 <__d2b+0x88>
 800ddfe:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800de02:	4404      	add	r4, r0
 800de04:	6034      	str	r4, [r6, #0]
 800de06:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800de0a:	6028      	str	r0, [r5, #0]
 800de0c:	4638      	mov	r0, r7
 800de0e:	b002      	add	sp, #8
 800de10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de14:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800de18:	e7d5      	b.n	800ddc6 <__d2b+0x1e>
 800de1a:	6179      	str	r1, [r7, #20]
 800de1c:	e7e7      	b.n	800ddee <__d2b+0x46>
 800de1e:	a801      	add	r0, sp, #4
 800de20:	f7ff fddb 	bl	800d9da <__lo0bits>
 800de24:	2101      	movs	r1, #1
 800de26:	9b01      	ldr	r3, [sp, #4]
 800de28:	6139      	str	r1, [r7, #16]
 800de2a:	617b      	str	r3, [r7, #20]
 800de2c:	3020      	adds	r0, #32
 800de2e:	e7e5      	b.n	800ddfc <__d2b+0x54>
 800de30:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800de34:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800de38:	6030      	str	r0, [r6, #0]
 800de3a:	6918      	ldr	r0, [r3, #16]
 800de3c:	f7ff fdae 	bl	800d99c <__hi0bits>
 800de40:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800de44:	e7e1      	b.n	800de0a <__d2b+0x62>

0800de46 <_calloc_r>:
 800de46:	b538      	push	{r3, r4, r5, lr}
 800de48:	fb02 f401 	mul.w	r4, r2, r1
 800de4c:	4621      	mov	r1, r4
 800de4e:	f000 f855 	bl	800defc <_malloc_r>
 800de52:	4605      	mov	r5, r0
 800de54:	b118      	cbz	r0, 800de5e <_calloc_r+0x18>
 800de56:	4622      	mov	r2, r4
 800de58:	2100      	movs	r1, #0
 800de5a:	f7fe fa3a 	bl	800c2d2 <memset>
 800de5e:	4628      	mov	r0, r5
 800de60:	bd38      	pop	{r3, r4, r5, pc}
	...

0800de64 <_free_r>:
 800de64:	b538      	push	{r3, r4, r5, lr}
 800de66:	4605      	mov	r5, r0
 800de68:	2900      	cmp	r1, #0
 800de6a:	d043      	beq.n	800def4 <_free_r+0x90>
 800de6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800de70:	1f0c      	subs	r4, r1, #4
 800de72:	2b00      	cmp	r3, #0
 800de74:	bfb8      	it	lt
 800de76:	18e4      	addlt	r4, r4, r3
 800de78:	f000 fa27 	bl	800e2ca <__malloc_lock>
 800de7c:	4a1e      	ldr	r2, [pc, #120]	; (800def8 <_free_r+0x94>)
 800de7e:	6813      	ldr	r3, [r2, #0]
 800de80:	4610      	mov	r0, r2
 800de82:	b933      	cbnz	r3, 800de92 <_free_r+0x2e>
 800de84:	6063      	str	r3, [r4, #4]
 800de86:	6014      	str	r4, [r2, #0]
 800de88:	4628      	mov	r0, r5
 800de8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800de8e:	f000 ba1d 	b.w	800e2cc <__malloc_unlock>
 800de92:	42a3      	cmp	r3, r4
 800de94:	d90b      	bls.n	800deae <_free_r+0x4a>
 800de96:	6821      	ldr	r1, [r4, #0]
 800de98:	1862      	adds	r2, r4, r1
 800de9a:	4293      	cmp	r3, r2
 800de9c:	bf01      	itttt	eq
 800de9e:	681a      	ldreq	r2, [r3, #0]
 800dea0:	685b      	ldreq	r3, [r3, #4]
 800dea2:	1852      	addeq	r2, r2, r1
 800dea4:	6022      	streq	r2, [r4, #0]
 800dea6:	6063      	str	r3, [r4, #4]
 800dea8:	6004      	str	r4, [r0, #0]
 800deaa:	e7ed      	b.n	800de88 <_free_r+0x24>
 800deac:	4613      	mov	r3, r2
 800deae:	685a      	ldr	r2, [r3, #4]
 800deb0:	b10a      	cbz	r2, 800deb6 <_free_r+0x52>
 800deb2:	42a2      	cmp	r2, r4
 800deb4:	d9fa      	bls.n	800deac <_free_r+0x48>
 800deb6:	6819      	ldr	r1, [r3, #0]
 800deb8:	1858      	adds	r0, r3, r1
 800deba:	42a0      	cmp	r0, r4
 800debc:	d10b      	bne.n	800ded6 <_free_r+0x72>
 800debe:	6820      	ldr	r0, [r4, #0]
 800dec0:	4401      	add	r1, r0
 800dec2:	1858      	adds	r0, r3, r1
 800dec4:	4282      	cmp	r2, r0
 800dec6:	6019      	str	r1, [r3, #0]
 800dec8:	d1de      	bne.n	800de88 <_free_r+0x24>
 800deca:	6810      	ldr	r0, [r2, #0]
 800decc:	6852      	ldr	r2, [r2, #4]
 800dece:	4401      	add	r1, r0
 800ded0:	6019      	str	r1, [r3, #0]
 800ded2:	605a      	str	r2, [r3, #4]
 800ded4:	e7d8      	b.n	800de88 <_free_r+0x24>
 800ded6:	d902      	bls.n	800dede <_free_r+0x7a>
 800ded8:	230c      	movs	r3, #12
 800deda:	602b      	str	r3, [r5, #0]
 800dedc:	e7d4      	b.n	800de88 <_free_r+0x24>
 800dede:	6820      	ldr	r0, [r4, #0]
 800dee0:	1821      	adds	r1, r4, r0
 800dee2:	428a      	cmp	r2, r1
 800dee4:	bf01      	itttt	eq
 800dee6:	6811      	ldreq	r1, [r2, #0]
 800dee8:	6852      	ldreq	r2, [r2, #4]
 800deea:	1809      	addeq	r1, r1, r0
 800deec:	6021      	streq	r1, [r4, #0]
 800deee:	6062      	str	r2, [r4, #4]
 800def0:	605c      	str	r4, [r3, #4]
 800def2:	e7c9      	b.n	800de88 <_free_r+0x24>
 800def4:	bd38      	pop	{r3, r4, r5, pc}
 800def6:	bf00      	nop
 800def8:	200005b8 	.word	0x200005b8

0800defc <_malloc_r>:
 800defc:	b570      	push	{r4, r5, r6, lr}
 800defe:	1ccd      	adds	r5, r1, #3
 800df00:	f025 0503 	bic.w	r5, r5, #3
 800df04:	3508      	adds	r5, #8
 800df06:	2d0c      	cmp	r5, #12
 800df08:	bf38      	it	cc
 800df0a:	250c      	movcc	r5, #12
 800df0c:	2d00      	cmp	r5, #0
 800df0e:	4606      	mov	r6, r0
 800df10:	db01      	blt.n	800df16 <_malloc_r+0x1a>
 800df12:	42a9      	cmp	r1, r5
 800df14:	d903      	bls.n	800df1e <_malloc_r+0x22>
 800df16:	230c      	movs	r3, #12
 800df18:	6033      	str	r3, [r6, #0]
 800df1a:	2000      	movs	r0, #0
 800df1c:	bd70      	pop	{r4, r5, r6, pc}
 800df1e:	f000 f9d4 	bl	800e2ca <__malloc_lock>
 800df22:	4a21      	ldr	r2, [pc, #132]	; (800dfa8 <_malloc_r+0xac>)
 800df24:	6814      	ldr	r4, [r2, #0]
 800df26:	4621      	mov	r1, r4
 800df28:	b991      	cbnz	r1, 800df50 <_malloc_r+0x54>
 800df2a:	4c20      	ldr	r4, [pc, #128]	; (800dfac <_malloc_r+0xb0>)
 800df2c:	6823      	ldr	r3, [r4, #0]
 800df2e:	b91b      	cbnz	r3, 800df38 <_malloc_r+0x3c>
 800df30:	4630      	mov	r0, r6
 800df32:	f000 f98f 	bl	800e254 <_sbrk_r>
 800df36:	6020      	str	r0, [r4, #0]
 800df38:	4629      	mov	r1, r5
 800df3a:	4630      	mov	r0, r6
 800df3c:	f000 f98a 	bl	800e254 <_sbrk_r>
 800df40:	1c43      	adds	r3, r0, #1
 800df42:	d124      	bne.n	800df8e <_malloc_r+0x92>
 800df44:	230c      	movs	r3, #12
 800df46:	4630      	mov	r0, r6
 800df48:	6033      	str	r3, [r6, #0]
 800df4a:	f000 f9bf 	bl	800e2cc <__malloc_unlock>
 800df4e:	e7e4      	b.n	800df1a <_malloc_r+0x1e>
 800df50:	680b      	ldr	r3, [r1, #0]
 800df52:	1b5b      	subs	r3, r3, r5
 800df54:	d418      	bmi.n	800df88 <_malloc_r+0x8c>
 800df56:	2b0b      	cmp	r3, #11
 800df58:	d90f      	bls.n	800df7a <_malloc_r+0x7e>
 800df5a:	600b      	str	r3, [r1, #0]
 800df5c:	18cc      	adds	r4, r1, r3
 800df5e:	50cd      	str	r5, [r1, r3]
 800df60:	4630      	mov	r0, r6
 800df62:	f000 f9b3 	bl	800e2cc <__malloc_unlock>
 800df66:	f104 000b 	add.w	r0, r4, #11
 800df6a:	1d23      	adds	r3, r4, #4
 800df6c:	f020 0007 	bic.w	r0, r0, #7
 800df70:	1ac3      	subs	r3, r0, r3
 800df72:	d0d3      	beq.n	800df1c <_malloc_r+0x20>
 800df74:	425a      	negs	r2, r3
 800df76:	50e2      	str	r2, [r4, r3]
 800df78:	e7d0      	b.n	800df1c <_malloc_r+0x20>
 800df7a:	684b      	ldr	r3, [r1, #4]
 800df7c:	428c      	cmp	r4, r1
 800df7e:	bf16      	itet	ne
 800df80:	6063      	strne	r3, [r4, #4]
 800df82:	6013      	streq	r3, [r2, #0]
 800df84:	460c      	movne	r4, r1
 800df86:	e7eb      	b.n	800df60 <_malloc_r+0x64>
 800df88:	460c      	mov	r4, r1
 800df8a:	6849      	ldr	r1, [r1, #4]
 800df8c:	e7cc      	b.n	800df28 <_malloc_r+0x2c>
 800df8e:	1cc4      	adds	r4, r0, #3
 800df90:	f024 0403 	bic.w	r4, r4, #3
 800df94:	42a0      	cmp	r0, r4
 800df96:	d005      	beq.n	800dfa4 <_malloc_r+0xa8>
 800df98:	1a21      	subs	r1, r4, r0
 800df9a:	4630      	mov	r0, r6
 800df9c:	f000 f95a 	bl	800e254 <_sbrk_r>
 800dfa0:	3001      	adds	r0, #1
 800dfa2:	d0cf      	beq.n	800df44 <_malloc_r+0x48>
 800dfa4:	6025      	str	r5, [r4, #0]
 800dfa6:	e7db      	b.n	800df60 <_malloc_r+0x64>
 800dfa8:	200005b8 	.word	0x200005b8
 800dfac:	200005bc 	.word	0x200005bc

0800dfb0 <__ssputs_r>:
 800dfb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dfb4:	688e      	ldr	r6, [r1, #8]
 800dfb6:	4682      	mov	sl, r0
 800dfb8:	429e      	cmp	r6, r3
 800dfba:	460c      	mov	r4, r1
 800dfbc:	4690      	mov	r8, r2
 800dfbe:	4699      	mov	r9, r3
 800dfc0:	d837      	bhi.n	800e032 <__ssputs_r+0x82>
 800dfc2:	898a      	ldrh	r2, [r1, #12]
 800dfc4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dfc8:	d031      	beq.n	800e02e <__ssputs_r+0x7e>
 800dfca:	2302      	movs	r3, #2
 800dfcc:	6825      	ldr	r5, [r4, #0]
 800dfce:	6909      	ldr	r1, [r1, #16]
 800dfd0:	1a6f      	subs	r7, r5, r1
 800dfd2:	6965      	ldr	r5, [r4, #20]
 800dfd4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dfd8:	fb95 f5f3 	sdiv	r5, r5, r3
 800dfdc:	f109 0301 	add.w	r3, r9, #1
 800dfe0:	443b      	add	r3, r7
 800dfe2:	429d      	cmp	r5, r3
 800dfe4:	bf38      	it	cc
 800dfe6:	461d      	movcc	r5, r3
 800dfe8:	0553      	lsls	r3, r2, #21
 800dfea:	d530      	bpl.n	800e04e <__ssputs_r+0x9e>
 800dfec:	4629      	mov	r1, r5
 800dfee:	f7ff ff85 	bl	800defc <_malloc_r>
 800dff2:	4606      	mov	r6, r0
 800dff4:	b950      	cbnz	r0, 800e00c <__ssputs_r+0x5c>
 800dff6:	230c      	movs	r3, #12
 800dff8:	f04f 30ff 	mov.w	r0, #4294967295
 800dffc:	f8ca 3000 	str.w	r3, [sl]
 800e000:	89a3      	ldrh	r3, [r4, #12]
 800e002:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e006:	81a3      	strh	r3, [r4, #12]
 800e008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e00c:	463a      	mov	r2, r7
 800e00e:	6921      	ldr	r1, [r4, #16]
 800e010:	f7fe f954 	bl	800c2bc <memcpy>
 800e014:	89a3      	ldrh	r3, [r4, #12]
 800e016:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e01a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e01e:	81a3      	strh	r3, [r4, #12]
 800e020:	6126      	str	r6, [r4, #16]
 800e022:	443e      	add	r6, r7
 800e024:	6026      	str	r6, [r4, #0]
 800e026:	464e      	mov	r6, r9
 800e028:	6165      	str	r5, [r4, #20]
 800e02a:	1bed      	subs	r5, r5, r7
 800e02c:	60a5      	str	r5, [r4, #8]
 800e02e:	454e      	cmp	r6, r9
 800e030:	d900      	bls.n	800e034 <__ssputs_r+0x84>
 800e032:	464e      	mov	r6, r9
 800e034:	4632      	mov	r2, r6
 800e036:	4641      	mov	r1, r8
 800e038:	6820      	ldr	r0, [r4, #0]
 800e03a:	f000 f92d 	bl	800e298 <memmove>
 800e03e:	68a3      	ldr	r3, [r4, #8]
 800e040:	2000      	movs	r0, #0
 800e042:	1b9b      	subs	r3, r3, r6
 800e044:	60a3      	str	r3, [r4, #8]
 800e046:	6823      	ldr	r3, [r4, #0]
 800e048:	441e      	add	r6, r3
 800e04a:	6026      	str	r6, [r4, #0]
 800e04c:	e7dc      	b.n	800e008 <__ssputs_r+0x58>
 800e04e:	462a      	mov	r2, r5
 800e050:	f000 f93d 	bl	800e2ce <_realloc_r>
 800e054:	4606      	mov	r6, r0
 800e056:	2800      	cmp	r0, #0
 800e058:	d1e2      	bne.n	800e020 <__ssputs_r+0x70>
 800e05a:	6921      	ldr	r1, [r4, #16]
 800e05c:	4650      	mov	r0, sl
 800e05e:	f7ff ff01 	bl	800de64 <_free_r>
 800e062:	e7c8      	b.n	800dff6 <__ssputs_r+0x46>

0800e064 <_svfiprintf_r>:
 800e064:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e068:	461d      	mov	r5, r3
 800e06a:	898b      	ldrh	r3, [r1, #12]
 800e06c:	b09d      	sub	sp, #116	; 0x74
 800e06e:	061f      	lsls	r7, r3, #24
 800e070:	4680      	mov	r8, r0
 800e072:	460c      	mov	r4, r1
 800e074:	4616      	mov	r6, r2
 800e076:	d50f      	bpl.n	800e098 <_svfiprintf_r+0x34>
 800e078:	690b      	ldr	r3, [r1, #16]
 800e07a:	b96b      	cbnz	r3, 800e098 <_svfiprintf_r+0x34>
 800e07c:	2140      	movs	r1, #64	; 0x40
 800e07e:	f7ff ff3d 	bl	800defc <_malloc_r>
 800e082:	6020      	str	r0, [r4, #0]
 800e084:	6120      	str	r0, [r4, #16]
 800e086:	b928      	cbnz	r0, 800e094 <_svfiprintf_r+0x30>
 800e088:	230c      	movs	r3, #12
 800e08a:	f8c8 3000 	str.w	r3, [r8]
 800e08e:	f04f 30ff 	mov.w	r0, #4294967295
 800e092:	e0c8      	b.n	800e226 <_svfiprintf_r+0x1c2>
 800e094:	2340      	movs	r3, #64	; 0x40
 800e096:	6163      	str	r3, [r4, #20]
 800e098:	2300      	movs	r3, #0
 800e09a:	9309      	str	r3, [sp, #36]	; 0x24
 800e09c:	2320      	movs	r3, #32
 800e09e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e0a2:	2330      	movs	r3, #48	; 0x30
 800e0a4:	f04f 0b01 	mov.w	fp, #1
 800e0a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e0ac:	9503      	str	r5, [sp, #12]
 800e0ae:	4637      	mov	r7, r6
 800e0b0:	463d      	mov	r5, r7
 800e0b2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e0b6:	b10b      	cbz	r3, 800e0bc <_svfiprintf_r+0x58>
 800e0b8:	2b25      	cmp	r3, #37	; 0x25
 800e0ba:	d13e      	bne.n	800e13a <_svfiprintf_r+0xd6>
 800e0bc:	ebb7 0a06 	subs.w	sl, r7, r6
 800e0c0:	d00b      	beq.n	800e0da <_svfiprintf_r+0x76>
 800e0c2:	4653      	mov	r3, sl
 800e0c4:	4632      	mov	r2, r6
 800e0c6:	4621      	mov	r1, r4
 800e0c8:	4640      	mov	r0, r8
 800e0ca:	f7ff ff71 	bl	800dfb0 <__ssputs_r>
 800e0ce:	3001      	adds	r0, #1
 800e0d0:	f000 80a4 	beq.w	800e21c <_svfiprintf_r+0x1b8>
 800e0d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0d6:	4453      	add	r3, sl
 800e0d8:	9309      	str	r3, [sp, #36]	; 0x24
 800e0da:	783b      	ldrb	r3, [r7, #0]
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	f000 809d 	beq.w	800e21c <_svfiprintf_r+0x1b8>
 800e0e2:	2300      	movs	r3, #0
 800e0e4:	f04f 32ff 	mov.w	r2, #4294967295
 800e0e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e0ec:	9304      	str	r3, [sp, #16]
 800e0ee:	9307      	str	r3, [sp, #28]
 800e0f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e0f4:	931a      	str	r3, [sp, #104]	; 0x68
 800e0f6:	462f      	mov	r7, r5
 800e0f8:	2205      	movs	r2, #5
 800e0fa:	f817 1b01 	ldrb.w	r1, [r7], #1
 800e0fe:	4850      	ldr	r0, [pc, #320]	; (800e240 <_svfiprintf_r+0x1dc>)
 800e100:	f7ff fbb8 	bl	800d874 <memchr>
 800e104:	9b04      	ldr	r3, [sp, #16]
 800e106:	b9d0      	cbnz	r0, 800e13e <_svfiprintf_r+0xda>
 800e108:	06d9      	lsls	r1, r3, #27
 800e10a:	bf44      	itt	mi
 800e10c:	2220      	movmi	r2, #32
 800e10e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e112:	071a      	lsls	r2, r3, #28
 800e114:	bf44      	itt	mi
 800e116:	222b      	movmi	r2, #43	; 0x2b
 800e118:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e11c:	782a      	ldrb	r2, [r5, #0]
 800e11e:	2a2a      	cmp	r2, #42	; 0x2a
 800e120:	d015      	beq.n	800e14e <_svfiprintf_r+0xea>
 800e122:	462f      	mov	r7, r5
 800e124:	2000      	movs	r0, #0
 800e126:	250a      	movs	r5, #10
 800e128:	9a07      	ldr	r2, [sp, #28]
 800e12a:	4639      	mov	r1, r7
 800e12c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e130:	3b30      	subs	r3, #48	; 0x30
 800e132:	2b09      	cmp	r3, #9
 800e134:	d94d      	bls.n	800e1d2 <_svfiprintf_r+0x16e>
 800e136:	b1b8      	cbz	r0, 800e168 <_svfiprintf_r+0x104>
 800e138:	e00f      	b.n	800e15a <_svfiprintf_r+0xf6>
 800e13a:	462f      	mov	r7, r5
 800e13c:	e7b8      	b.n	800e0b0 <_svfiprintf_r+0x4c>
 800e13e:	4a40      	ldr	r2, [pc, #256]	; (800e240 <_svfiprintf_r+0x1dc>)
 800e140:	463d      	mov	r5, r7
 800e142:	1a80      	subs	r0, r0, r2
 800e144:	fa0b f000 	lsl.w	r0, fp, r0
 800e148:	4318      	orrs	r0, r3
 800e14a:	9004      	str	r0, [sp, #16]
 800e14c:	e7d3      	b.n	800e0f6 <_svfiprintf_r+0x92>
 800e14e:	9a03      	ldr	r2, [sp, #12]
 800e150:	1d11      	adds	r1, r2, #4
 800e152:	6812      	ldr	r2, [r2, #0]
 800e154:	9103      	str	r1, [sp, #12]
 800e156:	2a00      	cmp	r2, #0
 800e158:	db01      	blt.n	800e15e <_svfiprintf_r+0xfa>
 800e15a:	9207      	str	r2, [sp, #28]
 800e15c:	e004      	b.n	800e168 <_svfiprintf_r+0x104>
 800e15e:	4252      	negs	r2, r2
 800e160:	f043 0302 	orr.w	r3, r3, #2
 800e164:	9207      	str	r2, [sp, #28]
 800e166:	9304      	str	r3, [sp, #16]
 800e168:	783b      	ldrb	r3, [r7, #0]
 800e16a:	2b2e      	cmp	r3, #46	; 0x2e
 800e16c:	d10c      	bne.n	800e188 <_svfiprintf_r+0x124>
 800e16e:	787b      	ldrb	r3, [r7, #1]
 800e170:	2b2a      	cmp	r3, #42	; 0x2a
 800e172:	d133      	bne.n	800e1dc <_svfiprintf_r+0x178>
 800e174:	9b03      	ldr	r3, [sp, #12]
 800e176:	3702      	adds	r7, #2
 800e178:	1d1a      	adds	r2, r3, #4
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	9203      	str	r2, [sp, #12]
 800e17e:	2b00      	cmp	r3, #0
 800e180:	bfb8      	it	lt
 800e182:	f04f 33ff 	movlt.w	r3, #4294967295
 800e186:	9305      	str	r3, [sp, #20]
 800e188:	4d2e      	ldr	r5, [pc, #184]	; (800e244 <_svfiprintf_r+0x1e0>)
 800e18a:	2203      	movs	r2, #3
 800e18c:	7839      	ldrb	r1, [r7, #0]
 800e18e:	4628      	mov	r0, r5
 800e190:	f7ff fb70 	bl	800d874 <memchr>
 800e194:	b138      	cbz	r0, 800e1a6 <_svfiprintf_r+0x142>
 800e196:	2340      	movs	r3, #64	; 0x40
 800e198:	1b40      	subs	r0, r0, r5
 800e19a:	fa03 f000 	lsl.w	r0, r3, r0
 800e19e:	9b04      	ldr	r3, [sp, #16]
 800e1a0:	3701      	adds	r7, #1
 800e1a2:	4303      	orrs	r3, r0
 800e1a4:	9304      	str	r3, [sp, #16]
 800e1a6:	7839      	ldrb	r1, [r7, #0]
 800e1a8:	2206      	movs	r2, #6
 800e1aa:	4827      	ldr	r0, [pc, #156]	; (800e248 <_svfiprintf_r+0x1e4>)
 800e1ac:	1c7e      	adds	r6, r7, #1
 800e1ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e1b2:	f7ff fb5f 	bl	800d874 <memchr>
 800e1b6:	2800      	cmp	r0, #0
 800e1b8:	d038      	beq.n	800e22c <_svfiprintf_r+0x1c8>
 800e1ba:	4b24      	ldr	r3, [pc, #144]	; (800e24c <_svfiprintf_r+0x1e8>)
 800e1bc:	bb13      	cbnz	r3, 800e204 <_svfiprintf_r+0x1a0>
 800e1be:	9b03      	ldr	r3, [sp, #12]
 800e1c0:	3307      	adds	r3, #7
 800e1c2:	f023 0307 	bic.w	r3, r3, #7
 800e1c6:	3308      	adds	r3, #8
 800e1c8:	9303      	str	r3, [sp, #12]
 800e1ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e1cc:	444b      	add	r3, r9
 800e1ce:	9309      	str	r3, [sp, #36]	; 0x24
 800e1d0:	e76d      	b.n	800e0ae <_svfiprintf_r+0x4a>
 800e1d2:	fb05 3202 	mla	r2, r5, r2, r3
 800e1d6:	2001      	movs	r0, #1
 800e1d8:	460f      	mov	r7, r1
 800e1da:	e7a6      	b.n	800e12a <_svfiprintf_r+0xc6>
 800e1dc:	2300      	movs	r3, #0
 800e1de:	250a      	movs	r5, #10
 800e1e0:	4619      	mov	r1, r3
 800e1e2:	3701      	adds	r7, #1
 800e1e4:	9305      	str	r3, [sp, #20]
 800e1e6:	4638      	mov	r0, r7
 800e1e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e1ec:	3a30      	subs	r2, #48	; 0x30
 800e1ee:	2a09      	cmp	r2, #9
 800e1f0:	d903      	bls.n	800e1fa <_svfiprintf_r+0x196>
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d0c8      	beq.n	800e188 <_svfiprintf_r+0x124>
 800e1f6:	9105      	str	r1, [sp, #20]
 800e1f8:	e7c6      	b.n	800e188 <_svfiprintf_r+0x124>
 800e1fa:	fb05 2101 	mla	r1, r5, r1, r2
 800e1fe:	2301      	movs	r3, #1
 800e200:	4607      	mov	r7, r0
 800e202:	e7f0      	b.n	800e1e6 <_svfiprintf_r+0x182>
 800e204:	ab03      	add	r3, sp, #12
 800e206:	9300      	str	r3, [sp, #0]
 800e208:	4622      	mov	r2, r4
 800e20a:	4b11      	ldr	r3, [pc, #68]	; (800e250 <_svfiprintf_r+0x1ec>)
 800e20c:	a904      	add	r1, sp, #16
 800e20e:	4640      	mov	r0, r8
 800e210:	f7fe f8f8 	bl	800c404 <_printf_float>
 800e214:	f1b0 3fff 	cmp.w	r0, #4294967295
 800e218:	4681      	mov	r9, r0
 800e21a:	d1d6      	bne.n	800e1ca <_svfiprintf_r+0x166>
 800e21c:	89a3      	ldrh	r3, [r4, #12]
 800e21e:	065b      	lsls	r3, r3, #25
 800e220:	f53f af35 	bmi.w	800e08e <_svfiprintf_r+0x2a>
 800e224:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e226:	b01d      	add	sp, #116	; 0x74
 800e228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e22c:	ab03      	add	r3, sp, #12
 800e22e:	9300      	str	r3, [sp, #0]
 800e230:	4622      	mov	r2, r4
 800e232:	4b07      	ldr	r3, [pc, #28]	; (800e250 <_svfiprintf_r+0x1ec>)
 800e234:	a904      	add	r1, sp, #16
 800e236:	4640      	mov	r0, r8
 800e238:	f7fe fb90 	bl	800c95c <_printf_i>
 800e23c:	e7ea      	b.n	800e214 <_svfiprintf_r+0x1b0>
 800e23e:	bf00      	nop
 800e240:	0800f854 	.word	0x0800f854
 800e244:	0800f85a 	.word	0x0800f85a
 800e248:	0800f85e 	.word	0x0800f85e
 800e24c:	0800c405 	.word	0x0800c405
 800e250:	0800dfb1 	.word	0x0800dfb1

0800e254 <_sbrk_r>:
 800e254:	b538      	push	{r3, r4, r5, lr}
 800e256:	2300      	movs	r3, #0
 800e258:	4c05      	ldr	r4, [pc, #20]	; (800e270 <_sbrk_r+0x1c>)
 800e25a:	4605      	mov	r5, r0
 800e25c:	4608      	mov	r0, r1
 800e25e:	6023      	str	r3, [r4, #0]
 800e260:	f7f5 f8e8 	bl	8003434 <_sbrk>
 800e264:	1c43      	adds	r3, r0, #1
 800e266:	d102      	bne.n	800e26e <_sbrk_r+0x1a>
 800e268:	6823      	ldr	r3, [r4, #0]
 800e26a:	b103      	cbz	r3, 800e26e <_sbrk_r+0x1a>
 800e26c:	602b      	str	r3, [r5, #0]
 800e26e:	bd38      	pop	{r3, r4, r5, pc}
 800e270:	20002014 	.word	0x20002014

0800e274 <__ascii_mbtowc>:
 800e274:	b082      	sub	sp, #8
 800e276:	b901      	cbnz	r1, 800e27a <__ascii_mbtowc+0x6>
 800e278:	a901      	add	r1, sp, #4
 800e27a:	b142      	cbz	r2, 800e28e <__ascii_mbtowc+0x1a>
 800e27c:	b14b      	cbz	r3, 800e292 <__ascii_mbtowc+0x1e>
 800e27e:	7813      	ldrb	r3, [r2, #0]
 800e280:	600b      	str	r3, [r1, #0]
 800e282:	7812      	ldrb	r2, [r2, #0]
 800e284:	1c10      	adds	r0, r2, #0
 800e286:	bf18      	it	ne
 800e288:	2001      	movne	r0, #1
 800e28a:	b002      	add	sp, #8
 800e28c:	4770      	bx	lr
 800e28e:	4610      	mov	r0, r2
 800e290:	e7fb      	b.n	800e28a <__ascii_mbtowc+0x16>
 800e292:	f06f 0001 	mvn.w	r0, #1
 800e296:	e7f8      	b.n	800e28a <__ascii_mbtowc+0x16>

0800e298 <memmove>:
 800e298:	4288      	cmp	r0, r1
 800e29a:	b510      	push	{r4, lr}
 800e29c:	eb01 0302 	add.w	r3, r1, r2
 800e2a0:	d807      	bhi.n	800e2b2 <memmove+0x1a>
 800e2a2:	1e42      	subs	r2, r0, #1
 800e2a4:	4299      	cmp	r1, r3
 800e2a6:	d00a      	beq.n	800e2be <memmove+0x26>
 800e2a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e2ac:	f802 4f01 	strb.w	r4, [r2, #1]!
 800e2b0:	e7f8      	b.n	800e2a4 <memmove+0xc>
 800e2b2:	4283      	cmp	r3, r0
 800e2b4:	d9f5      	bls.n	800e2a2 <memmove+0xa>
 800e2b6:	1881      	adds	r1, r0, r2
 800e2b8:	1ad2      	subs	r2, r2, r3
 800e2ba:	42d3      	cmn	r3, r2
 800e2bc:	d100      	bne.n	800e2c0 <memmove+0x28>
 800e2be:	bd10      	pop	{r4, pc}
 800e2c0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e2c4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800e2c8:	e7f7      	b.n	800e2ba <memmove+0x22>

0800e2ca <__malloc_lock>:
 800e2ca:	4770      	bx	lr

0800e2cc <__malloc_unlock>:
 800e2cc:	4770      	bx	lr

0800e2ce <_realloc_r>:
 800e2ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2d0:	4607      	mov	r7, r0
 800e2d2:	4614      	mov	r4, r2
 800e2d4:	460e      	mov	r6, r1
 800e2d6:	b921      	cbnz	r1, 800e2e2 <_realloc_r+0x14>
 800e2d8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e2dc:	4611      	mov	r1, r2
 800e2de:	f7ff be0d 	b.w	800defc <_malloc_r>
 800e2e2:	b922      	cbnz	r2, 800e2ee <_realloc_r+0x20>
 800e2e4:	f7ff fdbe 	bl	800de64 <_free_r>
 800e2e8:	4625      	mov	r5, r4
 800e2ea:	4628      	mov	r0, r5
 800e2ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e2ee:	f000 f821 	bl	800e334 <_malloc_usable_size_r>
 800e2f2:	42a0      	cmp	r0, r4
 800e2f4:	d20f      	bcs.n	800e316 <_realloc_r+0x48>
 800e2f6:	4621      	mov	r1, r4
 800e2f8:	4638      	mov	r0, r7
 800e2fa:	f7ff fdff 	bl	800defc <_malloc_r>
 800e2fe:	4605      	mov	r5, r0
 800e300:	2800      	cmp	r0, #0
 800e302:	d0f2      	beq.n	800e2ea <_realloc_r+0x1c>
 800e304:	4631      	mov	r1, r6
 800e306:	4622      	mov	r2, r4
 800e308:	f7fd ffd8 	bl	800c2bc <memcpy>
 800e30c:	4631      	mov	r1, r6
 800e30e:	4638      	mov	r0, r7
 800e310:	f7ff fda8 	bl	800de64 <_free_r>
 800e314:	e7e9      	b.n	800e2ea <_realloc_r+0x1c>
 800e316:	4635      	mov	r5, r6
 800e318:	e7e7      	b.n	800e2ea <_realloc_r+0x1c>

0800e31a <__ascii_wctomb>:
 800e31a:	b149      	cbz	r1, 800e330 <__ascii_wctomb+0x16>
 800e31c:	2aff      	cmp	r2, #255	; 0xff
 800e31e:	bf8b      	itete	hi
 800e320:	238a      	movhi	r3, #138	; 0x8a
 800e322:	700a      	strbls	r2, [r1, #0]
 800e324:	6003      	strhi	r3, [r0, #0]
 800e326:	2001      	movls	r0, #1
 800e328:	bf88      	it	hi
 800e32a:	f04f 30ff 	movhi.w	r0, #4294967295
 800e32e:	4770      	bx	lr
 800e330:	4608      	mov	r0, r1
 800e332:	4770      	bx	lr

0800e334 <_malloc_usable_size_r>:
 800e334:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e338:	1f18      	subs	r0, r3, #4
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	bfbc      	itt	lt
 800e33e:	580b      	ldrlt	r3, [r1, r0]
 800e340:	18c0      	addlt	r0, r0, r3
 800e342:	4770      	bx	lr

0800e344 <pow>:
 800e344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e348:	b08f      	sub	sp, #60	; 0x3c
 800e34a:	461d      	mov	r5, r3
 800e34c:	4680      	mov	r8, r0
 800e34e:	4689      	mov	r9, r1
 800e350:	4614      	mov	r4, r2
 800e352:	f000 f955 	bl	800e600 <__ieee754_pow>
 800e356:	4fa1      	ldr	r7, [pc, #644]	; (800e5dc <pow+0x298>)
 800e358:	e9cd 0100 	strd	r0, r1, [sp]
 800e35c:	f997 3000 	ldrsb.w	r3, [r7]
 800e360:	463e      	mov	r6, r7
 800e362:	9302      	str	r3, [sp, #8]
 800e364:	3301      	adds	r3, #1
 800e366:	d05f      	beq.n	800e428 <pow+0xe4>
 800e368:	4622      	mov	r2, r4
 800e36a:	462b      	mov	r3, r5
 800e36c:	4620      	mov	r0, r4
 800e36e:	4629      	mov	r1, r5
 800e370:	f7f2 fbb8 	bl	8000ae4 <__aeabi_dcmpun>
 800e374:	4682      	mov	sl, r0
 800e376:	2800      	cmp	r0, #0
 800e378:	d156      	bne.n	800e428 <pow+0xe4>
 800e37a:	4642      	mov	r2, r8
 800e37c:	464b      	mov	r3, r9
 800e37e:	4640      	mov	r0, r8
 800e380:	4649      	mov	r1, r9
 800e382:	f7f2 fbaf 	bl	8000ae4 <__aeabi_dcmpun>
 800e386:	9003      	str	r0, [sp, #12]
 800e388:	b1e8      	cbz	r0, 800e3c6 <pow+0x82>
 800e38a:	2200      	movs	r2, #0
 800e38c:	2300      	movs	r3, #0
 800e38e:	4620      	mov	r0, r4
 800e390:	4629      	mov	r1, r5
 800e392:	f7f2 fb75 	bl	8000a80 <__aeabi_dcmpeq>
 800e396:	2800      	cmp	r0, #0
 800e398:	d046      	beq.n	800e428 <pow+0xe4>
 800e39a:	2301      	movs	r3, #1
 800e39c:	2200      	movs	r2, #0
 800e39e:	9304      	str	r3, [sp, #16]
 800e3a0:	4b8f      	ldr	r3, [pc, #572]	; (800e5e0 <pow+0x29c>)
 800e3a2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800e3a6:	9305      	str	r3, [sp, #20]
 800e3a8:	4b8e      	ldr	r3, [pc, #568]	; (800e5e4 <pow+0x2a0>)
 800e3aa:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800e3ae:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800e3b2:	9b02      	ldr	r3, [sp, #8]
 800e3b4:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800e3b8:	2b02      	cmp	r3, #2
 800e3ba:	d031      	beq.n	800e420 <pow+0xdc>
 800e3bc:	a804      	add	r0, sp, #16
 800e3be:	f000 fedf 	bl	800f180 <matherr>
 800e3c2:	bb38      	cbnz	r0, 800e414 <pow+0xd0>
 800e3c4:	e058      	b.n	800e478 <pow+0x134>
 800e3c6:	f04f 0a00 	mov.w	sl, #0
 800e3ca:	f04f 0b00 	mov.w	fp, #0
 800e3ce:	4652      	mov	r2, sl
 800e3d0:	465b      	mov	r3, fp
 800e3d2:	4640      	mov	r0, r8
 800e3d4:	4649      	mov	r1, r9
 800e3d6:	f7f2 fb53 	bl	8000a80 <__aeabi_dcmpeq>
 800e3da:	2800      	cmp	r0, #0
 800e3dc:	d051      	beq.n	800e482 <pow+0x13e>
 800e3de:	4652      	mov	r2, sl
 800e3e0:	465b      	mov	r3, fp
 800e3e2:	4620      	mov	r0, r4
 800e3e4:	4629      	mov	r1, r5
 800e3e6:	f7f2 fb4b 	bl	8000a80 <__aeabi_dcmpeq>
 800e3ea:	4606      	mov	r6, r0
 800e3ec:	b308      	cbz	r0, 800e432 <pow+0xee>
 800e3ee:	2301      	movs	r3, #1
 800e3f0:	9304      	str	r3, [sp, #16]
 800e3f2:	4b7b      	ldr	r3, [pc, #492]	; (800e5e0 <pow+0x29c>)
 800e3f4:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800e3f8:	9305      	str	r3, [sp, #20]
 800e3fa:	9b03      	ldr	r3, [sp, #12]
 800e3fc:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800e400:	930c      	str	r3, [sp, #48]	; 0x30
 800e402:	9b02      	ldr	r3, [sp, #8]
 800e404:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d0d7      	beq.n	800e3bc <pow+0x78>
 800e40c:	2200      	movs	r2, #0
 800e40e:	4b75      	ldr	r3, [pc, #468]	; (800e5e4 <pow+0x2a0>)
 800e410:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800e414:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e416:	b11b      	cbz	r3, 800e420 <pow+0xdc>
 800e418:	f7fd ff26 	bl	800c268 <__errno>
 800e41c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e41e:	6003      	str	r3, [r0, #0]
 800e420:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 800e424:	e9cd 3400 	strd	r3, r4, [sp]
 800e428:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e42c:	b00f      	add	sp, #60	; 0x3c
 800e42e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e432:	4620      	mov	r0, r4
 800e434:	4629      	mov	r1, r5
 800e436:	f000 fe9d 	bl	800f174 <finite>
 800e43a:	2800      	cmp	r0, #0
 800e43c:	d0f4      	beq.n	800e428 <pow+0xe4>
 800e43e:	4652      	mov	r2, sl
 800e440:	465b      	mov	r3, fp
 800e442:	4620      	mov	r0, r4
 800e444:	4629      	mov	r1, r5
 800e446:	f7f2 fb25 	bl	8000a94 <__aeabi_dcmplt>
 800e44a:	2800      	cmp	r0, #0
 800e44c:	d0ec      	beq.n	800e428 <pow+0xe4>
 800e44e:	2301      	movs	r3, #1
 800e450:	9304      	str	r3, [sp, #16]
 800e452:	4b63      	ldr	r3, [pc, #396]	; (800e5e0 <pow+0x29c>)
 800e454:	960c      	str	r6, [sp, #48]	; 0x30
 800e456:	9305      	str	r3, [sp, #20]
 800e458:	f997 3000 	ldrsb.w	r3, [r7]
 800e45c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800e460:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800e464:	b913      	cbnz	r3, 800e46c <pow+0x128>
 800e466:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800e46a:	e7a7      	b.n	800e3bc <pow+0x78>
 800e46c:	2000      	movs	r0, #0
 800e46e:	495e      	ldr	r1, [pc, #376]	; (800e5e8 <pow+0x2a4>)
 800e470:	2b02      	cmp	r3, #2
 800e472:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800e476:	d1a1      	bne.n	800e3bc <pow+0x78>
 800e478:	f7fd fef6 	bl	800c268 <__errno>
 800e47c:	2321      	movs	r3, #33	; 0x21
 800e47e:	6003      	str	r3, [r0, #0]
 800e480:	e7c8      	b.n	800e414 <pow+0xd0>
 800e482:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e486:	f000 fe75 	bl	800f174 <finite>
 800e48a:	9002      	str	r0, [sp, #8]
 800e48c:	2800      	cmp	r0, #0
 800e48e:	d177      	bne.n	800e580 <pow+0x23c>
 800e490:	4640      	mov	r0, r8
 800e492:	4649      	mov	r1, r9
 800e494:	f000 fe6e 	bl	800f174 <finite>
 800e498:	2800      	cmp	r0, #0
 800e49a:	d071      	beq.n	800e580 <pow+0x23c>
 800e49c:	4620      	mov	r0, r4
 800e49e:	4629      	mov	r1, r5
 800e4a0:	f000 fe68 	bl	800f174 <finite>
 800e4a4:	2800      	cmp	r0, #0
 800e4a6:	d06b      	beq.n	800e580 <pow+0x23c>
 800e4a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e4ac:	4619      	mov	r1, r3
 800e4ae:	4610      	mov	r0, r2
 800e4b0:	f7f2 fb18 	bl	8000ae4 <__aeabi_dcmpun>
 800e4b4:	f997 7000 	ldrsb.w	r7, [r7]
 800e4b8:	4b49      	ldr	r3, [pc, #292]	; (800e5e0 <pow+0x29c>)
 800e4ba:	b1a0      	cbz	r0, 800e4e6 <pow+0x1a2>
 800e4bc:	2201      	movs	r2, #1
 800e4be:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e4c2:	9b02      	ldr	r3, [sp, #8]
 800e4c4:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800e4c8:	930c      	str	r3, [sp, #48]	; 0x30
 800e4ca:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800e4ce:	2f00      	cmp	r7, #0
 800e4d0:	d0c9      	beq.n	800e466 <pow+0x122>
 800e4d2:	4652      	mov	r2, sl
 800e4d4:	465b      	mov	r3, fp
 800e4d6:	4650      	mov	r0, sl
 800e4d8:	4659      	mov	r1, fp
 800e4da:	f7f2 f993 	bl	8000804 <__aeabi_ddiv>
 800e4de:	2f02      	cmp	r7, #2
 800e4e0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800e4e4:	e7c7      	b.n	800e476 <pow+0x132>
 800e4e6:	2203      	movs	r2, #3
 800e4e8:	900c      	str	r0, [sp, #48]	; 0x30
 800e4ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e4ee:	4620      	mov	r0, r4
 800e4f0:	4629      	mov	r1, r5
 800e4f2:	2200      	movs	r2, #0
 800e4f4:	4b3d      	ldr	r3, [pc, #244]	; (800e5ec <pow+0x2a8>)
 800e4f6:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800e4fa:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800e4fe:	f7f2 f857 	bl	80005b0 <__aeabi_dmul>
 800e502:	4604      	mov	r4, r0
 800e504:	460d      	mov	r5, r1
 800e506:	bb17      	cbnz	r7, 800e54e <pow+0x20a>
 800e508:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800e50c:	4b38      	ldr	r3, [pc, #224]	; (800e5f0 <pow+0x2ac>)
 800e50e:	4640      	mov	r0, r8
 800e510:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800e514:	4649      	mov	r1, r9
 800e516:	4652      	mov	r2, sl
 800e518:	465b      	mov	r3, fp
 800e51a:	f7f2 fabb 	bl	8000a94 <__aeabi_dcmplt>
 800e51e:	2800      	cmp	r0, #0
 800e520:	d054      	beq.n	800e5cc <pow+0x288>
 800e522:	4620      	mov	r0, r4
 800e524:	4629      	mov	r1, r5
 800e526:	f000 fe33 	bl	800f190 <rint>
 800e52a:	4622      	mov	r2, r4
 800e52c:	462b      	mov	r3, r5
 800e52e:	f7f2 faa7 	bl	8000a80 <__aeabi_dcmpeq>
 800e532:	b920      	cbnz	r0, 800e53e <pow+0x1fa>
 800e534:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800e538:	4b2e      	ldr	r3, [pc, #184]	; (800e5f4 <pow+0x2b0>)
 800e53a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800e53e:	f996 3000 	ldrsb.w	r3, [r6]
 800e542:	2b02      	cmp	r3, #2
 800e544:	d142      	bne.n	800e5cc <pow+0x288>
 800e546:	f7fd fe8f 	bl	800c268 <__errno>
 800e54a:	2322      	movs	r3, #34	; 0x22
 800e54c:	e797      	b.n	800e47e <pow+0x13a>
 800e54e:	2200      	movs	r2, #0
 800e550:	4b29      	ldr	r3, [pc, #164]	; (800e5f8 <pow+0x2b4>)
 800e552:	4640      	mov	r0, r8
 800e554:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800e558:	4649      	mov	r1, r9
 800e55a:	4652      	mov	r2, sl
 800e55c:	465b      	mov	r3, fp
 800e55e:	f7f2 fa99 	bl	8000a94 <__aeabi_dcmplt>
 800e562:	2800      	cmp	r0, #0
 800e564:	d0eb      	beq.n	800e53e <pow+0x1fa>
 800e566:	4620      	mov	r0, r4
 800e568:	4629      	mov	r1, r5
 800e56a:	f000 fe11 	bl	800f190 <rint>
 800e56e:	4622      	mov	r2, r4
 800e570:	462b      	mov	r3, r5
 800e572:	f7f2 fa85 	bl	8000a80 <__aeabi_dcmpeq>
 800e576:	2800      	cmp	r0, #0
 800e578:	d1e1      	bne.n	800e53e <pow+0x1fa>
 800e57a:	2200      	movs	r2, #0
 800e57c:	4b1a      	ldr	r3, [pc, #104]	; (800e5e8 <pow+0x2a4>)
 800e57e:	e7dc      	b.n	800e53a <pow+0x1f6>
 800e580:	2200      	movs	r2, #0
 800e582:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e586:	2300      	movs	r3, #0
 800e588:	f7f2 fa7a 	bl	8000a80 <__aeabi_dcmpeq>
 800e58c:	2800      	cmp	r0, #0
 800e58e:	f43f af4b 	beq.w	800e428 <pow+0xe4>
 800e592:	4640      	mov	r0, r8
 800e594:	4649      	mov	r1, r9
 800e596:	f000 fded 	bl	800f174 <finite>
 800e59a:	2800      	cmp	r0, #0
 800e59c:	f43f af44 	beq.w	800e428 <pow+0xe4>
 800e5a0:	4620      	mov	r0, r4
 800e5a2:	4629      	mov	r1, r5
 800e5a4:	f000 fde6 	bl	800f174 <finite>
 800e5a8:	2800      	cmp	r0, #0
 800e5aa:	f43f af3d 	beq.w	800e428 <pow+0xe4>
 800e5ae:	2304      	movs	r3, #4
 800e5b0:	9304      	str	r3, [sp, #16]
 800e5b2:	4b0b      	ldr	r3, [pc, #44]	; (800e5e0 <pow+0x29c>)
 800e5b4:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800e5b8:	9305      	str	r3, [sp, #20]
 800e5ba:	2300      	movs	r3, #0
 800e5bc:	2400      	movs	r4, #0
 800e5be:	930c      	str	r3, [sp, #48]	; 0x30
 800e5c0:	2300      	movs	r3, #0
 800e5c2:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800e5c6:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 800e5ca:	e7b8      	b.n	800e53e <pow+0x1fa>
 800e5cc:	a804      	add	r0, sp, #16
 800e5ce:	f000 fdd7 	bl	800f180 <matherr>
 800e5d2:	2800      	cmp	r0, #0
 800e5d4:	f47f af1e 	bne.w	800e414 <pow+0xd0>
 800e5d8:	e7b5      	b.n	800e546 <pow+0x202>
 800e5da:	bf00      	nop
 800e5dc:	20000358 	.word	0x20000358
 800e5e0:	0800f970 	.word	0x0800f970
 800e5e4:	3ff00000 	.word	0x3ff00000
 800e5e8:	fff00000 	.word	0xfff00000
 800e5ec:	3fe00000 	.word	0x3fe00000
 800e5f0:	47efffff 	.word	0x47efffff
 800e5f4:	c7efffff 	.word	0xc7efffff
 800e5f8:	7ff00000 	.word	0x7ff00000
 800e5fc:	00000000 	.word	0x00000000

0800e600 <__ieee754_pow>:
 800e600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e604:	b091      	sub	sp, #68	; 0x44
 800e606:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e60a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800e60e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800e612:	ea55 0302 	orrs.w	r3, r5, r2
 800e616:	4607      	mov	r7, r0
 800e618:	4688      	mov	r8, r1
 800e61a:	f000 84b7 	beq.w	800ef8c <__ieee754_pow+0x98c>
 800e61e:	4b80      	ldr	r3, [pc, #512]	; (800e820 <__ieee754_pow+0x220>)
 800e620:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800e624:	429c      	cmp	r4, r3
 800e626:	4689      	mov	r9, r1
 800e628:	4682      	mov	sl, r0
 800e62a:	dc09      	bgt.n	800e640 <__ieee754_pow+0x40>
 800e62c:	d103      	bne.n	800e636 <__ieee754_pow+0x36>
 800e62e:	b938      	cbnz	r0, 800e640 <__ieee754_pow+0x40>
 800e630:	42a5      	cmp	r5, r4
 800e632:	dc0d      	bgt.n	800e650 <__ieee754_pow+0x50>
 800e634:	e001      	b.n	800e63a <__ieee754_pow+0x3a>
 800e636:	429d      	cmp	r5, r3
 800e638:	dc02      	bgt.n	800e640 <__ieee754_pow+0x40>
 800e63a:	429d      	cmp	r5, r3
 800e63c:	d10e      	bne.n	800e65c <__ieee754_pow+0x5c>
 800e63e:	b16a      	cbz	r2, 800e65c <__ieee754_pow+0x5c>
 800e640:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800e644:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800e648:	ea54 030a 	orrs.w	r3, r4, sl
 800e64c:	f000 849e 	beq.w	800ef8c <__ieee754_pow+0x98c>
 800e650:	4874      	ldr	r0, [pc, #464]	; (800e824 <__ieee754_pow+0x224>)
 800e652:	b011      	add	sp, #68	; 0x44
 800e654:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e658:	f000 bd94 	b.w	800f184 <nan>
 800e65c:	f1b9 0f00 	cmp.w	r9, #0
 800e660:	da53      	bge.n	800e70a <__ieee754_pow+0x10a>
 800e662:	4b71      	ldr	r3, [pc, #452]	; (800e828 <__ieee754_pow+0x228>)
 800e664:	429d      	cmp	r5, r3
 800e666:	dc4e      	bgt.n	800e706 <__ieee754_pow+0x106>
 800e668:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800e66c:	429d      	cmp	r5, r3
 800e66e:	dd4c      	ble.n	800e70a <__ieee754_pow+0x10a>
 800e670:	152b      	asrs	r3, r5, #20
 800e672:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e676:	2b14      	cmp	r3, #20
 800e678:	dd28      	ble.n	800e6cc <__ieee754_pow+0xcc>
 800e67a:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800e67e:	fa22 f103 	lsr.w	r1, r2, r3
 800e682:	fa01 f303 	lsl.w	r3, r1, r3
 800e686:	4293      	cmp	r3, r2
 800e688:	d13f      	bne.n	800e70a <__ieee754_pow+0x10a>
 800e68a:	f001 0101 	and.w	r1, r1, #1
 800e68e:	f1c1 0302 	rsb	r3, r1, #2
 800e692:	9300      	str	r3, [sp, #0]
 800e694:	2a00      	cmp	r2, #0
 800e696:	d15c      	bne.n	800e752 <__ieee754_pow+0x152>
 800e698:	4b61      	ldr	r3, [pc, #388]	; (800e820 <__ieee754_pow+0x220>)
 800e69a:	429d      	cmp	r5, r3
 800e69c:	d126      	bne.n	800e6ec <__ieee754_pow+0xec>
 800e69e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800e6a2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800e6a6:	ea53 030a 	orrs.w	r3, r3, sl
 800e6aa:	f000 846f 	beq.w	800ef8c <__ieee754_pow+0x98c>
 800e6ae:	4b5f      	ldr	r3, [pc, #380]	; (800e82c <__ieee754_pow+0x22c>)
 800e6b0:	429c      	cmp	r4, r3
 800e6b2:	dd2c      	ble.n	800e70e <__ieee754_pow+0x10e>
 800e6b4:	2e00      	cmp	r6, #0
 800e6b6:	f280 846f 	bge.w	800ef98 <__ieee754_pow+0x998>
 800e6ba:	f04f 0b00 	mov.w	fp, #0
 800e6be:	f04f 0c00 	mov.w	ip, #0
 800e6c2:	4658      	mov	r0, fp
 800e6c4:	4661      	mov	r1, ip
 800e6c6:	b011      	add	sp, #68	; 0x44
 800e6c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6cc:	2a00      	cmp	r2, #0
 800e6ce:	d13e      	bne.n	800e74e <__ieee754_pow+0x14e>
 800e6d0:	f1c3 0314 	rsb	r3, r3, #20
 800e6d4:	fa45 f103 	asr.w	r1, r5, r3
 800e6d8:	fa01 f303 	lsl.w	r3, r1, r3
 800e6dc:	42ab      	cmp	r3, r5
 800e6de:	f040 8463 	bne.w	800efa8 <__ieee754_pow+0x9a8>
 800e6e2:	f001 0101 	and.w	r1, r1, #1
 800e6e6:	f1c1 0302 	rsb	r3, r1, #2
 800e6ea:	9300      	str	r3, [sp, #0]
 800e6ec:	4b50      	ldr	r3, [pc, #320]	; (800e830 <__ieee754_pow+0x230>)
 800e6ee:	429d      	cmp	r5, r3
 800e6f0:	d114      	bne.n	800e71c <__ieee754_pow+0x11c>
 800e6f2:	2e00      	cmp	r6, #0
 800e6f4:	f280 8454 	bge.w	800efa0 <__ieee754_pow+0x9a0>
 800e6f8:	463a      	mov	r2, r7
 800e6fa:	4643      	mov	r3, r8
 800e6fc:	2000      	movs	r0, #0
 800e6fe:	494c      	ldr	r1, [pc, #304]	; (800e830 <__ieee754_pow+0x230>)
 800e700:	f7f2 f880 	bl	8000804 <__aeabi_ddiv>
 800e704:	e013      	b.n	800e72e <__ieee754_pow+0x12e>
 800e706:	2302      	movs	r3, #2
 800e708:	e7c3      	b.n	800e692 <__ieee754_pow+0x92>
 800e70a:	2300      	movs	r3, #0
 800e70c:	e7c1      	b.n	800e692 <__ieee754_pow+0x92>
 800e70e:	2e00      	cmp	r6, #0
 800e710:	dad3      	bge.n	800e6ba <__ieee754_pow+0xba>
 800e712:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800e716:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800e71a:	e7d2      	b.n	800e6c2 <__ieee754_pow+0xc2>
 800e71c:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 800e720:	d108      	bne.n	800e734 <__ieee754_pow+0x134>
 800e722:	463a      	mov	r2, r7
 800e724:	4643      	mov	r3, r8
 800e726:	4638      	mov	r0, r7
 800e728:	4641      	mov	r1, r8
 800e72a:	f7f1 ff41 	bl	80005b0 <__aeabi_dmul>
 800e72e:	4683      	mov	fp, r0
 800e730:	468c      	mov	ip, r1
 800e732:	e7c6      	b.n	800e6c2 <__ieee754_pow+0xc2>
 800e734:	4b3f      	ldr	r3, [pc, #252]	; (800e834 <__ieee754_pow+0x234>)
 800e736:	429e      	cmp	r6, r3
 800e738:	d10b      	bne.n	800e752 <__ieee754_pow+0x152>
 800e73a:	f1b9 0f00 	cmp.w	r9, #0
 800e73e:	db08      	blt.n	800e752 <__ieee754_pow+0x152>
 800e740:	4638      	mov	r0, r7
 800e742:	4641      	mov	r1, r8
 800e744:	b011      	add	sp, #68	; 0x44
 800e746:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e74a:	f000 bc63 	b.w	800f014 <__ieee754_sqrt>
 800e74e:	2300      	movs	r3, #0
 800e750:	9300      	str	r3, [sp, #0]
 800e752:	4638      	mov	r0, r7
 800e754:	4641      	mov	r1, r8
 800e756:	f000 fd09 	bl	800f16c <fabs>
 800e75a:	4683      	mov	fp, r0
 800e75c:	468c      	mov	ip, r1
 800e75e:	f1ba 0f00 	cmp.w	sl, #0
 800e762:	d12b      	bne.n	800e7bc <__ieee754_pow+0x1bc>
 800e764:	b124      	cbz	r4, 800e770 <__ieee754_pow+0x170>
 800e766:	4b32      	ldr	r3, [pc, #200]	; (800e830 <__ieee754_pow+0x230>)
 800e768:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800e76c:	429a      	cmp	r2, r3
 800e76e:	d125      	bne.n	800e7bc <__ieee754_pow+0x1bc>
 800e770:	2e00      	cmp	r6, #0
 800e772:	da07      	bge.n	800e784 <__ieee754_pow+0x184>
 800e774:	465a      	mov	r2, fp
 800e776:	4663      	mov	r3, ip
 800e778:	2000      	movs	r0, #0
 800e77a:	492d      	ldr	r1, [pc, #180]	; (800e830 <__ieee754_pow+0x230>)
 800e77c:	f7f2 f842 	bl	8000804 <__aeabi_ddiv>
 800e780:	4683      	mov	fp, r0
 800e782:	468c      	mov	ip, r1
 800e784:	f1b9 0f00 	cmp.w	r9, #0
 800e788:	da9b      	bge.n	800e6c2 <__ieee754_pow+0xc2>
 800e78a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800e78e:	9b00      	ldr	r3, [sp, #0]
 800e790:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800e794:	4323      	orrs	r3, r4
 800e796:	d108      	bne.n	800e7aa <__ieee754_pow+0x1aa>
 800e798:	465a      	mov	r2, fp
 800e79a:	4663      	mov	r3, ip
 800e79c:	4658      	mov	r0, fp
 800e79e:	4661      	mov	r1, ip
 800e7a0:	f7f1 fd4e 	bl	8000240 <__aeabi_dsub>
 800e7a4:	4602      	mov	r2, r0
 800e7a6:	460b      	mov	r3, r1
 800e7a8:	e7aa      	b.n	800e700 <__ieee754_pow+0x100>
 800e7aa:	9b00      	ldr	r3, [sp, #0]
 800e7ac:	2b01      	cmp	r3, #1
 800e7ae:	d188      	bne.n	800e6c2 <__ieee754_pow+0xc2>
 800e7b0:	4658      	mov	r0, fp
 800e7b2:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800e7b6:	4683      	mov	fp, r0
 800e7b8:	469c      	mov	ip, r3
 800e7ba:	e782      	b.n	800e6c2 <__ieee754_pow+0xc2>
 800e7bc:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 800e7c0:	f109 33ff 	add.w	r3, r9, #4294967295
 800e7c4:	930d      	str	r3, [sp, #52]	; 0x34
 800e7c6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e7c8:	9b00      	ldr	r3, [sp, #0]
 800e7ca:	4313      	orrs	r3, r2
 800e7cc:	d104      	bne.n	800e7d8 <__ieee754_pow+0x1d8>
 800e7ce:	463a      	mov	r2, r7
 800e7d0:	4643      	mov	r3, r8
 800e7d2:	4638      	mov	r0, r7
 800e7d4:	4641      	mov	r1, r8
 800e7d6:	e7e3      	b.n	800e7a0 <__ieee754_pow+0x1a0>
 800e7d8:	4b17      	ldr	r3, [pc, #92]	; (800e838 <__ieee754_pow+0x238>)
 800e7da:	429d      	cmp	r5, r3
 800e7dc:	f340 80fe 	ble.w	800e9dc <__ieee754_pow+0x3dc>
 800e7e0:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800e7e4:	429d      	cmp	r5, r3
 800e7e6:	dd0b      	ble.n	800e800 <__ieee754_pow+0x200>
 800e7e8:	4b10      	ldr	r3, [pc, #64]	; (800e82c <__ieee754_pow+0x22c>)
 800e7ea:	429c      	cmp	r4, r3
 800e7ec:	dc0e      	bgt.n	800e80c <__ieee754_pow+0x20c>
 800e7ee:	2e00      	cmp	r6, #0
 800e7f0:	f6bf af63 	bge.w	800e6ba <__ieee754_pow+0xba>
 800e7f4:	a308      	add	r3, pc, #32	; (adr r3, 800e818 <__ieee754_pow+0x218>)
 800e7f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7fa:	4610      	mov	r0, r2
 800e7fc:	4619      	mov	r1, r3
 800e7fe:	e794      	b.n	800e72a <__ieee754_pow+0x12a>
 800e800:	4b0e      	ldr	r3, [pc, #56]	; (800e83c <__ieee754_pow+0x23c>)
 800e802:	429c      	cmp	r4, r3
 800e804:	ddf3      	ble.n	800e7ee <__ieee754_pow+0x1ee>
 800e806:	4b0a      	ldr	r3, [pc, #40]	; (800e830 <__ieee754_pow+0x230>)
 800e808:	429c      	cmp	r4, r3
 800e80a:	dd19      	ble.n	800e840 <__ieee754_pow+0x240>
 800e80c:	2e00      	cmp	r6, #0
 800e80e:	dcf1      	bgt.n	800e7f4 <__ieee754_pow+0x1f4>
 800e810:	e753      	b.n	800e6ba <__ieee754_pow+0xba>
 800e812:	bf00      	nop
 800e814:	f3af 8000 	nop.w
 800e818:	8800759c 	.word	0x8800759c
 800e81c:	7e37e43c 	.word	0x7e37e43c
 800e820:	7ff00000 	.word	0x7ff00000
 800e824:	0800f859 	.word	0x0800f859
 800e828:	433fffff 	.word	0x433fffff
 800e82c:	3fefffff 	.word	0x3fefffff
 800e830:	3ff00000 	.word	0x3ff00000
 800e834:	3fe00000 	.word	0x3fe00000
 800e838:	41e00000 	.word	0x41e00000
 800e83c:	3feffffe 	.word	0x3feffffe
 800e840:	4661      	mov	r1, ip
 800e842:	2200      	movs	r2, #0
 800e844:	4b60      	ldr	r3, [pc, #384]	; (800e9c8 <__ieee754_pow+0x3c8>)
 800e846:	4658      	mov	r0, fp
 800e848:	f7f1 fcfa 	bl	8000240 <__aeabi_dsub>
 800e84c:	a354      	add	r3, pc, #336	; (adr r3, 800e9a0 <__ieee754_pow+0x3a0>)
 800e84e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e852:	4604      	mov	r4, r0
 800e854:	460d      	mov	r5, r1
 800e856:	f7f1 feab 	bl	80005b0 <__aeabi_dmul>
 800e85a:	a353      	add	r3, pc, #332	; (adr r3, 800e9a8 <__ieee754_pow+0x3a8>)
 800e85c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e860:	4606      	mov	r6, r0
 800e862:	460f      	mov	r7, r1
 800e864:	4620      	mov	r0, r4
 800e866:	4629      	mov	r1, r5
 800e868:	f7f1 fea2 	bl	80005b0 <__aeabi_dmul>
 800e86c:	2200      	movs	r2, #0
 800e86e:	4682      	mov	sl, r0
 800e870:	468b      	mov	fp, r1
 800e872:	4b56      	ldr	r3, [pc, #344]	; (800e9cc <__ieee754_pow+0x3cc>)
 800e874:	4620      	mov	r0, r4
 800e876:	4629      	mov	r1, r5
 800e878:	f7f1 fe9a 	bl	80005b0 <__aeabi_dmul>
 800e87c:	4602      	mov	r2, r0
 800e87e:	460b      	mov	r3, r1
 800e880:	a14b      	add	r1, pc, #300	; (adr r1, 800e9b0 <__ieee754_pow+0x3b0>)
 800e882:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e886:	f7f1 fcdb 	bl	8000240 <__aeabi_dsub>
 800e88a:	4622      	mov	r2, r4
 800e88c:	462b      	mov	r3, r5
 800e88e:	f7f1 fe8f 	bl	80005b0 <__aeabi_dmul>
 800e892:	4602      	mov	r2, r0
 800e894:	460b      	mov	r3, r1
 800e896:	2000      	movs	r0, #0
 800e898:	494d      	ldr	r1, [pc, #308]	; (800e9d0 <__ieee754_pow+0x3d0>)
 800e89a:	f7f1 fcd1 	bl	8000240 <__aeabi_dsub>
 800e89e:	4622      	mov	r2, r4
 800e8a0:	462b      	mov	r3, r5
 800e8a2:	4680      	mov	r8, r0
 800e8a4:	4689      	mov	r9, r1
 800e8a6:	4620      	mov	r0, r4
 800e8a8:	4629      	mov	r1, r5
 800e8aa:	f7f1 fe81 	bl	80005b0 <__aeabi_dmul>
 800e8ae:	4602      	mov	r2, r0
 800e8b0:	460b      	mov	r3, r1
 800e8b2:	4640      	mov	r0, r8
 800e8b4:	4649      	mov	r1, r9
 800e8b6:	f7f1 fe7b 	bl	80005b0 <__aeabi_dmul>
 800e8ba:	a33f      	add	r3, pc, #252	; (adr r3, 800e9b8 <__ieee754_pow+0x3b8>)
 800e8bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8c0:	f7f1 fe76 	bl	80005b0 <__aeabi_dmul>
 800e8c4:	4602      	mov	r2, r0
 800e8c6:	460b      	mov	r3, r1
 800e8c8:	4650      	mov	r0, sl
 800e8ca:	4659      	mov	r1, fp
 800e8cc:	f7f1 fcb8 	bl	8000240 <__aeabi_dsub>
 800e8d0:	4602      	mov	r2, r0
 800e8d2:	460b      	mov	r3, r1
 800e8d4:	4604      	mov	r4, r0
 800e8d6:	460d      	mov	r5, r1
 800e8d8:	4630      	mov	r0, r6
 800e8da:	4639      	mov	r1, r7
 800e8dc:	f7f1 fcb2 	bl	8000244 <__adddf3>
 800e8e0:	2000      	movs	r0, #0
 800e8e2:	468b      	mov	fp, r1
 800e8e4:	4682      	mov	sl, r0
 800e8e6:	4632      	mov	r2, r6
 800e8e8:	463b      	mov	r3, r7
 800e8ea:	f7f1 fca9 	bl	8000240 <__aeabi_dsub>
 800e8ee:	4602      	mov	r2, r0
 800e8f0:	460b      	mov	r3, r1
 800e8f2:	4620      	mov	r0, r4
 800e8f4:	4629      	mov	r1, r5
 800e8f6:	f7f1 fca3 	bl	8000240 <__aeabi_dsub>
 800e8fa:	9b00      	ldr	r3, [sp, #0]
 800e8fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e8fe:	3b01      	subs	r3, #1
 800e900:	4313      	orrs	r3, r2
 800e902:	f04f 0300 	mov.w	r3, #0
 800e906:	bf0c      	ite	eq
 800e908:	4c32      	ldreq	r4, [pc, #200]	; (800e9d4 <__ieee754_pow+0x3d4>)
 800e90a:	4c2f      	ldrne	r4, [pc, #188]	; (800e9c8 <__ieee754_pow+0x3c8>)
 800e90c:	4606      	mov	r6, r0
 800e90e:	e9cd 3400 	strd	r3, r4, [sp]
 800e912:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800e916:	2400      	movs	r4, #0
 800e918:	460f      	mov	r7, r1
 800e91a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e91e:	4622      	mov	r2, r4
 800e920:	462b      	mov	r3, r5
 800e922:	f7f1 fc8d 	bl	8000240 <__aeabi_dsub>
 800e926:	4652      	mov	r2, sl
 800e928:	465b      	mov	r3, fp
 800e92a:	f7f1 fe41 	bl	80005b0 <__aeabi_dmul>
 800e92e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e932:	4680      	mov	r8, r0
 800e934:	4689      	mov	r9, r1
 800e936:	4630      	mov	r0, r6
 800e938:	4639      	mov	r1, r7
 800e93a:	f7f1 fe39 	bl	80005b0 <__aeabi_dmul>
 800e93e:	4602      	mov	r2, r0
 800e940:	460b      	mov	r3, r1
 800e942:	4640      	mov	r0, r8
 800e944:	4649      	mov	r1, r9
 800e946:	f7f1 fc7d 	bl	8000244 <__adddf3>
 800e94a:	4622      	mov	r2, r4
 800e94c:	462b      	mov	r3, r5
 800e94e:	4680      	mov	r8, r0
 800e950:	4689      	mov	r9, r1
 800e952:	4650      	mov	r0, sl
 800e954:	4659      	mov	r1, fp
 800e956:	f7f1 fe2b 	bl	80005b0 <__aeabi_dmul>
 800e95a:	4604      	mov	r4, r0
 800e95c:	460d      	mov	r5, r1
 800e95e:	460b      	mov	r3, r1
 800e960:	4602      	mov	r2, r0
 800e962:	4649      	mov	r1, r9
 800e964:	4640      	mov	r0, r8
 800e966:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800e96a:	f7f1 fc6b 	bl	8000244 <__adddf3>
 800e96e:	4b1a      	ldr	r3, [pc, #104]	; (800e9d8 <__ieee754_pow+0x3d8>)
 800e970:	4682      	mov	sl, r0
 800e972:	4299      	cmp	r1, r3
 800e974:	460f      	mov	r7, r1
 800e976:	460e      	mov	r6, r1
 800e978:	f340 82e1 	ble.w	800ef3e <__ieee754_pow+0x93e>
 800e97c:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800e980:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800e984:	4303      	orrs	r3, r0
 800e986:	f000 81db 	beq.w	800ed40 <__ieee754_pow+0x740>
 800e98a:	a30d      	add	r3, pc, #52	; (adr r3, 800e9c0 <__ieee754_pow+0x3c0>)
 800e98c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e990:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e994:	f7f1 fe0c 	bl	80005b0 <__aeabi_dmul>
 800e998:	a309      	add	r3, pc, #36	; (adr r3, 800e9c0 <__ieee754_pow+0x3c0>)
 800e99a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e99e:	e6c4      	b.n	800e72a <__ieee754_pow+0x12a>
 800e9a0:	60000000 	.word	0x60000000
 800e9a4:	3ff71547 	.word	0x3ff71547
 800e9a8:	f85ddf44 	.word	0xf85ddf44
 800e9ac:	3e54ae0b 	.word	0x3e54ae0b
 800e9b0:	55555555 	.word	0x55555555
 800e9b4:	3fd55555 	.word	0x3fd55555
 800e9b8:	652b82fe 	.word	0x652b82fe
 800e9bc:	3ff71547 	.word	0x3ff71547
 800e9c0:	8800759c 	.word	0x8800759c
 800e9c4:	7e37e43c 	.word	0x7e37e43c
 800e9c8:	3ff00000 	.word	0x3ff00000
 800e9cc:	3fd00000 	.word	0x3fd00000
 800e9d0:	3fe00000 	.word	0x3fe00000
 800e9d4:	bff00000 	.word	0xbff00000
 800e9d8:	408fffff 	.word	0x408fffff
 800e9dc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800e9e0:	f04f 0200 	mov.w	r2, #0
 800e9e4:	da08      	bge.n	800e9f8 <__ieee754_pow+0x3f8>
 800e9e6:	4658      	mov	r0, fp
 800e9e8:	4bcd      	ldr	r3, [pc, #820]	; (800ed20 <__ieee754_pow+0x720>)
 800e9ea:	4661      	mov	r1, ip
 800e9ec:	f7f1 fde0 	bl	80005b0 <__aeabi_dmul>
 800e9f0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800e9f4:	4683      	mov	fp, r0
 800e9f6:	460c      	mov	r4, r1
 800e9f8:	1523      	asrs	r3, r4, #20
 800e9fa:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e9fe:	4413      	add	r3, r2
 800ea00:	930c      	str	r3, [sp, #48]	; 0x30
 800ea02:	4bc8      	ldr	r3, [pc, #800]	; (800ed24 <__ieee754_pow+0x724>)
 800ea04:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800ea08:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800ea0c:	429c      	cmp	r4, r3
 800ea0e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800ea12:	dd08      	ble.n	800ea26 <__ieee754_pow+0x426>
 800ea14:	4bc4      	ldr	r3, [pc, #784]	; (800ed28 <__ieee754_pow+0x728>)
 800ea16:	429c      	cmp	r4, r3
 800ea18:	f340 815b 	ble.w	800ecd2 <__ieee754_pow+0x6d2>
 800ea1c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ea1e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800ea22:	3301      	adds	r3, #1
 800ea24:	930c      	str	r3, [sp, #48]	; 0x30
 800ea26:	f04f 0800 	mov.w	r8, #0
 800ea2a:	4658      	mov	r0, fp
 800ea2c:	4629      	mov	r1, r5
 800ea2e:	4bbf      	ldr	r3, [pc, #764]	; (800ed2c <__ieee754_pow+0x72c>)
 800ea30:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 800ea34:	444b      	add	r3, r9
 800ea36:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ea3a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800ea3e:	461a      	mov	r2, r3
 800ea40:	4623      	mov	r3, r4
 800ea42:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ea46:	f7f1 fbfb 	bl	8000240 <__aeabi_dsub>
 800ea4a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ea4e:	4606      	mov	r6, r0
 800ea50:	460f      	mov	r7, r1
 800ea52:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ea56:	f7f1 fbf5 	bl	8000244 <__adddf3>
 800ea5a:	4602      	mov	r2, r0
 800ea5c:	460b      	mov	r3, r1
 800ea5e:	2000      	movs	r0, #0
 800ea60:	49b3      	ldr	r1, [pc, #716]	; (800ed30 <__ieee754_pow+0x730>)
 800ea62:	f7f1 fecf 	bl	8000804 <__aeabi_ddiv>
 800ea66:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800ea6a:	4602      	mov	r2, r0
 800ea6c:	460b      	mov	r3, r1
 800ea6e:	4630      	mov	r0, r6
 800ea70:	4639      	mov	r1, r7
 800ea72:	f7f1 fd9d 	bl	80005b0 <__aeabi_dmul>
 800ea76:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ea7a:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800ea7e:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ea82:	2300      	movs	r3, #0
 800ea84:	2200      	movs	r2, #0
 800ea86:	106d      	asrs	r5, r5, #1
 800ea88:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800ea8c:	9304      	str	r3, [sp, #16]
 800ea8e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800ea92:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800ea96:	eb05 4388 	add.w	r3, r5, r8, lsl #18
 800ea9a:	4650      	mov	r0, sl
 800ea9c:	4659      	mov	r1, fp
 800ea9e:	4614      	mov	r4, r2
 800eaa0:	461d      	mov	r5, r3
 800eaa2:	f7f1 fd85 	bl	80005b0 <__aeabi_dmul>
 800eaa6:	4602      	mov	r2, r0
 800eaa8:	460b      	mov	r3, r1
 800eaaa:	4630      	mov	r0, r6
 800eaac:	4639      	mov	r1, r7
 800eaae:	f7f1 fbc7 	bl	8000240 <__aeabi_dsub>
 800eab2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800eab6:	4606      	mov	r6, r0
 800eab8:	460f      	mov	r7, r1
 800eaba:	4620      	mov	r0, r4
 800eabc:	4629      	mov	r1, r5
 800eabe:	f7f1 fbbf 	bl	8000240 <__aeabi_dsub>
 800eac2:	4602      	mov	r2, r0
 800eac4:	460b      	mov	r3, r1
 800eac6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800eaca:	f7f1 fbb9 	bl	8000240 <__aeabi_dsub>
 800eace:	4652      	mov	r2, sl
 800ead0:	465b      	mov	r3, fp
 800ead2:	f7f1 fd6d 	bl	80005b0 <__aeabi_dmul>
 800ead6:	4602      	mov	r2, r0
 800ead8:	460b      	mov	r3, r1
 800eada:	4630      	mov	r0, r6
 800eadc:	4639      	mov	r1, r7
 800eade:	f7f1 fbaf 	bl	8000240 <__aeabi_dsub>
 800eae2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800eae6:	f7f1 fd63 	bl	80005b0 <__aeabi_dmul>
 800eaea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800eaee:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800eaf2:	4610      	mov	r0, r2
 800eaf4:	4619      	mov	r1, r3
 800eaf6:	f7f1 fd5b 	bl	80005b0 <__aeabi_dmul>
 800eafa:	a377      	add	r3, pc, #476	; (adr r3, 800ecd8 <__ieee754_pow+0x6d8>)
 800eafc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb00:	4604      	mov	r4, r0
 800eb02:	460d      	mov	r5, r1
 800eb04:	f7f1 fd54 	bl	80005b0 <__aeabi_dmul>
 800eb08:	a375      	add	r3, pc, #468	; (adr r3, 800ece0 <__ieee754_pow+0x6e0>)
 800eb0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb0e:	f7f1 fb99 	bl	8000244 <__adddf3>
 800eb12:	4622      	mov	r2, r4
 800eb14:	462b      	mov	r3, r5
 800eb16:	f7f1 fd4b 	bl	80005b0 <__aeabi_dmul>
 800eb1a:	a373      	add	r3, pc, #460	; (adr r3, 800ece8 <__ieee754_pow+0x6e8>)
 800eb1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb20:	f7f1 fb90 	bl	8000244 <__adddf3>
 800eb24:	4622      	mov	r2, r4
 800eb26:	462b      	mov	r3, r5
 800eb28:	f7f1 fd42 	bl	80005b0 <__aeabi_dmul>
 800eb2c:	a370      	add	r3, pc, #448	; (adr r3, 800ecf0 <__ieee754_pow+0x6f0>)
 800eb2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb32:	f7f1 fb87 	bl	8000244 <__adddf3>
 800eb36:	4622      	mov	r2, r4
 800eb38:	462b      	mov	r3, r5
 800eb3a:	f7f1 fd39 	bl	80005b0 <__aeabi_dmul>
 800eb3e:	a36e      	add	r3, pc, #440	; (adr r3, 800ecf8 <__ieee754_pow+0x6f8>)
 800eb40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb44:	f7f1 fb7e 	bl	8000244 <__adddf3>
 800eb48:	4622      	mov	r2, r4
 800eb4a:	462b      	mov	r3, r5
 800eb4c:	f7f1 fd30 	bl	80005b0 <__aeabi_dmul>
 800eb50:	a36b      	add	r3, pc, #428	; (adr r3, 800ed00 <__ieee754_pow+0x700>)
 800eb52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb56:	f7f1 fb75 	bl	8000244 <__adddf3>
 800eb5a:	4622      	mov	r2, r4
 800eb5c:	4606      	mov	r6, r0
 800eb5e:	460f      	mov	r7, r1
 800eb60:	462b      	mov	r3, r5
 800eb62:	4620      	mov	r0, r4
 800eb64:	4629      	mov	r1, r5
 800eb66:	f7f1 fd23 	bl	80005b0 <__aeabi_dmul>
 800eb6a:	4602      	mov	r2, r0
 800eb6c:	460b      	mov	r3, r1
 800eb6e:	4630      	mov	r0, r6
 800eb70:	4639      	mov	r1, r7
 800eb72:	f7f1 fd1d 	bl	80005b0 <__aeabi_dmul>
 800eb76:	4604      	mov	r4, r0
 800eb78:	460d      	mov	r5, r1
 800eb7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eb7e:	4652      	mov	r2, sl
 800eb80:	465b      	mov	r3, fp
 800eb82:	f7f1 fb5f 	bl	8000244 <__adddf3>
 800eb86:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800eb8a:	f7f1 fd11 	bl	80005b0 <__aeabi_dmul>
 800eb8e:	4622      	mov	r2, r4
 800eb90:	462b      	mov	r3, r5
 800eb92:	f7f1 fb57 	bl	8000244 <__adddf3>
 800eb96:	4652      	mov	r2, sl
 800eb98:	4606      	mov	r6, r0
 800eb9a:	460f      	mov	r7, r1
 800eb9c:	465b      	mov	r3, fp
 800eb9e:	4650      	mov	r0, sl
 800eba0:	4659      	mov	r1, fp
 800eba2:	f7f1 fd05 	bl	80005b0 <__aeabi_dmul>
 800eba6:	2200      	movs	r2, #0
 800eba8:	4b62      	ldr	r3, [pc, #392]	; (800ed34 <__ieee754_pow+0x734>)
 800ebaa:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ebae:	f7f1 fb49 	bl	8000244 <__adddf3>
 800ebb2:	4632      	mov	r2, r6
 800ebb4:	463b      	mov	r3, r7
 800ebb6:	f7f1 fb45 	bl	8000244 <__adddf3>
 800ebba:	9804      	ldr	r0, [sp, #16]
 800ebbc:	460d      	mov	r5, r1
 800ebbe:	4604      	mov	r4, r0
 800ebc0:	4602      	mov	r2, r0
 800ebc2:	460b      	mov	r3, r1
 800ebc4:	4650      	mov	r0, sl
 800ebc6:	4659      	mov	r1, fp
 800ebc8:	f7f1 fcf2 	bl	80005b0 <__aeabi_dmul>
 800ebcc:	2200      	movs	r2, #0
 800ebce:	4682      	mov	sl, r0
 800ebd0:	468b      	mov	fp, r1
 800ebd2:	4b58      	ldr	r3, [pc, #352]	; (800ed34 <__ieee754_pow+0x734>)
 800ebd4:	4620      	mov	r0, r4
 800ebd6:	4629      	mov	r1, r5
 800ebd8:	f7f1 fb32 	bl	8000240 <__aeabi_dsub>
 800ebdc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ebe0:	f7f1 fb2e 	bl	8000240 <__aeabi_dsub>
 800ebe4:	4602      	mov	r2, r0
 800ebe6:	460b      	mov	r3, r1
 800ebe8:	4630      	mov	r0, r6
 800ebea:	4639      	mov	r1, r7
 800ebec:	f7f1 fb28 	bl	8000240 <__aeabi_dsub>
 800ebf0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ebf4:	f7f1 fcdc 	bl	80005b0 <__aeabi_dmul>
 800ebf8:	4622      	mov	r2, r4
 800ebfa:	4606      	mov	r6, r0
 800ebfc:	460f      	mov	r7, r1
 800ebfe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ec02:	462b      	mov	r3, r5
 800ec04:	f7f1 fcd4 	bl	80005b0 <__aeabi_dmul>
 800ec08:	4602      	mov	r2, r0
 800ec0a:	460b      	mov	r3, r1
 800ec0c:	4630      	mov	r0, r6
 800ec0e:	4639      	mov	r1, r7
 800ec10:	f7f1 fb18 	bl	8000244 <__adddf3>
 800ec14:	4606      	mov	r6, r0
 800ec16:	460f      	mov	r7, r1
 800ec18:	4602      	mov	r2, r0
 800ec1a:	460b      	mov	r3, r1
 800ec1c:	4650      	mov	r0, sl
 800ec1e:	4659      	mov	r1, fp
 800ec20:	f7f1 fb10 	bl	8000244 <__adddf3>
 800ec24:	a338      	add	r3, pc, #224	; (adr r3, 800ed08 <__ieee754_pow+0x708>)
 800ec26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec2a:	9804      	ldr	r0, [sp, #16]
 800ec2c:	460d      	mov	r5, r1
 800ec2e:	4604      	mov	r4, r0
 800ec30:	f7f1 fcbe 	bl	80005b0 <__aeabi_dmul>
 800ec34:	4652      	mov	r2, sl
 800ec36:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ec3a:	465b      	mov	r3, fp
 800ec3c:	4620      	mov	r0, r4
 800ec3e:	4629      	mov	r1, r5
 800ec40:	f7f1 fafe 	bl	8000240 <__aeabi_dsub>
 800ec44:	4602      	mov	r2, r0
 800ec46:	460b      	mov	r3, r1
 800ec48:	4630      	mov	r0, r6
 800ec4a:	4639      	mov	r1, r7
 800ec4c:	f7f1 faf8 	bl	8000240 <__aeabi_dsub>
 800ec50:	a32f      	add	r3, pc, #188	; (adr r3, 800ed10 <__ieee754_pow+0x710>)
 800ec52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec56:	f7f1 fcab 	bl	80005b0 <__aeabi_dmul>
 800ec5a:	a32f      	add	r3, pc, #188	; (adr r3, 800ed18 <__ieee754_pow+0x718>)
 800ec5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec60:	4606      	mov	r6, r0
 800ec62:	460f      	mov	r7, r1
 800ec64:	4620      	mov	r0, r4
 800ec66:	4629      	mov	r1, r5
 800ec68:	f7f1 fca2 	bl	80005b0 <__aeabi_dmul>
 800ec6c:	4602      	mov	r2, r0
 800ec6e:	460b      	mov	r3, r1
 800ec70:	4630      	mov	r0, r6
 800ec72:	4639      	mov	r1, r7
 800ec74:	f7f1 fae6 	bl	8000244 <__adddf3>
 800ec78:	4b2f      	ldr	r3, [pc, #188]	; (800ed38 <__ieee754_pow+0x738>)
 800ec7a:	444b      	add	r3, r9
 800ec7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec80:	f7f1 fae0 	bl	8000244 <__adddf3>
 800ec84:	4604      	mov	r4, r0
 800ec86:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ec88:	460d      	mov	r5, r1
 800ec8a:	f7f1 fc27 	bl	80004dc <__aeabi_i2d>
 800ec8e:	4606      	mov	r6, r0
 800ec90:	460f      	mov	r7, r1
 800ec92:	4b2a      	ldr	r3, [pc, #168]	; (800ed3c <__ieee754_pow+0x73c>)
 800ec94:	4622      	mov	r2, r4
 800ec96:	444b      	add	r3, r9
 800ec98:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ec9c:	462b      	mov	r3, r5
 800ec9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eca2:	f7f1 facf 	bl	8000244 <__adddf3>
 800eca6:	4642      	mov	r2, r8
 800eca8:	464b      	mov	r3, r9
 800ecaa:	f7f1 facb 	bl	8000244 <__adddf3>
 800ecae:	4632      	mov	r2, r6
 800ecb0:	463b      	mov	r3, r7
 800ecb2:	f7f1 fac7 	bl	8000244 <__adddf3>
 800ecb6:	9804      	ldr	r0, [sp, #16]
 800ecb8:	4632      	mov	r2, r6
 800ecba:	463b      	mov	r3, r7
 800ecbc:	4682      	mov	sl, r0
 800ecbe:	468b      	mov	fp, r1
 800ecc0:	f7f1 fabe 	bl	8000240 <__aeabi_dsub>
 800ecc4:	4642      	mov	r2, r8
 800ecc6:	464b      	mov	r3, r9
 800ecc8:	f7f1 faba 	bl	8000240 <__aeabi_dsub>
 800eccc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ecd0:	e60b      	b.n	800e8ea <__ieee754_pow+0x2ea>
 800ecd2:	f04f 0801 	mov.w	r8, #1
 800ecd6:	e6a8      	b.n	800ea2a <__ieee754_pow+0x42a>
 800ecd8:	4a454eef 	.word	0x4a454eef
 800ecdc:	3fca7e28 	.word	0x3fca7e28
 800ece0:	93c9db65 	.word	0x93c9db65
 800ece4:	3fcd864a 	.word	0x3fcd864a
 800ece8:	a91d4101 	.word	0xa91d4101
 800ecec:	3fd17460 	.word	0x3fd17460
 800ecf0:	518f264d 	.word	0x518f264d
 800ecf4:	3fd55555 	.word	0x3fd55555
 800ecf8:	db6fabff 	.word	0xdb6fabff
 800ecfc:	3fdb6db6 	.word	0x3fdb6db6
 800ed00:	33333303 	.word	0x33333303
 800ed04:	3fe33333 	.word	0x3fe33333
 800ed08:	e0000000 	.word	0xe0000000
 800ed0c:	3feec709 	.word	0x3feec709
 800ed10:	dc3a03fd 	.word	0xdc3a03fd
 800ed14:	3feec709 	.word	0x3feec709
 800ed18:	145b01f5 	.word	0x145b01f5
 800ed1c:	be3e2fe0 	.word	0xbe3e2fe0
 800ed20:	43400000 	.word	0x43400000
 800ed24:	0003988e 	.word	0x0003988e
 800ed28:	000bb679 	.word	0x000bb679
 800ed2c:	0800f978 	.word	0x0800f978
 800ed30:	3ff00000 	.word	0x3ff00000
 800ed34:	40080000 	.word	0x40080000
 800ed38:	0800f998 	.word	0x0800f998
 800ed3c:	0800f988 	.word	0x0800f988
 800ed40:	a39b      	add	r3, pc, #620	; (adr r3, 800efb0 <__ieee754_pow+0x9b0>)
 800ed42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed46:	4640      	mov	r0, r8
 800ed48:	4649      	mov	r1, r9
 800ed4a:	f7f1 fa7b 	bl	8000244 <__adddf3>
 800ed4e:	4622      	mov	r2, r4
 800ed50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ed54:	462b      	mov	r3, r5
 800ed56:	4650      	mov	r0, sl
 800ed58:	4639      	mov	r1, r7
 800ed5a:	f7f1 fa71 	bl	8000240 <__aeabi_dsub>
 800ed5e:	4602      	mov	r2, r0
 800ed60:	460b      	mov	r3, r1
 800ed62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ed66:	f7f1 feb3 	bl	8000ad0 <__aeabi_dcmpgt>
 800ed6a:	2800      	cmp	r0, #0
 800ed6c:	f47f ae0d 	bne.w	800e98a <__ieee754_pow+0x38a>
 800ed70:	4aa3      	ldr	r2, [pc, #652]	; (800f000 <__ieee754_pow+0xa00>)
 800ed72:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800ed76:	4293      	cmp	r3, r2
 800ed78:	f340 8103 	ble.w	800ef82 <__ieee754_pow+0x982>
 800ed7c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800ed80:	2000      	movs	r0, #0
 800ed82:	151b      	asrs	r3, r3, #20
 800ed84:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800ed88:	fa4a f303 	asr.w	r3, sl, r3
 800ed8c:	4433      	add	r3, r6
 800ed8e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800ed92:	4f9c      	ldr	r7, [pc, #624]	; (800f004 <__ieee754_pow+0xa04>)
 800ed94:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800ed98:	4117      	asrs	r7, r2
 800ed9a:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800ed9e:	ea23 0107 	bic.w	r1, r3, r7
 800eda2:	f1c2 0214 	rsb	r2, r2, #20
 800eda6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800edaa:	fa4a fa02 	asr.w	sl, sl, r2
 800edae:	2e00      	cmp	r6, #0
 800edb0:	4602      	mov	r2, r0
 800edb2:	460b      	mov	r3, r1
 800edb4:	4620      	mov	r0, r4
 800edb6:	4629      	mov	r1, r5
 800edb8:	bfb8      	it	lt
 800edba:	f1ca 0a00 	rsblt	sl, sl, #0
 800edbe:	f7f1 fa3f 	bl	8000240 <__aeabi_dsub>
 800edc2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800edc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800edca:	4642      	mov	r2, r8
 800edcc:	464b      	mov	r3, r9
 800edce:	f7f1 fa39 	bl	8000244 <__adddf3>
 800edd2:	a379      	add	r3, pc, #484	; (adr r3, 800efb8 <__ieee754_pow+0x9b8>)
 800edd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edd8:	2000      	movs	r0, #0
 800edda:	460d      	mov	r5, r1
 800eddc:	4604      	mov	r4, r0
 800edde:	f7f1 fbe7 	bl	80005b0 <__aeabi_dmul>
 800ede2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ede6:	4606      	mov	r6, r0
 800ede8:	460f      	mov	r7, r1
 800edea:	4620      	mov	r0, r4
 800edec:	4629      	mov	r1, r5
 800edee:	f7f1 fa27 	bl	8000240 <__aeabi_dsub>
 800edf2:	4602      	mov	r2, r0
 800edf4:	460b      	mov	r3, r1
 800edf6:	4640      	mov	r0, r8
 800edf8:	4649      	mov	r1, r9
 800edfa:	f7f1 fa21 	bl	8000240 <__aeabi_dsub>
 800edfe:	a370      	add	r3, pc, #448	; (adr r3, 800efc0 <__ieee754_pow+0x9c0>)
 800ee00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee04:	f7f1 fbd4 	bl	80005b0 <__aeabi_dmul>
 800ee08:	a36f      	add	r3, pc, #444	; (adr r3, 800efc8 <__ieee754_pow+0x9c8>)
 800ee0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee0e:	4680      	mov	r8, r0
 800ee10:	4689      	mov	r9, r1
 800ee12:	4620      	mov	r0, r4
 800ee14:	4629      	mov	r1, r5
 800ee16:	f7f1 fbcb 	bl	80005b0 <__aeabi_dmul>
 800ee1a:	4602      	mov	r2, r0
 800ee1c:	460b      	mov	r3, r1
 800ee1e:	4640      	mov	r0, r8
 800ee20:	4649      	mov	r1, r9
 800ee22:	f7f1 fa0f 	bl	8000244 <__adddf3>
 800ee26:	4604      	mov	r4, r0
 800ee28:	460d      	mov	r5, r1
 800ee2a:	4602      	mov	r2, r0
 800ee2c:	460b      	mov	r3, r1
 800ee2e:	4630      	mov	r0, r6
 800ee30:	4639      	mov	r1, r7
 800ee32:	f7f1 fa07 	bl	8000244 <__adddf3>
 800ee36:	4632      	mov	r2, r6
 800ee38:	463b      	mov	r3, r7
 800ee3a:	4680      	mov	r8, r0
 800ee3c:	4689      	mov	r9, r1
 800ee3e:	f7f1 f9ff 	bl	8000240 <__aeabi_dsub>
 800ee42:	4602      	mov	r2, r0
 800ee44:	460b      	mov	r3, r1
 800ee46:	4620      	mov	r0, r4
 800ee48:	4629      	mov	r1, r5
 800ee4a:	f7f1 f9f9 	bl	8000240 <__aeabi_dsub>
 800ee4e:	4642      	mov	r2, r8
 800ee50:	4606      	mov	r6, r0
 800ee52:	460f      	mov	r7, r1
 800ee54:	464b      	mov	r3, r9
 800ee56:	4640      	mov	r0, r8
 800ee58:	4649      	mov	r1, r9
 800ee5a:	f7f1 fba9 	bl	80005b0 <__aeabi_dmul>
 800ee5e:	a35c      	add	r3, pc, #368	; (adr r3, 800efd0 <__ieee754_pow+0x9d0>)
 800ee60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee64:	4604      	mov	r4, r0
 800ee66:	460d      	mov	r5, r1
 800ee68:	f7f1 fba2 	bl	80005b0 <__aeabi_dmul>
 800ee6c:	a35a      	add	r3, pc, #360	; (adr r3, 800efd8 <__ieee754_pow+0x9d8>)
 800ee6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee72:	f7f1 f9e5 	bl	8000240 <__aeabi_dsub>
 800ee76:	4622      	mov	r2, r4
 800ee78:	462b      	mov	r3, r5
 800ee7a:	f7f1 fb99 	bl	80005b0 <__aeabi_dmul>
 800ee7e:	a358      	add	r3, pc, #352	; (adr r3, 800efe0 <__ieee754_pow+0x9e0>)
 800ee80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee84:	f7f1 f9de 	bl	8000244 <__adddf3>
 800ee88:	4622      	mov	r2, r4
 800ee8a:	462b      	mov	r3, r5
 800ee8c:	f7f1 fb90 	bl	80005b0 <__aeabi_dmul>
 800ee90:	a355      	add	r3, pc, #340	; (adr r3, 800efe8 <__ieee754_pow+0x9e8>)
 800ee92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee96:	f7f1 f9d3 	bl	8000240 <__aeabi_dsub>
 800ee9a:	4622      	mov	r2, r4
 800ee9c:	462b      	mov	r3, r5
 800ee9e:	f7f1 fb87 	bl	80005b0 <__aeabi_dmul>
 800eea2:	a353      	add	r3, pc, #332	; (adr r3, 800eff0 <__ieee754_pow+0x9f0>)
 800eea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eea8:	f7f1 f9cc 	bl	8000244 <__adddf3>
 800eeac:	4622      	mov	r2, r4
 800eeae:	462b      	mov	r3, r5
 800eeb0:	f7f1 fb7e 	bl	80005b0 <__aeabi_dmul>
 800eeb4:	4602      	mov	r2, r0
 800eeb6:	460b      	mov	r3, r1
 800eeb8:	4640      	mov	r0, r8
 800eeba:	4649      	mov	r1, r9
 800eebc:	f7f1 f9c0 	bl	8000240 <__aeabi_dsub>
 800eec0:	4604      	mov	r4, r0
 800eec2:	460d      	mov	r5, r1
 800eec4:	4602      	mov	r2, r0
 800eec6:	460b      	mov	r3, r1
 800eec8:	4640      	mov	r0, r8
 800eeca:	4649      	mov	r1, r9
 800eecc:	f7f1 fb70 	bl	80005b0 <__aeabi_dmul>
 800eed0:	2200      	movs	r2, #0
 800eed2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eed6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800eeda:	4620      	mov	r0, r4
 800eedc:	4629      	mov	r1, r5
 800eede:	f7f1 f9af 	bl	8000240 <__aeabi_dsub>
 800eee2:	4602      	mov	r2, r0
 800eee4:	460b      	mov	r3, r1
 800eee6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eeea:	f7f1 fc8b 	bl	8000804 <__aeabi_ddiv>
 800eeee:	4632      	mov	r2, r6
 800eef0:	4604      	mov	r4, r0
 800eef2:	460d      	mov	r5, r1
 800eef4:	463b      	mov	r3, r7
 800eef6:	4640      	mov	r0, r8
 800eef8:	4649      	mov	r1, r9
 800eefa:	f7f1 fb59 	bl	80005b0 <__aeabi_dmul>
 800eefe:	4632      	mov	r2, r6
 800ef00:	463b      	mov	r3, r7
 800ef02:	f7f1 f99f 	bl	8000244 <__adddf3>
 800ef06:	4602      	mov	r2, r0
 800ef08:	460b      	mov	r3, r1
 800ef0a:	4620      	mov	r0, r4
 800ef0c:	4629      	mov	r1, r5
 800ef0e:	f7f1 f997 	bl	8000240 <__aeabi_dsub>
 800ef12:	4642      	mov	r2, r8
 800ef14:	464b      	mov	r3, r9
 800ef16:	f7f1 f993 	bl	8000240 <__aeabi_dsub>
 800ef1a:	4602      	mov	r2, r0
 800ef1c:	460b      	mov	r3, r1
 800ef1e:	2000      	movs	r0, #0
 800ef20:	4939      	ldr	r1, [pc, #228]	; (800f008 <__ieee754_pow+0xa08>)
 800ef22:	f7f1 f98d 	bl	8000240 <__aeabi_dsub>
 800ef26:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800ef2a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800ef2e:	da2b      	bge.n	800ef88 <__ieee754_pow+0x988>
 800ef30:	4652      	mov	r2, sl
 800ef32:	f000 f9b9 	bl	800f2a8 <scalbn>
 800ef36:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ef3a:	f7ff bbf6 	b.w	800e72a <__ieee754_pow+0x12a>
 800ef3e:	4b33      	ldr	r3, [pc, #204]	; (800f00c <__ieee754_pow+0xa0c>)
 800ef40:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800ef44:	429f      	cmp	r7, r3
 800ef46:	f77f af13 	ble.w	800ed70 <__ieee754_pow+0x770>
 800ef4a:	4b31      	ldr	r3, [pc, #196]	; (800f010 <__ieee754_pow+0xa10>)
 800ef4c:	440b      	add	r3, r1
 800ef4e:	4303      	orrs	r3, r0
 800ef50:	d00b      	beq.n	800ef6a <__ieee754_pow+0x96a>
 800ef52:	a329      	add	r3, pc, #164	; (adr r3, 800eff8 <__ieee754_pow+0x9f8>)
 800ef54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef58:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ef5c:	f7f1 fb28 	bl	80005b0 <__aeabi_dmul>
 800ef60:	a325      	add	r3, pc, #148	; (adr r3, 800eff8 <__ieee754_pow+0x9f8>)
 800ef62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef66:	f7ff bbe0 	b.w	800e72a <__ieee754_pow+0x12a>
 800ef6a:	4622      	mov	r2, r4
 800ef6c:	462b      	mov	r3, r5
 800ef6e:	f7f1 f967 	bl	8000240 <__aeabi_dsub>
 800ef72:	4642      	mov	r2, r8
 800ef74:	464b      	mov	r3, r9
 800ef76:	f7f1 fda1 	bl	8000abc <__aeabi_dcmpge>
 800ef7a:	2800      	cmp	r0, #0
 800ef7c:	f43f aef8 	beq.w	800ed70 <__ieee754_pow+0x770>
 800ef80:	e7e7      	b.n	800ef52 <__ieee754_pow+0x952>
 800ef82:	f04f 0a00 	mov.w	sl, #0
 800ef86:	e71e      	b.n	800edc6 <__ieee754_pow+0x7c6>
 800ef88:	4621      	mov	r1, r4
 800ef8a:	e7d4      	b.n	800ef36 <__ieee754_pow+0x936>
 800ef8c:	f04f 0b00 	mov.w	fp, #0
 800ef90:	f8df c074 	ldr.w	ip, [pc, #116]	; 800f008 <__ieee754_pow+0xa08>
 800ef94:	f7ff bb95 	b.w	800e6c2 <__ieee754_pow+0xc2>
 800ef98:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800ef9c:	f7ff bb91 	b.w	800e6c2 <__ieee754_pow+0xc2>
 800efa0:	4638      	mov	r0, r7
 800efa2:	4641      	mov	r1, r8
 800efa4:	f7ff bbc3 	b.w	800e72e <__ieee754_pow+0x12e>
 800efa8:	9200      	str	r2, [sp, #0]
 800efaa:	f7ff bb9f 	b.w	800e6ec <__ieee754_pow+0xec>
 800efae:	bf00      	nop
 800efb0:	652b82fe 	.word	0x652b82fe
 800efb4:	3c971547 	.word	0x3c971547
 800efb8:	00000000 	.word	0x00000000
 800efbc:	3fe62e43 	.word	0x3fe62e43
 800efc0:	fefa39ef 	.word	0xfefa39ef
 800efc4:	3fe62e42 	.word	0x3fe62e42
 800efc8:	0ca86c39 	.word	0x0ca86c39
 800efcc:	be205c61 	.word	0xbe205c61
 800efd0:	72bea4d0 	.word	0x72bea4d0
 800efd4:	3e663769 	.word	0x3e663769
 800efd8:	c5d26bf1 	.word	0xc5d26bf1
 800efdc:	3ebbbd41 	.word	0x3ebbbd41
 800efe0:	af25de2c 	.word	0xaf25de2c
 800efe4:	3f11566a 	.word	0x3f11566a
 800efe8:	16bebd93 	.word	0x16bebd93
 800efec:	3f66c16c 	.word	0x3f66c16c
 800eff0:	5555553e 	.word	0x5555553e
 800eff4:	3fc55555 	.word	0x3fc55555
 800eff8:	c2f8f359 	.word	0xc2f8f359
 800effc:	01a56e1f 	.word	0x01a56e1f
 800f000:	3fe00000 	.word	0x3fe00000
 800f004:	000fffff 	.word	0x000fffff
 800f008:	3ff00000 	.word	0x3ff00000
 800f00c:	4090cbff 	.word	0x4090cbff
 800f010:	3f6f3400 	.word	0x3f6f3400

0800f014 <__ieee754_sqrt>:
 800f014:	4b54      	ldr	r3, [pc, #336]	; (800f168 <__ieee754_sqrt+0x154>)
 800f016:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f01a:	438b      	bics	r3, r1
 800f01c:	4606      	mov	r6, r0
 800f01e:	460d      	mov	r5, r1
 800f020:	460a      	mov	r2, r1
 800f022:	460c      	mov	r4, r1
 800f024:	d10f      	bne.n	800f046 <__ieee754_sqrt+0x32>
 800f026:	4602      	mov	r2, r0
 800f028:	460b      	mov	r3, r1
 800f02a:	f7f1 fac1 	bl	80005b0 <__aeabi_dmul>
 800f02e:	4602      	mov	r2, r0
 800f030:	460b      	mov	r3, r1
 800f032:	4630      	mov	r0, r6
 800f034:	4629      	mov	r1, r5
 800f036:	f7f1 f905 	bl	8000244 <__adddf3>
 800f03a:	4606      	mov	r6, r0
 800f03c:	460d      	mov	r5, r1
 800f03e:	4630      	mov	r0, r6
 800f040:	4629      	mov	r1, r5
 800f042:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f046:	2900      	cmp	r1, #0
 800f048:	4607      	mov	r7, r0
 800f04a:	4603      	mov	r3, r0
 800f04c:	dc0e      	bgt.n	800f06c <__ieee754_sqrt+0x58>
 800f04e:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800f052:	ea5c 0707 	orrs.w	r7, ip, r7
 800f056:	d0f2      	beq.n	800f03e <__ieee754_sqrt+0x2a>
 800f058:	b141      	cbz	r1, 800f06c <__ieee754_sqrt+0x58>
 800f05a:	4602      	mov	r2, r0
 800f05c:	460b      	mov	r3, r1
 800f05e:	f7f1 f8ef 	bl	8000240 <__aeabi_dsub>
 800f062:	4602      	mov	r2, r0
 800f064:	460b      	mov	r3, r1
 800f066:	f7f1 fbcd 	bl	8000804 <__aeabi_ddiv>
 800f06a:	e7e6      	b.n	800f03a <__ieee754_sqrt+0x26>
 800f06c:	1512      	asrs	r2, r2, #20
 800f06e:	d074      	beq.n	800f15a <__ieee754_sqrt+0x146>
 800f070:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800f074:	07d5      	lsls	r5, r2, #31
 800f076:	f04f 0500 	mov.w	r5, #0
 800f07a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800f07e:	bf48      	it	mi
 800f080:	0fd9      	lsrmi	r1, r3, #31
 800f082:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 800f086:	bf44      	itt	mi
 800f088:	005b      	lslmi	r3, r3, #1
 800f08a:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 800f08e:	1051      	asrs	r1, r2, #1
 800f090:	0fda      	lsrs	r2, r3, #31
 800f092:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 800f096:	4628      	mov	r0, r5
 800f098:	2216      	movs	r2, #22
 800f09a:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800f09e:	005b      	lsls	r3, r3, #1
 800f0a0:	1987      	adds	r7, r0, r6
 800f0a2:	42a7      	cmp	r7, r4
 800f0a4:	bfde      	ittt	le
 800f0a6:	19b8      	addle	r0, r7, r6
 800f0a8:	1be4      	suble	r4, r4, r7
 800f0aa:	19ad      	addle	r5, r5, r6
 800f0ac:	0fdf      	lsrs	r7, r3, #31
 800f0ae:	3a01      	subs	r2, #1
 800f0b0:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 800f0b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f0b8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800f0bc:	d1f0      	bne.n	800f0a0 <__ieee754_sqrt+0x8c>
 800f0be:	f04f 0c20 	mov.w	ip, #32
 800f0c2:	4696      	mov	lr, r2
 800f0c4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800f0c8:	4284      	cmp	r4, r0
 800f0ca:	eb06 070e 	add.w	r7, r6, lr
 800f0ce:	dc02      	bgt.n	800f0d6 <__ieee754_sqrt+0xc2>
 800f0d0:	d112      	bne.n	800f0f8 <__ieee754_sqrt+0xe4>
 800f0d2:	429f      	cmp	r7, r3
 800f0d4:	d810      	bhi.n	800f0f8 <__ieee754_sqrt+0xe4>
 800f0d6:	2f00      	cmp	r7, #0
 800f0d8:	eb07 0e06 	add.w	lr, r7, r6
 800f0dc:	da42      	bge.n	800f164 <__ieee754_sqrt+0x150>
 800f0de:	f1be 0f00 	cmp.w	lr, #0
 800f0e2:	db3f      	blt.n	800f164 <__ieee754_sqrt+0x150>
 800f0e4:	f100 0801 	add.w	r8, r0, #1
 800f0e8:	1a24      	subs	r4, r4, r0
 800f0ea:	4640      	mov	r0, r8
 800f0ec:	429f      	cmp	r7, r3
 800f0ee:	bf88      	it	hi
 800f0f0:	f104 34ff 	addhi.w	r4, r4, #4294967295
 800f0f4:	1bdb      	subs	r3, r3, r7
 800f0f6:	4432      	add	r2, r6
 800f0f8:	0064      	lsls	r4, r4, #1
 800f0fa:	f1bc 0c01 	subs.w	ip, ip, #1
 800f0fe:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 800f102:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800f106:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f10a:	d1dd      	bne.n	800f0c8 <__ieee754_sqrt+0xb4>
 800f10c:	4323      	orrs	r3, r4
 800f10e:	d006      	beq.n	800f11e <__ieee754_sqrt+0x10a>
 800f110:	1c54      	adds	r4, r2, #1
 800f112:	bf0b      	itete	eq
 800f114:	4662      	moveq	r2, ip
 800f116:	3201      	addne	r2, #1
 800f118:	3501      	addeq	r5, #1
 800f11a:	f022 0201 	bicne.w	r2, r2, #1
 800f11e:	106b      	asrs	r3, r5, #1
 800f120:	0852      	lsrs	r2, r2, #1
 800f122:	07e8      	lsls	r0, r5, #31
 800f124:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800f128:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800f12c:	bf48      	it	mi
 800f12e:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800f132:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 800f136:	4616      	mov	r6, r2
 800f138:	e781      	b.n	800f03e <__ieee754_sqrt+0x2a>
 800f13a:	0adc      	lsrs	r4, r3, #11
 800f13c:	3915      	subs	r1, #21
 800f13e:	055b      	lsls	r3, r3, #21
 800f140:	2c00      	cmp	r4, #0
 800f142:	d0fa      	beq.n	800f13a <__ieee754_sqrt+0x126>
 800f144:	02e6      	lsls	r6, r4, #11
 800f146:	d50a      	bpl.n	800f15e <__ieee754_sqrt+0x14a>
 800f148:	f1c2 0020 	rsb	r0, r2, #32
 800f14c:	fa23 f000 	lsr.w	r0, r3, r0
 800f150:	1e55      	subs	r5, r2, #1
 800f152:	4093      	lsls	r3, r2
 800f154:	4304      	orrs	r4, r0
 800f156:	1b4a      	subs	r2, r1, r5
 800f158:	e78a      	b.n	800f070 <__ieee754_sqrt+0x5c>
 800f15a:	4611      	mov	r1, r2
 800f15c:	e7f0      	b.n	800f140 <__ieee754_sqrt+0x12c>
 800f15e:	0064      	lsls	r4, r4, #1
 800f160:	3201      	adds	r2, #1
 800f162:	e7ef      	b.n	800f144 <__ieee754_sqrt+0x130>
 800f164:	4680      	mov	r8, r0
 800f166:	e7bf      	b.n	800f0e8 <__ieee754_sqrt+0xd4>
 800f168:	7ff00000 	.word	0x7ff00000

0800f16c <fabs>:
 800f16c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f170:	4619      	mov	r1, r3
 800f172:	4770      	bx	lr

0800f174 <finite>:
 800f174:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800f178:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 800f17c:	0fc0      	lsrs	r0, r0, #31
 800f17e:	4770      	bx	lr

0800f180 <matherr>:
 800f180:	2000      	movs	r0, #0
 800f182:	4770      	bx	lr

0800f184 <nan>:
 800f184:	2000      	movs	r0, #0
 800f186:	4901      	ldr	r1, [pc, #4]	; (800f18c <nan+0x8>)
 800f188:	4770      	bx	lr
 800f18a:	bf00      	nop
 800f18c:	7ff80000 	.word	0x7ff80000

0800f190 <rint>:
 800f190:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f192:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800f196:	f2a2 3cff 	subw	ip, r2, #1023	; 0x3ff
 800f19a:	f1bc 0f13 	cmp.w	ip, #19
 800f19e:	4604      	mov	r4, r0
 800f1a0:	460d      	mov	r5, r1
 800f1a2:	460b      	mov	r3, r1
 800f1a4:	4606      	mov	r6, r0
 800f1a6:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 800f1aa:	dc5a      	bgt.n	800f262 <rint+0xd2>
 800f1ac:	f1bc 0f00 	cmp.w	ip, #0
 800f1b0:	da2b      	bge.n	800f20a <rint+0x7a>
 800f1b2:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800f1b6:	4302      	orrs	r2, r0
 800f1b8:	d023      	beq.n	800f202 <rint+0x72>
 800f1ba:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800f1be:	4302      	orrs	r2, r0
 800f1c0:	4256      	negs	r6, r2
 800f1c2:	4316      	orrs	r6, r2
 800f1c4:	0c4b      	lsrs	r3, r1, #17
 800f1c6:	0b36      	lsrs	r6, r6, #12
 800f1c8:	4934      	ldr	r1, [pc, #208]	; (800f29c <rint+0x10c>)
 800f1ca:	045b      	lsls	r3, r3, #17
 800f1cc:	f406 2600 	and.w	r6, r6, #524288	; 0x80000
 800f1d0:	ea46 0503 	orr.w	r5, r6, r3
 800f1d4:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 800f1d8:	4602      	mov	r2, r0
 800f1da:	462b      	mov	r3, r5
 800f1dc:	e9d1 4500 	ldrd	r4, r5, [r1]
 800f1e0:	4620      	mov	r0, r4
 800f1e2:	4629      	mov	r1, r5
 800f1e4:	f7f1 f82e 	bl	8000244 <__adddf3>
 800f1e8:	e9cd 0100 	strd	r0, r1, [sp]
 800f1ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f1f0:	462b      	mov	r3, r5
 800f1f2:	4622      	mov	r2, r4
 800f1f4:	f7f1 f824 	bl	8000240 <__aeabi_dsub>
 800f1f8:	4604      	mov	r4, r0
 800f1fa:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f1fe:	ea43 75c7 	orr.w	r5, r3, r7, lsl #31
 800f202:	4620      	mov	r0, r4
 800f204:	4629      	mov	r1, r5
 800f206:	b003      	add	sp, #12
 800f208:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f20a:	4a25      	ldr	r2, [pc, #148]	; (800f2a0 <rint+0x110>)
 800f20c:	fa42 f20c 	asr.w	r2, r2, ip
 800f210:	4011      	ands	r1, r2
 800f212:	4301      	orrs	r1, r0
 800f214:	d0f5      	beq.n	800f202 <rint+0x72>
 800f216:	0852      	lsrs	r2, r2, #1
 800f218:	ea05 0102 	and.w	r1, r5, r2
 800f21c:	ea50 0601 	orrs.w	r6, r0, r1
 800f220:	d00c      	beq.n	800f23c <rint+0xac>
 800f222:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800f226:	f1bc 0f13 	cmp.w	ip, #19
 800f22a:	bf0c      	ite	eq
 800f22c:	f04f 4600 	moveq.w	r6, #2147483648	; 0x80000000
 800f230:	2600      	movne	r6, #0
 800f232:	ea25 0202 	bic.w	r2, r5, r2
 800f236:	fa43 f30c 	asr.w	r3, r3, ip
 800f23a:	4313      	orrs	r3, r2
 800f23c:	4917      	ldr	r1, [pc, #92]	; (800f29c <rint+0x10c>)
 800f23e:	4632      	mov	r2, r6
 800f240:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
 800f244:	e9d7 4500 	ldrd	r4, r5, [r7]
 800f248:	4620      	mov	r0, r4
 800f24a:	4629      	mov	r1, r5
 800f24c:	f7f0 fffa 	bl	8000244 <__adddf3>
 800f250:	e9cd 0100 	strd	r0, r1, [sp]
 800f254:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f258:	4622      	mov	r2, r4
 800f25a:	462b      	mov	r3, r5
 800f25c:	f7f0 fff0 	bl	8000240 <__aeabi_dsub>
 800f260:	e008      	b.n	800f274 <rint+0xe4>
 800f262:	f1bc 0f33 	cmp.w	ip, #51	; 0x33
 800f266:	dd08      	ble.n	800f27a <rint+0xea>
 800f268:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 800f26c:	d1c9      	bne.n	800f202 <rint+0x72>
 800f26e:	4602      	mov	r2, r0
 800f270:	f7f0 ffe8 	bl	8000244 <__adddf3>
 800f274:	4604      	mov	r4, r0
 800f276:	460d      	mov	r5, r1
 800f278:	e7c3      	b.n	800f202 <rint+0x72>
 800f27a:	f2a2 4113 	subw	r1, r2, #1043	; 0x413
 800f27e:	f04f 32ff 	mov.w	r2, #4294967295
 800f282:	40ca      	lsrs	r2, r1
 800f284:	4210      	tst	r0, r2
 800f286:	d0bc      	beq.n	800f202 <rint+0x72>
 800f288:	0852      	lsrs	r2, r2, #1
 800f28a:	4210      	tst	r0, r2
 800f28c:	bf1f      	itttt	ne
 800f28e:	f04f 4680 	movne.w	r6, #1073741824	; 0x40000000
 800f292:	ea20 0202 	bicne.w	r2, r0, r2
 800f296:	410e      	asrne	r6, r1
 800f298:	4316      	orrne	r6, r2
 800f29a:	e7cf      	b.n	800f23c <rint+0xac>
 800f29c:	0800f9a8 	.word	0x0800f9a8
 800f2a0:	000fffff 	.word	0x000fffff
 800f2a4:	00000000 	.word	0x00000000

0800f2a8 <scalbn>:
 800f2a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2aa:	4616      	mov	r6, r2
 800f2ac:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800f2b0:	4604      	mov	r4, r0
 800f2b2:	460d      	mov	r5, r1
 800f2b4:	460b      	mov	r3, r1
 800f2b6:	b982      	cbnz	r2, 800f2da <scalbn+0x32>
 800f2b8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f2bc:	4303      	orrs	r3, r0
 800f2be:	d034      	beq.n	800f32a <scalbn+0x82>
 800f2c0:	4b2d      	ldr	r3, [pc, #180]	; (800f378 <scalbn+0xd0>)
 800f2c2:	2200      	movs	r2, #0
 800f2c4:	f7f1 f974 	bl	80005b0 <__aeabi_dmul>
 800f2c8:	4b2c      	ldr	r3, [pc, #176]	; (800f37c <scalbn+0xd4>)
 800f2ca:	4604      	mov	r4, r0
 800f2cc:	429e      	cmp	r6, r3
 800f2ce:	460d      	mov	r5, r1
 800f2d0:	da0d      	bge.n	800f2ee <scalbn+0x46>
 800f2d2:	a325      	add	r3, pc, #148	; (adr r3, 800f368 <scalbn+0xc0>)
 800f2d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2d8:	e01c      	b.n	800f314 <scalbn+0x6c>
 800f2da:	f240 77ff 	movw	r7, #2047	; 0x7ff
 800f2de:	42ba      	cmp	r2, r7
 800f2e0:	d109      	bne.n	800f2f6 <scalbn+0x4e>
 800f2e2:	4602      	mov	r2, r0
 800f2e4:	f7f0 ffae 	bl	8000244 <__adddf3>
 800f2e8:	4604      	mov	r4, r0
 800f2ea:	460d      	mov	r5, r1
 800f2ec:	e01d      	b.n	800f32a <scalbn+0x82>
 800f2ee:	460b      	mov	r3, r1
 800f2f0:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800f2f4:	3a36      	subs	r2, #54	; 0x36
 800f2f6:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800f2fa:	4432      	add	r2, r6
 800f2fc:	428a      	cmp	r2, r1
 800f2fe:	dd0c      	ble.n	800f31a <scalbn+0x72>
 800f300:	4622      	mov	r2, r4
 800f302:	462b      	mov	r3, r5
 800f304:	a11a      	add	r1, pc, #104	; (adr r1, 800f370 <scalbn+0xc8>)
 800f306:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f30a:	f000 f83b 	bl	800f384 <copysign>
 800f30e:	a318      	add	r3, pc, #96	; (adr r3, 800f370 <scalbn+0xc8>)
 800f310:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f314:	f7f1 f94c 	bl	80005b0 <__aeabi_dmul>
 800f318:	e7e6      	b.n	800f2e8 <scalbn+0x40>
 800f31a:	2a00      	cmp	r2, #0
 800f31c:	dd08      	ble.n	800f330 <scalbn+0x88>
 800f31e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f322:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f326:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f32a:	4620      	mov	r0, r4
 800f32c:	4629      	mov	r1, r5
 800f32e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f330:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800f334:	da0b      	bge.n	800f34e <scalbn+0xa6>
 800f336:	f24c 3350 	movw	r3, #50000	; 0xc350
 800f33a:	429e      	cmp	r6, r3
 800f33c:	4622      	mov	r2, r4
 800f33e:	462b      	mov	r3, r5
 800f340:	dce0      	bgt.n	800f304 <scalbn+0x5c>
 800f342:	a109      	add	r1, pc, #36	; (adr r1, 800f368 <scalbn+0xc0>)
 800f344:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f348:	f000 f81c 	bl	800f384 <copysign>
 800f34c:	e7c1      	b.n	800f2d2 <scalbn+0x2a>
 800f34e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f352:	3236      	adds	r2, #54	; 0x36
 800f354:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f358:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f35c:	4620      	mov	r0, r4
 800f35e:	4629      	mov	r1, r5
 800f360:	2200      	movs	r2, #0
 800f362:	4b07      	ldr	r3, [pc, #28]	; (800f380 <scalbn+0xd8>)
 800f364:	e7d6      	b.n	800f314 <scalbn+0x6c>
 800f366:	bf00      	nop
 800f368:	c2f8f359 	.word	0xc2f8f359
 800f36c:	01a56e1f 	.word	0x01a56e1f
 800f370:	8800759c 	.word	0x8800759c
 800f374:	7e37e43c 	.word	0x7e37e43c
 800f378:	43500000 	.word	0x43500000
 800f37c:	ffff3cb0 	.word	0xffff3cb0
 800f380:	3c900000 	.word	0x3c900000

0800f384 <copysign>:
 800f384:	b530      	push	{r4, r5, lr}
 800f386:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800f38a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f38e:	ea42 0503 	orr.w	r5, r2, r3
 800f392:	4629      	mov	r1, r5
 800f394:	bd30      	pop	{r4, r5, pc}
	...

0800f398 <_init>:
 800f398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f39a:	bf00      	nop
 800f39c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f39e:	bc08      	pop	{r3}
 800f3a0:	469e      	mov	lr, r3
 800f3a2:	4770      	bx	lr

0800f3a4 <_fini>:
 800f3a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3a6:	bf00      	nop
 800f3a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f3aa:	bc08      	pop	{r3}
 800f3ac:	469e      	mov	lr, r3
 800f3ae:	4770      	bx	lr
