Version 3.2 HI-TECH Software Intermediate Code
[t ~ __deprecated__ ]
[t T19 __deprecated__ ]
"15782 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic18f248.h
[v _RC3 `Vb ~T19 @X0 0 e@31763 ]
"43 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic18.h
[v ___nop `(v ~T0 @X0 0 ef ]
[p i ___nop ]
[p mainexit ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f248.h: 49: extern volatile unsigned char RXF0SIDH @ 0xF00;
"51 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic18f248.h
[; ;pic18f248.h: 51: asm("RXF0SIDH equ 0F00h");
[; <" RXF0SIDH equ 0F00h ;# ">
[; ;pic18f248.h: 54: typedef union {
[; ;pic18f248.h: 55: struct {
[; ;pic18f248.h: 56: unsigned SID3 :1;
[; ;pic18f248.h: 57: unsigned SID4 :1;
[; ;pic18f248.h: 58: unsigned SID5 :1;
[; ;pic18f248.h: 59: unsigned SID6 :1;
[; ;pic18f248.h: 60: unsigned SID7 :1;
[; ;pic18f248.h: 61: unsigned SID8 :1;
[; ;pic18f248.h: 62: unsigned SID9 :1;
[; ;pic18f248.h: 63: unsigned SID10 :1;
[; ;pic18f248.h: 64: };
[; ;pic18f248.h: 65: struct {
[; ;pic18f248.h: 66: unsigned RXF0SID3 :1;
[; ;pic18f248.h: 67: unsigned RXF0SID4 :1;
[; ;pic18f248.h: 68: unsigned RXF0SID5 :1;
[; ;pic18f248.h: 69: unsigned RXF0SID6 :1;
[; ;pic18f248.h: 70: unsigned RXF0SID7 :1;
[; ;pic18f248.h: 71: unsigned RXF0SID8 :1;
[; ;pic18f248.h: 72: unsigned RXF0SID9 :1;
[; ;pic18f248.h: 73: unsigned RXF0SID10 :1;
[; ;pic18f248.h: 74: };
[; ;pic18f248.h: 75: } RXF0SIDHbits_t;
[; ;pic18f248.h: 76: extern volatile RXF0SIDHbits_t RXF0SIDHbits @ 0xF00;
[; ;pic18f248.h: 160: extern volatile unsigned char RXF0SIDL @ 0xF01;
"162
[; ;pic18f248.h: 162: asm("RXF0SIDL equ 0F01h");
[; <" RXF0SIDL equ 0F01h ;# ">
[; ;pic18f248.h: 165: typedef union {
[; ;pic18f248.h: 166: struct {
[; ;pic18f248.h: 167: unsigned EID16 :1;
[; ;pic18f248.h: 168: unsigned EID17 :1;
[; ;pic18f248.h: 169: unsigned :1;
[; ;pic18f248.h: 170: unsigned EXIDEN :1;
[; ;pic18f248.h: 171: unsigned :1;
[; ;pic18f248.h: 172: unsigned SID0 :1;
[; ;pic18f248.h: 173: unsigned SID1 :1;
[; ;pic18f248.h: 174: unsigned SID2 :1;
[; ;pic18f248.h: 175: };
[; ;pic18f248.h: 176: struct {
[; ;pic18f248.h: 177: unsigned RXF0EID16 :1;
[; ;pic18f248.h: 178: unsigned RXF0EID17 :1;
[; ;pic18f248.h: 179: unsigned :1;
[; ;pic18f248.h: 180: unsigned RXF0EXIDEN :1;
[; ;pic18f248.h: 181: unsigned :1;
[; ;pic18f248.h: 182: unsigned RXF0SID0 :1;
[; ;pic18f248.h: 183: unsigned RXF0SID1 :1;
[; ;pic18f248.h: 184: unsigned RXF0SID2 :1;
[; ;pic18f248.h: 185: };
[; ;pic18f248.h: 186: } RXF0SIDLbits_t;
[; ;pic18f248.h: 187: extern volatile RXF0SIDLbits_t RXF0SIDLbits @ 0xF01;
[; ;pic18f248.h: 251: extern volatile unsigned char RXF0EIDH @ 0xF02;
"253
[; ;pic18f248.h: 253: asm("RXF0EIDH equ 0F02h");
[; <" RXF0EIDH equ 0F02h ;# ">
[; ;pic18f248.h: 256: typedef union {
[; ;pic18f248.h: 257: struct {
[; ;pic18f248.h: 258: unsigned EID8 :1;
[; ;pic18f248.h: 259: unsigned EID9 :1;
[; ;pic18f248.h: 260: unsigned EID10 :1;
[; ;pic18f248.h: 261: unsigned EID11 :1;
[; ;pic18f248.h: 262: unsigned EID12 :1;
[; ;pic18f248.h: 263: unsigned EID13 :1;
[; ;pic18f248.h: 264: unsigned EID14 :1;
[; ;pic18f248.h: 265: unsigned EID15 :1;
[; ;pic18f248.h: 266: };
[; ;pic18f248.h: 267: struct {
[; ;pic18f248.h: 268: unsigned RXF0EID8 :1;
[; ;pic18f248.h: 269: unsigned RXF0EID9 :1;
[; ;pic18f248.h: 270: unsigned RXF0EID10 :1;
[; ;pic18f248.h: 271: unsigned RXF0EID11 :1;
[; ;pic18f248.h: 272: unsigned RXF0EID12 :1;
[; ;pic18f248.h: 273: unsigned RXF0EID13 :1;
[; ;pic18f248.h: 274: unsigned RXF0EID14 :1;
[; ;pic18f248.h: 275: unsigned RXF0EID15 :1;
[; ;pic18f248.h: 276: };
[; ;pic18f248.h: 277: } RXF0EIDHbits_t;
[; ;pic18f248.h: 278: extern volatile RXF0EIDHbits_t RXF0EIDHbits @ 0xF02;
[; ;pic18f248.h: 362: extern volatile unsigned char RXF0EIDL @ 0xF03;
"364
[; ;pic18f248.h: 364: asm("RXF0EIDL equ 0F03h");
[; <" RXF0EIDL equ 0F03h ;# ">
[; ;pic18f248.h: 367: typedef union {
[; ;pic18f248.h: 368: struct {
[; ;pic18f248.h: 369: unsigned EID0 :1;
[; ;pic18f248.h: 370: unsigned EID1 :1;
[; ;pic18f248.h: 371: unsigned EID2 :1;
[; ;pic18f248.h: 372: unsigned EID3 :1;
[; ;pic18f248.h: 373: unsigned EID4 :1;
[; ;pic18f248.h: 374: unsigned EID5 :1;
[; ;pic18f248.h: 375: unsigned EID6 :1;
[; ;pic18f248.h: 376: unsigned EID7 :1;
[; ;pic18f248.h: 377: };
[; ;pic18f248.h: 378: struct {
[; ;pic18f248.h: 379: unsigned RXF0EID0 :1;
[; ;pic18f248.h: 380: unsigned RXF0EID1 :1;
[; ;pic18f248.h: 381: unsigned RXF0EID2 :1;
[; ;pic18f248.h: 382: unsigned RXF0EID3 :1;
[; ;pic18f248.h: 383: unsigned RXF0EID4 :1;
[; ;pic18f248.h: 384: unsigned RXF0EID5 :1;
[; ;pic18f248.h: 385: unsigned RXF0EID6 :1;
[; ;pic18f248.h: 386: unsigned RXF0EID7 :1;
[; ;pic18f248.h: 387: };
[; ;pic18f248.h: 388: } RXF0EIDLbits_t;
[; ;pic18f248.h: 389: extern volatile RXF0EIDLbits_t RXF0EIDLbits @ 0xF03;
[; ;pic18f248.h: 473: extern volatile unsigned char RXF1SIDH @ 0xF04;
"475
[; ;pic18f248.h: 475: asm("RXF1SIDH equ 0F04h");
[; <" RXF1SIDH equ 0F04h ;# ">
[; ;pic18f248.h: 478: typedef union {
[; ;pic18f248.h: 479: struct {
[; ;pic18f248.h: 480: unsigned SID3 :1;
[; ;pic18f248.h: 481: unsigned SID4 :1;
[; ;pic18f248.h: 482: unsigned SID5 :1;
[; ;pic18f248.h: 483: unsigned SID6 :1;
[; ;pic18f248.h: 484: unsigned SID7 :1;
[; ;pic18f248.h: 485: unsigned SID8 :1;
[; ;pic18f248.h: 486: unsigned SID9 :1;
[; ;pic18f248.h: 487: unsigned SID10 :1;
[; ;pic18f248.h: 488: };
[; ;pic18f248.h: 489: struct {
[; ;pic18f248.h: 490: unsigned RXF1SID3 :1;
[; ;pic18f248.h: 491: unsigned RXF1SID4 :1;
[; ;pic18f248.h: 492: unsigned RXF1SID5 :1;
[; ;pic18f248.h: 493: unsigned RXF1SID6 :1;
[; ;pic18f248.h: 494: unsigned RXF1SID7 :1;
[; ;pic18f248.h: 495: unsigned RXF1SID8 :1;
[; ;pic18f248.h: 496: unsigned RXF1SID9 :1;
[; ;pic18f248.h: 497: unsigned RXF1SID10 :1;
[; ;pic18f248.h: 498: };
[; ;pic18f248.h: 499: } RXF1SIDHbits_t;
[; ;pic18f248.h: 500: extern volatile RXF1SIDHbits_t RXF1SIDHbits @ 0xF04;
[; ;pic18f248.h: 584: extern volatile unsigned char RXF1SIDL @ 0xF05;
"586
[; ;pic18f248.h: 586: asm("RXF1SIDL equ 0F05h");
[; <" RXF1SIDL equ 0F05h ;# ">
[; ;pic18f248.h: 589: typedef union {
[; ;pic18f248.h: 590: struct {
[; ;pic18f248.h: 591: unsigned EID16 :1;
[; ;pic18f248.h: 592: unsigned EID17 :1;
[; ;pic18f248.h: 593: unsigned :1;
[; ;pic18f248.h: 594: unsigned EXIDEN :1;
[; ;pic18f248.h: 595: unsigned :1;
[; ;pic18f248.h: 596: unsigned SID0 :1;
[; ;pic18f248.h: 597: unsigned SID1 :1;
[; ;pic18f248.h: 598: unsigned SID2 :1;
[; ;pic18f248.h: 599: };
[; ;pic18f248.h: 600: struct {
[; ;pic18f248.h: 601: unsigned RXF1EID16 :1;
[; ;pic18f248.h: 602: unsigned RXF1EID17 :1;
[; ;pic18f248.h: 603: unsigned :1;
[; ;pic18f248.h: 604: unsigned RXF1EXIDEN :1;
[; ;pic18f248.h: 605: unsigned :1;
[; ;pic18f248.h: 606: unsigned RXF1SID0 :1;
[; ;pic18f248.h: 607: unsigned RXF1SID1 :1;
[; ;pic18f248.h: 608: unsigned RXF1SID2 :1;
[; ;pic18f248.h: 609: };
[; ;pic18f248.h: 610: } RXF1SIDLbits_t;
[; ;pic18f248.h: 611: extern volatile RXF1SIDLbits_t RXF1SIDLbits @ 0xF05;
[; ;pic18f248.h: 675: extern volatile unsigned char RXF1EIDH @ 0xF06;
"677
[; ;pic18f248.h: 677: asm("RXF1EIDH equ 0F06h");
[; <" RXF1EIDH equ 0F06h ;# ">
[; ;pic18f248.h: 680: typedef union {
[; ;pic18f248.h: 681: struct {
[; ;pic18f248.h: 682: unsigned EID8 :1;
[; ;pic18f248.h: 683: unsigned EID9 :1;
[; ;pic18f248.h: 684: unsigned EID10 :1;
[; ;pic18f248.h: 685: unsigned EID11 :1;
[; ;pic18f248.h: 686: unsigned EID12 :1;
[; ;pic18f248.h: 687: unsigned EID13 :1;
[; ;pic18f248.h: 688: unsigned EID14 :1;
[; ;pic18f248.h: 689: unsigned EID15 :1;
[; ;pic18f248.h: 690: };
[; ;pic18f248.h: 691: struct {
[; ;pic18f248.h: 692: unsigned RXF1EID8 :1;
[; ;pic18f248.h: 693: unsigned RXF1EID9 :1;
[; ;pic18f248.h: 694: unsigned RXF1EID10 :1;
[; ;pic18f248.h: 695: unsigned RXF1EID11 :1;
[; ;pic18f248.h: 696: unsigned RXF1EID12 :1;
[; ;pic18f248.h: 697: unsigned RXF1EID13 :1;
[; ;pic18f248.h: 698: unsigned RXF1EID14 :1;
[; ;pic18f248.h: 699: unsigned RXF1EID15 :1;
[; ;pic18f248.h: 700: };
[; ;pic18f248.h: 701: } RXF1EIDHbits_t;
[; ;pic18f248.h: 702: extern volatile RXF1EIDHbits_t RXF1EIDHbits @ 0xF06;
[; ;pic18f248.h: 786: extern volatile unsigned char RXF1EIDL @ 0xF07;
"788
[; ;pic18f248.h: 788: asm("RXF1EIDL equ 0F07h");
[; <" RXF1EIDL equ 0F07h ;# ">
[; ;pic18f248.h: 791: typedef union {
[; ;pic18f248.h: 792: struct {
[; ;pic18f248.h: 793: unsigned EID0 :1;
[; ;pic18f248.h: 794: unsigned EID1 :1;
[; ;pic18f248.h: 795: unsigned EID2 :1;
[; ;pic18f248.h: 796: unsigned EID3 :1;
[; ;pic18f248.h: 797: unsigned EID4 :1;
[; ;pic18f248.h: 798: unsigned EID5 :1;
[; ;pic18f248.h: 799: unsigned EID6 :1;
[; ;pic18f248.h: 800: unsigned EID7 :1;
[; ;pic18f248.h: 801: };
[; ;pic18f248.h: 802: struct {
[; ;pic18f248.h: 803: unsigned RXF1EID0 :1;
[; ;pic18f248.h: 804: unsigned RXF1EID1 :1;
[; ;pic18f248.h: 805: unsigned RXF1EID2 :1;
[; ;pic18f248.h: 806: unsigned RXF1EID3 :1;
[; ;pic18f248.h: 807: unsigned RXF1EID4 :1;
[; ;pic18f248.h: 808: unsigned RXF1EID5 :1;
[; ;pic18f248.h: 809: unsigned RXF1EID6 :1;
[; ;pic18f248.h: 810: unsigned RXF1EID7 :1;
[; ;pic18f248.h: 811: };
[; ;pic18f248.h: 812: } RXF1EIDLbits_t;
[; ;pic18f248.h: 813: extern volatile RXF1EIDLbits_t RXF1EIDLbits @ 0xF07;
[; ;pic18f248.h: 897: extern volatile unsigned char RXF2SIDH @ 0xF08;
"899
[; ;pic18f248.h: 899: asm("RXF2SIDH equ 0F08h");
[; <" RXF2SIDH equ 0F08h ;# ">
[; ;pic18f248.h: 902: typedef union {
[; ;pic18f248.h: 903: struct {
[; ;pic18f248.h: 904: unsigned SID3 :1;
[; ;pic18f248.h: 905: unsigned SID4 :1;
[; ;pic18f248.h: 906: unsigned SID5 :1;
[; ;pic18f248.h: 907: unsigned SID6 :1;
[; ;pic18f248.h: 908: unsigned SID7 :1;
[; ;pic18f248.h: 909: unsigned SID8 :1;
[; ;pic18f248.h: 910: unsigned SID9 :1;
[; ;pic18f248.h: 911: unsigned SID10 :1;
[; ;pic18f248.h: 912: };
[; ;pic18f248.h: 913: struct {
[; ;pic18f248.h: 914: unsigned RXF2SID3 :1;
[; ;pic18f248.h: 915: unsigned RXF2SID4 :1;
[; ;pic18f248.h: 916: unsigned RXF2SID5 :1;
[; ;pic18f248.h: 917: unsigned RXF2SID6 :1;
[; ;pic18f248.h: 918: unsigned RXF2SID7 :1;
[; ;pic18f248.h: 919: unsigned RXF2SID8 :1;
[; ;pic18f248.h: 920: unsigned RXF2SID9 :1;
[; ;pic18f248.h: 921: unsigned RXF2SID10 :1;
[; ;pic18f248.h: 922: };
[; ;pic18f248.h: 923: } RXF2SIDHbits_t;
[; ;pic18f248.h: 924: extern volatile RXF2SIDHbits_t RXF2SIDHbits @ 0xF08;
[; ;pic18f248.h: 1008: extern volatile unsigned char RXF2SIDL @ 0xF09;
"1010
[; ;pic18f248.h: 1010: asm("RXF2SIDL equ 0F09h");
[; <" RXF2SIDL equ 0F09h ;# ">
[; ;pic18f248.h: 1013: typedef union {
[; ;pic18f248.h: 1014: struct {
[; ;pic18f248.h: 1015: unsigned EID16 :1;
[; ;pic18f248.h: 1016: unsigned EID17 :1;
[; ;pic18f248.h: 1017: unsigned :1;
[; ;pic18f248.h: 1018: unsigned EXIDEN :1;
[; ;pic18f248.h: 1019: unsigned :1;
[; ;pic18f248.h: 1020: unsigned SID0 :1;
[; ;pic18f248.h: 1021: unsigned SID1 :1;
[; ;pic18f248.h: 1022: unsigned SID2 :1;
[; ;pic18f248.h: 1023: };
[; ;pic18f248.h: 1024: struct {
[; ;pic18f248.h: 1025: unsigned RXF2EID16 :1;
[; ;pic18f248.h: 1026: unsigned RXF2EID17 :1;
[; ;pic18f248.h: 1027: unsigned :1;
[; ;pic18f248.h: 1028: unsigned RXF2EXIDEN :1;
[; ;pic18f248.h: 1029: unsigned :1;
[; ;pic18f248.h: 1030: unsigned RXF2SID0 :1;
[; ;pic18f248.h: 1031: unsigned RXF2SID1 :1;
[; ;pic18f248.h: 1032: unsigned RXF2SID2 :1;
[; ;pic18f248.h: 1033: };
[; ;pic18f248.h: 1034: } RXF2SIDLbits_t;
[; ;pic18f248.h: 1035: extern volatile RXF2SIDLbits_t RXF2SIDLbits @ 0xF09;
[; ;pic18f248.h: 1099: extern volatile unsigned char RXF2EIDH @ 0xF0A;
"1101
[; ;pic18f248.h: 1101: asm("RXF2EIDH equ 0F0Ah");
[; <" RXF2EIDH equ 0F0Ah ;# ">
[; ;pic18f248.h: 1104: typedef union {
[; ;pic18f248.h: 1105: struct {
[; ;pic18f248.h: 1106: unsigned EID8 :1;
[; ;pic18f248.h: 1107: unsigned EID9 :1;
[; ;pic18f248.h: 1108: unsigned EID10 :1;
[; ;pic18f248.h: 1109: unsigned EID11 :1;
[; ;pic18f248.h: 1110: unsigned EID12 :1;
[; ;pic18f248.h: 1111: unsigned EID13 :1;
[; ;pic18f248.h: 1112: unsigned EID14 :1;
[; ;pic18f248.h: 1113: unsigned EID15 :1;
[; ;pic18f248.h: 1114: };
[; ;pic18f248.h: 1115: struct {
[; ;pic18f248.h: 1116: unsigned RXF2EID8 :1;
[; ;pic18f248.h: 1117: unsigned RXF2EID9 :1;
[; ;pic18f248.h: 1118: unsigned RXF2EID10 :1;
[; ;pic18f248.h: 1119: unsigned RXF2EID11 :1;
[; ;pic18f248.h: 1120: unsigned RXF2EID12 :1;
[; ;pic18f248.h: 1121: unsigned RXF2EID13 :1;
[; ;pic18f248.h: 1122: unsigned RXF2EID14 :1;
[; ;pic18f248.h: 1123: unsigned RXF2EID15 :1;
[; ;pic18f248.h: 1124: };
[; ;pic18f248.h: 1125: } RXF2EIDHbits_t;
[; ;pic18f248.h: 1126: extern volatile RXF2EIDHbits_t RXF2EIDHbits @ 0xF0A;
[; ;pic18f248.h: 1210: extern volatile unsigned char RXF2EIDL @ 0xF0B;
"1212
[; ;pic18f248.h: 1212: asm("RXF2EIDL equ 0F0Bh");
[; <" RXF2EIDL equ 0F0Bh ;# ">
[; ;pic18f248.h: 1215: typedef union {
[; ;pic18f248.h: 1216: struct {
[; ;pic18f248.h: 1217: unsigned EID0 :1;
[; ;pic18f248.h: 1218: unsigned EID1 :1;
[; ;pic18f248.h: 1219: unsigned EID2 :1;
[; ;pic18f248.h: 1220: unsigned EID3 :1;
[; ;pic18f248.h: 1221: unsigned EID4 :1;
[; ;pic18f248.h: 1222: unsigned EID5 :1;
[; ;pic18f248.h: 1223: unsigned EID6 :1;
[; ;pic18f248.h: 1224: unsigned EID7 :1;
[; ;pic18f248.h: 1225: };
[; ;pic18f248.h: 1226: struct {
[; ;pic18f248.h: 1227: unsigned RXF2EID0 :1;
[; ;pic18f248.h: 1228: unsigned RXF2EID1 :1;
[; ;pic18f248.h: 1229: unsigned RXF2EID2 :1;
[; ;pic18f248.h: 1230: unsigned RXF2EID3 :1;
[; ;pic18f248.h: 1231: unsigned RXF2EID4 :1;
[; ;pic18f248.h: 1232: unsigned RXF2EID5 :1;
[; ;pic18f248.h: 1233: unsigned RXF2EID6 :1;
[; ;pic18f248.h: 1234: unsigned RXF2EID7 :1;
[; ;pic18f248.h: 1235: };
[; ;pic18f248.h: 1236: } RXF2EIDLbits_t;
[; ;pic18f248.h: 1237: extern volatile RXF2EIDLbits_t RXF2EIDLbits @ 0xF0B;
[; ;pic18f248.h: 1321: extern volatile unsigned char RXF3SIDH @ 0xF0C;
"1323
[; ;pic18f248.h: 1323: asm("RXF3SIDH equ 0F0Ch");
[; <" RXF3SIDH equ 0F0Ch ;# ">
[; ;pic18f248.h: 1326: typedef union {
[; ;pic18f248.h: 1327: struct {
[; ;pic18f248.h: 1328: unsigned SID3 :1;
[; ;pic18f248.h: 1329: unsigned SID4 :1;
[; ;pic18f248.h: 1330: unsigned SID5 :1;
[; ;pic18f248.h: 1331: unsigned SID6 :1;
[; ;pic18f248.h: 1332: unsigned SID7 :1;
[; ;pic18f248.h: 1333: unsigned SID8 :1;
[; ;pic18f248.h: 1334: unsigned SID9 :1;
[; ;pic18f248.h: 1335: unsigned SID10 :1;
[; ;pic18f248.h: 1336: };
[; ;pic18f248.h: 1337: struct {
[; ;pic18f248.h: 1338: unsigned RXF3SID3 :1;
[; ;pic18f248.h: 1339: unsigned RXF3SID4 :1;
[; ;pic18f248.h: 1340: unsigned RXF3SID5 :1;
[; ;pic18f248.h: 1341: unsigned RXF3SID6 :1;
[; ;pic18f248.h: 1342: unsigned RXF3SID7 :1;
[; ;pic18f248.h: 1343: unsigned RXF3SID8 :1;
[; ;pic18f248.h: 1344: unsigned RXF3SID9 :1;
[; ;pic18f248.h: 1345: unsigned RXF3SID10 :1;
[; ;pic18f248.h: 1346: };
[; ;pic18f248.h: 1347: } RXF3SIDHbits_t;
[; ;pic18f248.h: 1348: extern volatile RXF3SIDHbits_t RXF3SIDHbits @ 0xF0C;
[; ;pic18f248.h: 1432: extern volatile unsigned char RXF3SIDL @ 0xF0D;
"1434
[; ;pic18f248.h: 1434: asm("RXF3SIDL equ 0F0Dh");
[; <" RXF3SIDL equ 0F0Dh ;# ">
[; ;pic18f248.h: 1437: typedef union {
[; ;pic18f248.h: 1438: struct {
[; ;pic18f248.h: 1439: unsigned EID16 :1;
[; ;pic18f248.h: 1440: unsigned EID17 :1;
[; ;pic18f248.h: 1441: unsigned :1;
[; ;pic18f248.h: 1442: unsigned EXIDEN :1;
[; ;pic18f248.h: 1443: unsigned :1;
[; ;pic18f248.h: 1444: unsigned SID0 :1;
[; ;pic18f248.h: 1445: unsigned SID1 :1;
[; ;pic18f248.h: 1446: unsigned SID2 :1;
[; ;pic18f248.h: 1447: };
[; ;pic18f248.h: 1448: struct {
[; ;pic18f248.h: 1449: unsigned RXF3EID16 :1;
[; ;pic18f248.h: 1450: unsigned RXF3EID17 :1;
[; ;pic18f248.h: 1451: unsigned :1;
[; ;pic18f248.h: 1452: unsigned RXF3EXIDEN :1;
[; ;pic18f248.h: 1453: unsigned :1;
[; ;pic18f248.h: 1454: unsigned RXF3SID0 :1;
[; ;pic18f248.h: 1455: unsigned RXF3SID1 :1;
[; ;pic18f248.h: 1456: unsigned RXF3SID2 :1;
[; ;pic18f248.h: 1457: };
[; ;pic18f248.h: 1458: } RXF3SIDLbits_t;
[; ;pic18f248.h: 1459: extern volatile RXF3SIDLbits_t RXF3SIDLbits @ 0xF0D;
[; ;pic18f248.h: 1523: extern volatile unsigned char RXF3EIDH @ 0xF0E;
"1525
[; ;pic18f248.h: 1525: asm("RXF3EIDH equ 0F0Eh");
[; <" RXF3EIDH equ 0F0Eh ;# ">
[; ;pic18f248.h: 1528: typedef union {
[; ;pic18f248.h: 1529: struct {
[; ;pic18f248.h: 1530: unsigned EID8 :1;
[; ;pic18f248.h: 1531: unsigned EID9 :1;
[; ;pic18f248.h: 1532: unsigned EID10 :1;
[; ;pic18f248.h: 1533: unsigned EID11 :1;
[; ;pic18f248.h: 1534: unsigned EID12 :1;
[; ;pic18f248.h: 1535: unsigned EID13 :1;
[; ;pic18f248.h: 1536: unsigned EID14 :1;
[; ;pic18f248.h: 1537: unsigned EID15 :1;
[; ;pic18f248.h: 1538: };
[; ;pic18f248.h: 1539: struct {
[; ;pic18f248.h: 1540: unsigned RXF3EID8 :1;
[; ;pic18f248.h: 1541: unsigned RXF3EID9 :1;
[; ;pic18f248.h: 1542: unsigned RXF3EID10 :1;
[; ;pic18f248.h: 1543: unsigned RXF3EID11 :1;
[; ;pic18f248.h: 1544: unsigned RXF3EID12 :1;
[; ;pic18f248.h: 1545: unsigned RXF3EID13 :1;
[; ;pic18f248.h: 1546: unsigned RXF3EID14 :1;
[; ;pic18f248.h: 1547: unsigned RXF3EID15 :1;
[; ;pic18f248.h: 1548: };
[; ;pic18f248.h: 1549: } RXF3EIDHbits_t;
[; ;pic18f248.h: 1550: extern volatile RXF3EIDHbits_t RXF3EIDHbits @ 0xF0E;
[; ;pic18f248.h: 1634: extern volatile unsigned char RXF3EIDL @ 0xF0F;
"1636
[; ;pic18f248.h: 1636: asm("RXF3EIDL equ 0F0Fh");
[; <" RXF3EIDL equ 0F0Fh ;# ">
[; ;pic18f248.h: 1639: typedef union {
[; ;pic18f248.h: 1640: struct {
[; ;pic18f248.h: 1641: unsigned EID0 :1;
[; ;pic18f248.h: 1642: unsigned EID1 :1;
[; ;pic18f248.h: 1643: unsigned EID2 :1;
[; ;pic18f248.h: 1644: unsigned EID3 :1;
[; ;pic18f248.h: 1645: unsigned EID4 :1;
[; ;pic18f248.h: 1646: unsigned EID5 :1;
[; ;pic18f248.h: 1647: unsigned EID6 :1;
[; ;pic18f248.h: 1648: unsigned EID7 :1;
[; ;pic18f248.h: 1649: };
[; ;pic18f248.h: 1650: struct {
[; ;pic18f248.h: 1651: unsigned RXF3EID0 :1;
[; ;pic18f248.h: 1652: unsigned RXF3EID1 :1;
[; ;pic18f248.h: 1653: unsigned RXF3EID2 :1;
[; ;pic18f248.h: 1654: unsigned RXF3EID3 :1;
[; ;pic18f248.h: 1655: unsigned RXF3EID4 :1;
[; ;pic18f248.h: 1656: unsigned RXF3EID5 :1;
[; ;pic18f248.h: 1657: unsigned RXF3EID6 :1;
[; ;pic18f248.h: 1658: unsigned RXF3EID7 :1;
[; ;pic18f248.h: 1659: };
[; ;pic18f248.h: 1660: } RXF3EIDLbits_t;
[; ;pic18f248.h: 1661: extern volatile RXF3EIDLbits_t RXF3EIDLbits @ 0xF0F;
[; ;pic18f248.h: 1745: extern volatile unsigned char RXF4SIDH @ 0xF10;
"1747
[; ;pic18f248.h: 1747: asm("RXF4SIDH equ 0F10h");
[; <" RXF4SIDH equ 0F10h ;# ">
[; ;pic18f248.h: 1750: typedef union {
[; ;pic18f248.h: 1751: struct {
[; ;pic18f248.h: 1752: unsigned SID3 :1;
[; ;pic18f248.h: 1753: unsigned SID4 :1;
[; ;pic18f248.h: 1754: unsigned SID5 :1;
[; ;pic18f248.h: 1755: unsigned SID6 :1;
[; ;pic18f248.h: 1756: unsigned SID7 :1;
[; ;pic18f248.h: 1757: unsigned SID8 :1;
[; ;pic18f248.h: 1758: unsigned SID9 :1;
[; ;pic18f248.h: 1759: unsigned SID10 :1;
[; ;pic18f248.h: 1760: };
[; ;pic18f248.h: 1761: struct {
[; ;pic18f248.h: 1762: unsigned RXF4SID3 :1;
[; ;pic18f248.h: 1763: unsigned RXF4SID4 :1;
[; ;pic18f248.h: 1764: unsigned RXF4SID5 :1;
[; ;pic18f248.h: 1765: unsigned RXF4SID6 :1;
[; ;pic18f248.h: 1766: unsigned RXF4SID7 :1;
[; ;pic18f248.h: 1767: unsigned RXF4SID8 :1;
[; ;pic18f248.h: 1768: unsigned RXF4SID9 :1;
[; ;pic18f248.h: 1769: unsigned RXF4SID10 :1;
[; ;pic18f248.h: 1770: };
[; ;pic18f248.h: 1771: } RXF4SIDHbits_t;
[; ;pic18f248.h: 1772: extern volatile RXF4SIDHbits_t RXF4SIDHbits @ 0xF10;
[; ;pic18f248.h: 1856: extern volatile unsigned char RXF4SIDL @ 0xF11;
"1858
[; ;pic18f248.h: 1858: asm("RXF4SIDL equ 0F11h");
[; <" RXF4SIDL equ 0F11h ;# ">
[; ;pic18f248.h: 1861: typedef union {
[; ;pic18f248.h: 1862: struct {
[; ;pic18f248.h: 1863: unsigned EID16 :1;
[; ;pic18f248.h: 1864: unsigned EID17 :1;
[; ;pic18f248.h: 1865: unsigned :1;
[; ;pic18f248.h: 1866: unsigned EXIDEN :1;
[; ;pic18f248.h: 1867: unsigned :1;
[; ;pic18f248.h: 1868: unsigned SID0 :1;
[; ;pic18f248.h: 1869: unsigned SID1 :1;
[; ;pic18f248.h: 1870: unsigned SID2 :1;
[; ;pic18f248.h: 1871: };
[; ;pic18f248.h: 1872: struct {
[; ;pic18f248.h: 1873: unsigned RXF4EID16 :1;
[; ;pic18f248.h: 1874: unsigned RXF4EID17 :1;
[; ;pic18f248.h: 1875: unsigned :1;
[; ;pic18f248.h: 1876: unsigned RXF4EXIDEN :1;
[; ;pic18f248.h: 1877: unsigned :1;
[; ;pic18f248.h: 1878: unsigned RXF4SID0 :1;
[; ;pic18f248.h: 1879: unsigned RXF4SID1 :1;
[; ;pic18f248.h: 1880: unsigned RXF4SID2 :1;
[; ;pic18f248.h: 1881: };
[; ;pic18f248.h: 1882: } RXF4SIDLbits_t;
[; ;pic18f248.h: 1883: extern volatile RXF4SIDLbits_t RXF4SIDLbits @ 0xF11;
[; ;pic18f248.h: 1947: extern volatile unsigned char RXF4EIDH @ 0xF12;
"1949
[; ;pic18f248.h: 1949: asm("RXF4EIDH equ 0F12h");
[; <" RXF4EIDH equ 0F12h ;# ">
[; ;pic18f248.h: 1952: typedef union {
[; ;pic18f248.h: 1953: struct {
[; ;pic18f248.h: 1954: unsigned EID8 :1;
[; ;pic18f248.h: 1955: unsigned EID9 :1;
[; ;pic18f248.h: 1956: unsigned EID10 :1;
[; ;pic18f248.h: 1957: unsigned EID11 :1;
[; ;pic18f248.h: 1958: unsigned EID12 :1;
[; ;pic18f248.h: 1959: unsigned EID13 :1;
[; ;pic18f248.h: 1960: unsigned EID14 :1;
[; ;pic18f248.h: 1961: unsigned EID15 :1;
[; ;pic18f248.h: 1962: };
[; ;pic18f248.h: 1963: struct {
[; ;pic18f248.h: 1964: unsigned RXF4EID8 :1;
[; ;pic18f248.h: 1965: unsigned RXF4EID9 :1;
[; ;pic18f248.h: 1966: unsigned RXF4EID10 :1;
[; ;pic18f248.h: 1967: unsigned RXF4EID11 :1;
[; ;pic18f248.h: 1968: unsigned RXF4EID12 :1;
[; ;pic18f248.h: 1969: unsigned RXF4EID13 :1;
[; ;pic18f248.h: 1970: unsigned RXF4EID14 :1;
[; ;pic18f248.h: 1971: unsigned RXF4EID15 :1;
[; ;pic18f248.h: 1972: };
[; ;pic18f248.h: 1973: } RXF4EIDHbits_t;
[; ;pic18f248.h: 1974: extern volatile RXF4EIDHbits_t RXF4EIDHbits @ 0xF12;
[; ;pic18f248.h: 2058: extern volatile unsigned char RXF4EIDL @ 0xF13;
"2060
[; ;pic18f248.h: 2060: asm("RXF4EIDL equ 0F13h");
[; <" RXF4EIDL equ 0F13h ;# ">
[; ;pic18f248.h: 2063: typedef union {
[; ;pic18f248.h: 2064: struct {
[; ;pic18f248.h: 2065: unsigned EID0 :1;
[; ;pic18f248.h: 2066: unsigned EID1 :1;
[; ;pic18f248.h: 2067: unsigned EID2 :1;
[; ;pic18f248.h: 2068: unsigned EID3 :1;
[; ;pic18f248.h: 2069: unsigned EID4 :1;
[; ;pic18f248.h: 2070: unsigned EID5 :1;
[; ;pic18f248.h: 2071: unsigned EID6 :1;
[; ;pic18f248.h: 2072: unsigned EID7 :1;
[; ;pic18f248.h: 2073: };
[; ;pic18f248.h: 2074: struct {
[; ;pic18f248.h: 2075: unsigned RXF4EID0 :1;
[; ;pic18f248.h: 2076: unsigned RXF4EID1 :1;
[; ;pic18f248.h: 2077: unsigned RXF4EID2 :1;
[; ;pic18f248.h: 2078: unsigned RXF4EID3 :1;
[; ;pic18f248.h: 2079: unsigned RXF4EID4 :1;
[; ;pic18f248.h: 2080: unsigned RXF4EID5 :1;
[; ;pic18f248.h: 2081: unsigned RXF4EID6 :1;
[; ;pic18f248.h: 2082: unsigned RXF4EID7 :1;
[; ;pic18f248.h: 2083: };
[; ;pic18f248.h: 2084: } RXF4EIDLbits_t;
[; ;pic18f248.h: 2085: extern volatile RXF4EIDLbits_t RXF4EIDLbits @ 0xF13;
[; ;pic18f248.h: 2169: extern volatile unsigned char RXF5SIDH @ 0xF14;
"2171
[; ;pic18f248.h: 2171: asm("RXF5SIDH equ 0F14h");
[; <" RXF5SIDH equ 0F14h ;# ">
[; ;pic18f248.h: 2174: typedef union {
[; ;pic18f248.h: 2175: struct {
[; ;pic18f248.h: 2176: unsigned SID3 :1;
[; ;pic18f248.h: 2177: unsigned SID4 :1;
[; ;pic18f248.h: 2178: unsigned SID5 :1;
[; ;pic18f248.h: 2179: unsigned SID6 :1;
[; ;pic18f248.h: 2180: unsigned SID7 :1;
[; ;pic18f248.h: 2181: unsigned SID8 :1;
[; ;pic18f248.h: 2182: unsigned SID9 :1;
[; ;pic18f248.h: 2183: unsigned SID10 :1;
[; ;pic18f248.h: 2184: };
[; ;pic18f248.h: 2185: struct {
[; ;pic18f248.h: 2186: unsigned RXF5SID3 :1;
[; ;pic18f248.h: 2187: unsigned RXF5SID4 :1;
[; ;pic18f248.h: 2188: unsigned RXF5SID5 :1;
[; ;pic18f248.h: 2189: unsigned RXF5SID6 :1;
[; ;pic18f248.h: 2190: unsigned RXF5SID7 :1;
[; ;pic18f248.h: 2191: unsigned RXF5SID8 :1;
[; ;pic18f248.h: 2192: unsigned RXF5SID9 :1;
[; ;pic18f248.h: 2193: unsigned RXF5SID10 :1;
[; ;pic18f248.h: 2194: };
[; ;pic18f248.h: 2195: } RXF5SIDHbits_t;
[; ;pic18f248.h: 2196: extern volatile RXF5SIDHbits_t RXF5SIDHbits @ 0xF14;
[; ;pic18f248.h: 2280: extern volatile unsigned char RXF5SIDL @ 0xF15;
"2282
[; ;pic18f248.h: 2282: asm("RXF5SIDL equ 0F15h");
[; <" RXF5SIDL equ 0F15h ;# ">
[; ;pic18f248.h: 2285: typedef union {
[; ;pic18f248.h: 2286: struct {
[; ;pic18f248.h: 2287: unsigned EID16 :1;
[; ;pic18f248.h: 2288: unsigned EID17 :1;
[; ;pic18f248.h: 2289: unsigned :1;
[; ;pic18f248.h: 2290: unsigned EXIDEN :1;
[; ;pic18f248.h: 2291: unsigned :1;
[; ;pic18f248.h: 2292: unsigned SID0 :1;
[; ;pic18f248.h: 2293: unsigned SID1 :1;
[; ;pic18f248.h: 2294: unsigned SID2 :1;
[; ;pic18f248.h: 2295: };
[; ;pic18f248.h: 2296: struct {
[; ;pic18f248.h: 2297: unsigned RXF5EID16 :1;
[; ;pic18f248.h: 2298: unsigned RXF5EID17 :1;
[; ;pic18f248.h: 2299: unsigned :1;
[; ;pic18f248.h: 2300: unsigned RXF5EXIDEN :1;
[; ;pic18f248.h: 2301: unsigned :1;
[; ;pic18f248.h: 2302: unsigned RXF5SID0 :1;
[; ;pic18f248.h: 2303: unsigned RXF5SID1 :1;
[; ;pic18f248.h: 2304: unsigned RXF5SID2 :1;
[; ;pic18f248.h: 2305: };
[; ;pic18f248.h: 2306: } RXF5SIDLbits_t;
[; ;pic18f248.h: 2307: extern volatile RXF5SIDLbits_t RXF5SIDLbits @ 0xF15;
[; ;pic18f248.h: 2371: extern volatile unsigned char RXF5EIDH @ 0xF16;
"2373
[; ;pic18f248.h: 2373: asm("RXF5EIDH equ 0F16h");
[; <" RXF5EIDH equ 0F16h ;# ">
[; ;pic18f248.h: 2376: typedef union {
[; ;pic18f248.h: 2377: struct {
[; ;pic18f248.h: 2378: unsigned EID8 :1;
[; ;pic18f248.h: 2379: unsigned EID9 :1;
[; ;pic18f248.h: 2380: unsigned EID10 :1;
[; ;pic18f248.h: 2381: unsigned EID11 :1;
[; ;pic18f248.h: 2382: unsigned EID12 :1;
[; ;pic18f248.h: 2383: unsigned EID13 :1;
[; ;pic18f248.h: 2384: unsigned EID14 :1;
[; ;pic18f248.h: 2385: unsigned EID15 :1;
[; ;pic18f248.h: 2386: };
[; ;pic18f248.h: 2387: struct {
[; ;pic18f248.h: 2388: unsigned RXF5EID8 :1;
[; ;pic18f248.h: 2389: unsigned RXF5EID9 :1;
[; ;pic18f248.h: 2390: unsigned RXF5EID10 :1;
[; ;pic18f248.h: 2391: unsigned RXF5EID11 :1;
[; ;pic18f248.h: 2392: unsigned RXF5EID12 :1;
[; ;pic18f248.h: 2393: unsigned RXF5EID13 :1;
[; ;pic18f248.h: 2394: unsigned RXF5EID14 :1;
[; ;pic18f248.h: 2395: unsigned RXF5EID15 :1;
[; ;pic18f248.h: 2396: };
[; ;pic18f248.h: 2397: } RXF5EIDHbits_t;
[; ;pic18f248.h: 2398: extern volatile RXF5EIDHbits_t RXF5EIDHbits @ 0xF16;
[; ;pic18f248.h: 2482: extern volatile unsigned char RXF5EIDL @ 0xF17;
"2484
[; ;pic18f248.h: 2484: asm("RXF5EIDL equ 0F17h");
[; <" RXF5EIDL equ 0F17h ;# ">
[; ;pic18f248.h: 2487: typedef union {
[; ;pic18f248.h: 2488: struct {
[; ;pic18f248.h: 2489: unsigned EID0 :1;
[; ;pic18f248.h: 2490: unsigned EID1 :1;
[; ;pic18f248.h: 2491: unsigned EID2 :1;
[; ;pic18f248.h: 2492: unsigned EID3 :1;
[; ;pic18f248.h: 2493: unsigned EID4 :1;
[; ;pic18f248.h: 2494: unsigned EID5 :1;
[; ;pic18f248.h: 2495: unsigned EID6 :1;
[; ;pic18f248.h: 2496: unsigned EID7 :1;
[; ;pic18f248.h: 2497: };
[; ;pic18f248.h: 2498: struct {
[; ;pic18f248.h: 2499: unsigned RXF5EID0 :1;
[; ;pic18f248.h: 2500: unsigned RXF5EID1 :1;
[; ;pic18f248.h: 2501: unsigned RXF5EID2 :1;
[; ;pic18f248.h: 2502: unsigned RXF5EID3 :1;
[; ;pic18f248.h: 2503: unsigned RXF5EID4 :1;
[; ;pic18f248.h: 2504: unsigned RXF5EID5 :1;
[; ;pic18f248.h: 2505: unsigned RXF5EID6 :1;
[; ;pic18f248.h: 2506: unsigned RXF5EID7 :1;
[; ;pic18f248.h: 2507: };
[; ;pic18f248.h: 2508: } RXF5EIDLbits_t;
[; ;pic18f248.h: 2509: extern volatile RXF5EIDLbits_t RXF5EIDLbits @ 0xF17;
[; ;pic18f248.h: 2593: extern volatile unsigned char RXM0SIDH @ 0xF18;
"2595
[; ;pic18f248.h: 2595: asm("RXM0SIDH equ 0F18h");
[; <" RXM0SIDH equ 0F18h ;# ">
[; ;pic18f248.h: 2598: typedef union {
[; ;pic18f248.h: 2599: struct {
[; ;pic18f248.h: 2600: unsigned SID3 :1;
[; ;pic18f248.h: 2601: unsigned SID4 :1;
[; ;pic18f248.h: 2602: unsigned SID5 :1;
[; ;pic18f248.h: 2603: unsigned SID6 :1;
[; ;pic18f248.h: 2604: unsigned SID7 :1;
[; ;pic18f248.h: 2605: unsigned SID8 :1;
[; ;pic18f248.h: 2606: unsigned SID9 :1;
[; ;pic18f248.h: 2607: unsigned SID10 :1;
[; ;pic18f248.h: 2608: };
[; ;pic18f248.h: 2609: struct {
[; ;pic18f248.h: 2610: unsigned RXM0SID3 :1;
[; ;pic18f248.h: 2611: unsigned RXM0SID4 :1;
[; ;pic18f248.h: 2612: unsigned RXM0SID5 :1;
[; ;pic18f248.h: 2613: unsigned RXM0SID6 :1;
[; ;pic18f248.h: 2614: unsigned RXM0SID7 :1;
[; ;pic18f248.h: 2615: unsigned RXM0SID8 :1;
[; ;pic18f248.h: 2616: unsigned RXM0SID9 :1;
[; ;pic18f248.h: 2617: unsigned RXM0SID10 :1;
[; ;pic18f248.h: 2618: };
[; ;pic18f248.h: 2619: } RXM0SIDHbits_t;
[; ;pic18f248.h: 2620: extern volatile RXM0SIDHbits_t RXM0SIDHbits @ 0xF18;
[; ;pic18f248.h: 2704: extern volatile unsigned char RXM0SIDL @ 0xF19;
"2706
[; ;pic18f248.h: 2706: asm("RXM0SIDL equ 0F19h");
[; <" RXM0SIDL equ 0F19h ;# ">
[; ;pic18f248.h: 2709: typedef union {
[; ;pic18f248.h: 2710: struct {
[; ;pic18f248.h: 2711: unsigned EID16 :1;
[; ;pic18f248.h: 2712: unsigned EID17 :1;
[; ;pic18f248.h: 2713: unsigned :3;
[; ;pic18f248.h: 2714: unsigned SID0 :1;
[; ;pic18f248.h: 2715: unsigned SID1 :1;
[; ;pic18f248.h: 2716: unsigned SID2 :1;
[; ;pic18f248.h: 2717: };
[; ;pic18f248.h: 2718: struct {
[; ;pic18f248.h: 2719: unsigned RXM0EID16 :1;
[; ;pic18f248.h: 2720: unsigned RXM0EID17 :1;
[; ;pic18f248.h: 2721: unsigned :3;
[; ;pic18f248.h: 2722: unsigned RXM0SID0 :1;
[; ;pic18f248.h: 2723: unsigned RXM0SID1 :1;
[; ;pic18f248.h: 2724: unsigned RXM0SID2 :1;
[; ;pic18f248.h: 2725: };
[; ;pic18f248.h: 2726: } RXM0SIDLbits_t;
[; ;pic18f248.h: 2727: extern volatile RXM0SIDLbits_t RXM0SIDLbits @ 0xF19;
[; ;pic18f248.h: 2781: extern volatile unsigned char RXM0EIDH @ 0xF1A;
"2783
[; ;pic18f248.h: 2783: asm("RXM0EIDH equ 0F1Ah");
[; <" RXM0EIDH equ 0F1Ah ;# ">
[; ;pic18f248.h: 2786: typedef union {
[; ;pic18f248.h: 2787: struct {
[; ;pic18f248.h: 2788: unsigned EID8 :1;
[; ;pic18f248.h: 2789: unsigned EID9 :1;
[; ;pic18f248.h: 2790: unsigned EID10 :1;
[; ;pic18f248.h: 2791: unsigned EID11 :1;
[; ;pic18f248.h: 2792: unsigned EID12 :1;
[; ;pic18f248.h: 2793: unsigned EID13 :1;
[; ;pic18f248.h: 2794: unsigned EID14 :1;
[; ;pic18f248.h: 2795: unsigned EID15 :1;
[; ;pic18f248.h: 2796: };
[; ;pic18f248.h: 2797: struct {
[; ;pic18f248.h: 2798: unsigned RXM0EID8 :1;
[; ;pic18f248.h: 2799: unsigned RXM0EID9 :1;
[; ;pic18f248.h: 2800: unsigned RXM0EID10 :1;
[; ;pic18f248.h: 2801: unsigned RXM0EID11 :1;
[; ;pic18f248.h: 2802: unsigned RXM0EID12 :1;
[; ;pic18f248.h: 2803: unsigned RXM0EID13 :1;
[; ;pic18f248.h: 2804: unsigned RXM0EID14 :1;
[; ;pic18f248.h: 2805: unsigned RXM0EID15 :1;
[; ;pic18f248.h: 2806: };
[; ;pic18f248.h: 2807: } RXM0EIDHbits_t;
[; ;pic18f248.h: 2808: extern volatile RXM0EIDHbits_t RXM0EIDHbits @ 0xF1A;
[; ;pic18f248.h: 2892: extern volatile unsigned char RXM0EIDL @ 0xF1B;
"2894
[; ;pic18f248.h: 2894: asm("RXM0EIDL equ 0F1Bh");
[; <" RXM0EIDL equ 0F1Bh ;# ">
[; ;pic18f248.h: 2897: typedef union {
[; ;pic18f248.h: 2898: struct {
[; ;pic18f248.h: 2899: unsigned EID0 :1;
[; ;pic18f248.h: 2900: unsigned EID1 :1;
[; ;pic18f248.h: 2901: unsigned EID2 :1;
[; ;pic18f248.h: 2902: unsigned EID3 :1;
[; ;pic18f248.h: 2903: unsigned EID4 :1;
[; ;pic18f248.h: 2904: unsigned EID5 :1;
[; ;pic18f248.h: 2905: unsigned EID6 :1;
[; ;pic18f248.h: 2906: unsigned EID7 :1;
[; ;pic18f248.h: 2907: };
[; ;pic18f248.h: 2908: struct {
[; ;pic18f248.h: 2909: unsigned RXM0EID0 :1;
[; ;pic18f248.h: 2910: unsigned RXM0EID1 :1;
[; ;pic18f248.h: 2911: unsigned RXM0EID2 :1;
[; ;pic18f248.h: 2912: unsigned RXM0EID3 :1;
[; ;pic18f248.h: 2913: unsigned RXM0EID4 :1;
[; ;pic18f248.h: 2914: unsigned RXM0EID5 :1;
[; ;pic18f248.h: 2915: unsigned RXM0EID6 :1;
[; ;pic18f248.h: 2916: unsigned RXM0EID7 :1;
[; ;pic18f248.h: 2917: };
[; ;pic18f248.h: 2918: } RXM0EIDLbits_t;
[; ;pic18f248.h: 2919: extern volatile RXM0EIDLbits_t RXM0EIDLbits @ 0xF1B;
[; ;pic18f248.h: 3003: extern volatile unsigned char RXM1SIDH @ 0xF1C;
"3005
[; ;pic18f248.h: 3005: asm("RXM1SIDH equ 0F1Ch");
[; <" RXM1SIDH equ 0F1Ch ;# ">
[; ;pic18f248.h: 3008: typedef union {
[; ;pic18f248.h: 3009: struct {
[; ;pic18f248.h: 3010: unsigned SID3 :1;
[; ;pic18f248.h: 3011: unsigned SID4 :1;
[; ;pic18f248.h: 3012: unsigned SID5 :1;
[; ;pic18f248.h: 3013: unsigned SID6 :1;
[; ;pic18f248.h: 3014: unsigned SID7 :1;
[; ;pic18f248.h: 3015: unsigned SID8 :1;
[; ;pic18f248.h: 3016: unsigned SID9 :1;
[; ;pic18f248.h: 3017: unsigned SID10 :1;
[; ;pic18f248.h: 3018: };
[; ;pic18f248.h: 3019: struct {
[; ;pic18f248.h: 3020: unsigned RXM1SID3 :1;
[; ;pic18f248.h: 3021: unsigned RXM1SID4 :1;
[; ;pic18f248.h: 3022: unsigned RXM1SID5 :1;
[; ;pic18f248.h: 3023: unsigned RXM1SID6 :1;
[; ;pic18f248.h: 3024: unsigned RXM1SID7 :1;
[; ;pic18f248.h: 3025: unsigned RXM1SID8 :1;
[; ;pic18f248.h: 3026: unsigned RXM1SID9 :1;
[; ;pic18f248.h: 3027: unsigned RXM1SID10 :1;
[; ;pic18f248.h: 3028: };
[; ;pic18f248.h: 3029: } RXM1SIDHbits_t;
[; ;pic18f248.h: 3030: extern volatile RXM1SIDHbits_t RXM1SIDHbits @ 0xF1C;
[; ;pic18f248.h: 3114: extern volatile unsigned char RXM1SIDL @ 0xF1D;
"3116
[; ;pic18f248.h: 3116: asm("RXM1SIDL equ 0F1Dh");
[; <" RXM1SIDL equ 0F1Dh ;# ">
[; ;pic18f248.h: 3119: typedef union {
[; ;pic18f248.h: 3120: struct {
[; ;pic18f248.h: 3121: unsigned EID16 :1;
[; ;pic18f248.h: 3122: unsigned EID17 :1;
[; ;pic18f248.h: 3123: unsigned :3;
[; ;pic18f248.h: 3124: unsigned SID0 :1;
[; ;pic18f248.h: 3125: unsigned SID1 :1;
[; ;pic18f248.h: 3126: unsigned SID2 :1;
[; ;pic18f248.h: 3127: };
[; ;pic18f248.h: 3128: struct {
[; ;pic18f248.h: 3129: unsigned RXM1EID16 :1;
[; ;pic18f248.h: 3130: unsigned RXM1EID17 :1;
[; ;pic18f248.h: 3131: unsigned :3;
[; ;pic18f248.h: 3132: unsigned RXM1SID0 :1;
[; ;pic18f248.h: 3133: unsigned RXM1SID1 :1;
[; ;pic18f248.h: 3134: unsigned RXM1SID2 :1;
[; ;pic18f248.h: 3135: };
[; ;pic18f248.h: 3136: } RXM1SIDLbits_t;
[; ;pic18f248.h: 3137: extern volatile RXM1SIDLbits_t RXM1SIDLbits @ 0xF1D;
[; ;pic18f248.h: 3191: extern volatile unsigned char RXM1EIDH @ 0xF1E;
"3193
[; ;pic18f248.h: 3193: asm("RXM1EIDH equ 0F1Eh");
[; <" RXM1EIDH equ 0F1Eh ;# ">
[; ;pic18f248.h: 3196: typedef union {
[; ;pic18f248.h: 3197: struct {
[; ;pic18f248.h: 3198: unsigned EID8 :1;
[; ;pic18f248.h: 3199: unsigned EID9 :1;
[; ;pic18f248.h: 3200: unsigned EID10 :1;
[; ;pic18f248.h: 3201: unsigned EID11 :1;
[; ;pic18f248.h: 3202: unsigned EID12 :1;
[; ;pic18f248.h: 3203: unsigned EID13 :1;
[; ;pic18f248.h: 3204: unsigned EID14 :1;
[; ;pic18f248.h: 3205: unsigned EID15 :1;
[; ;pic18f248.h: 3206: };
[; ;pic18f248.h: 3207: struct {
[; ;pic18f248.h: 3208: unsigned RXM1EID8 :1;
[; ;pic18f248.h: 3209: unsigned RXM1EID9 :1;
[; ;pic18f248.h: 3210: unsigned RXM1EID10 :1;
[; ;pic18f248.h: 3211: unsigned RXM1EID11 :1;
[; ;pic18f248.h: 3212: unsigned RXM1EID12 :1;
[; ;pic18f248.h: 3213: unsigned RXM1EID13 :1;
[; ;pic18f248.h: 3214: unsigned RXM1EID14 :1;
[; ;pic18f248.h: 3215: unsigned RXM1EID15 :1;
[; ;pic18f248.h: 3216: };
[; ;pic18f248.h: 3217: } RXM1EIDHbits_t;
[; ;pic18f248.h: 3218: extern volatile RXM1EIDHbits_t RXM1EIDHbits @ 0xF1E;
[; ;pic18f248.h: 3302: extern volatile unsigned char RXM1EIDL @ 0xF1F;
"3304
[; ;pic18f248.h: 3304: asm("RXM1EIDL equ 0F1Fh");
[; <" RXM1EIDL equ 0F1Fh ;# ">
[; ;pic18f248.h: 3307: typedef union {
[; ;pic18f248.h: 3308: struct {
[; ;pic18f248.h: 3309: unsigned EID0 :1;
[; ;pic18f248.h: 3310: unsigned EID1 :1;
[; ;pic18f248.h: 3311: unsigned EID2 :1;
[; ;pic18f248.h: 3312: unsigned EID3 :1;
[; ;pic18f248.h: 3313: unsigned EID4 :1;
[; ;pic18f248.h: 3314: unsigned EID5 :1;
[; ;pic18f248.h: 3315: unsigned EID6 :1;
[; ;pic18f248.h: 3316: unsigned EID7 :1;
[; ;pic18f248.h: 3317: };
[; ;pic18f248.h: 3318: struct {
[; ;pic18f248.h: 3319: unsigned RXM1EID0 :1;
[; ;pic18f248.h: 3320: unsigned RXM1EID1 :1;
[; ;pic18f248.h: 3321: unsigned RXM1EID2 :1;
[; ;pic18f248.h: 3322: unsigned RXM1EID3 :1;
[; ;pic18f248.h: 3323: unsigned RXM1EID4 :1;
[; ;pic18f248.h: 3324: unsigned RXM1EID5 :1;
[; ;pic18f248.h: 3325: unsigned RXM1EID6 :1;
[; ;pic18f248.h: 3326: unsigned RXM1EID7 :1;
[; ;pic18f248.h: 3327: };
[; ;pic18f248.h: 3328: } RXM1EIDLbits_t;
[; ;pic18f248.h: 3329: extern volatile RXM1EIDLbits_t RXM1EIDLbits @ 0xF1F;
[; ;pic18f248.h: 3413: extern volatile unsigned char TXB2CON @ 0xF20;
"3415
[; ;pic18f248.h: 3415: asm("TXB2CON equ 0F20h");
[; <" TXB2CON equ 0F20h ;# ">
[; ;pic18f248.h: 3418: typedef union {
[; ;pic18f248.h: 3419: struct {
[; ;pic18f248.h: 3420: unsigned TXPRI0 :1;
[; ;pic18f248.h: 3421: unsigned TXPRI1 :1;
[; ;pic18f248.h: 3422: unsigned :1;
[; ;pic18f248.h: 3423: unsigned TXREQ :1;
[; ;pic18f248.h: 3424: unsigned TXERR :1;
[; ;pic18f248.h: 3425: unsigned TXLARB :1;
[; ;pic18f248.h: 3426: unsigned TXABT :1;
[; ;pic18f248.h: 3427: };
[; ;pic18f248.h: 3428: struct {
[; ;pic18f248.h: 3429: unsigned TXB2PRI0 :1;
[; ;pic18f248.h: 3430: unsigned TXB2PRI1 :1;
[; ;pic18f248.h: 3431: unsigned :1;
[; ;pic18f248.h: 3432: unsigned TXB2REQ :1;
[; ;pic18f248.h: 3433: unsigned TXB2ERR :1;
[; ;pic18f248.h: 3434: unsigned TXB2LARB :1;
[; ;pic18f248.h: 3435: unsigned TXB2ABT :1;
[; ;pic18f248.h: 3436: };
[; ;pic18f248.h: 3437: } TXB2CONbits_t;
[; ;pic18f248.h: 3438: extern volatile TXB2CONbits_t TXB2CONbits @ 0xF20;
[; ;pic18f248.h: 3502: extern volatile unsigned char TXB2SIDH @ 0xF21;
"3504
[; ;pic18f248.h: 3504: asm("TXB2SIDH equ 0F21h");
[; <" TXB2SIDH equ 0F21h ;# ">
[; ;pic18f248.h: 3507: typedef union {
[; ;pic18f248.h: 3508: struct {
[; ;pic18f248.h: 3509: unsigned SID3 :1;
[; ;pic18f248.h: 3510: unsigned SID4 :1;
[; ;pic18f248.h: 3511: unsigned SID5 :1;
[; ;pic18f248.h: 3512: unsigned SID6 :1;
[; ;pic18f248.h: 3513: unsigned SID7 :1;
[; ;pic18f248.h: 3514: unsigned SID8 :1;
[; ;pic18f248.h: 3515: unsigned SID9 :1;
[; ;pic18f248.h: 3516: unsigned SID10 :1;
[; ;pic18f248.h: 3517: };
[; ;pic18f248.h: 3518: struct {
[; ;pic18f248.h: 3519: unsigned TXB2SID3 :1;
[; ;pic18f248.h: 3520: unsigned TXB2SID4 :1;
[; ;pic18f248.h: 3521: unsigned TXB2SID5 :1;
[; ;pic18f248.h: 3522: unsigned TXB2SID6 :1;
[; ;pic18f248.h: 3523: unsigned TXB2SID7 :1;
[; ;pic18f248.h: 3524: unsigned TXB2SID8 :1;
[; ;pic18f248.h: 3525: unsigned TXB2SID9 :1;
[; ;pic18f248.h: 3526: unsigned TXB2SID10 :1;
[; ;pic18f248.h: 3527: };
[; ;pic18f248.h: 3528: } TXB2SIDHbits_t;
[; ;pic18f248.h: 3529: extern volatile TXB2SIDHbits_t TXB2SIDHbits @ 0xF21;
[; ;pic18f248.h: 3613: extern volatile unsigned char TXB2SIDL @ 0xF22;
"3615
[; ;pic18f248.h: 3615: asm("TXB2SIDL equ 0F22h");
[; <" TXB2SIDL equ 0F22h ;# ">
[; ;pic18f248.h: 3618: typedef union {
[; ;pic18f248.h: 3619: struct {
[; ;pic18f248.h: 3620: unsigned EID16 :1;
[; ;pic18f248.h: 3621: unsigned EID17 :1;
[; ;pic18f248.h: 3622: unsigned :1;
[; ;pic18f248.h: 3623: unsigned EXIDE :1;
[; ;pic18f248.h: 3624: unsigned :1;
[; ;pic18f248.h: 3625: unsigned SID0 :1;
[; ;pic18f248.h: 3626: unsigned SID1 :1;
[; ;pic18f248.h: 3627: unsigned SID2 :1;
[; ;pic18f248.h: 3628: };
[; ;pic18f248.h: 3629: struct {
[; ;pic18f248.h: 3630: unsigned TXB2EID16 :1;
[; ;pic18f248.h: 3631: unsigned TXB2EID17 :1;
[; ;pic18f248.h: 3632: unsigned :1;
[; ;pic18f248.h: 3633: unsigned TXB2EXIDE :1;
[; ;pic18f248.h: 3634: unsigned :1;
[; ;pic18f248.h: 3635: unsigned TXB2SID0 :1;
[; ;pic18f248.h: 3636: unsigned TXB2SID1 :1;
[; ;pic18f248.h: 3637: unsigned TXB2SID2 :1;
[; ;pic18f248.h: 3638: };
[; ;pic18f248.h: 3639: } TXB2SIDLbits_t;
[; ;pic18f248.h: 3640: extern volatile TXB2SIDLbits_t TXB2SIDLbits @ 0xF22;
[; ;pic18f248.h: 3704: extern volatile unsigned char TXB2EIDH @ 0xF23;
"3706
[; ;pic18f248.h: 3706: asm("TXB2EIDH equ 0F23h");
[; <" TXB2EIDH equ 0F23h ;# ">
[; ;pic18f248.h: 3709: typedef union {
[; ;pic18f248.h: 3710: struct {
[; ;pic18f248.h: 3711: unsigned EID8 :1;
[; ;pic18f248.h: 3712: unsigned EID9 :1;
[; ;pic18f248.h: 3713: unsigned EID10 :1;
[; ;pic18f248.h: 3714: unsigned EID11 :1;
[; ;pic18f248.h: 3715: unsigned EID12 :1;
[; ;pic18f248.h: 3716: unsigned EID13 :1;
[; ;pic18f248.h: 3717: unsigned EID14 :1;
[; ;pic18f248.h: 3718: unsigned EID15 :1;
[; ;pic18f248.h: 3719: };
[; ;pic18f248.h: 3720: struct {
[; ;pic18f248.h: 3721: unsigned TXB2EID8 :1;
[; ;pic18f248.h: 3722: unsigned TXB2EID9 :1;
[; ;pic18f248.h: 3723: unsigned TXB2EID10 :1;
[; ;pic18f248.h: 3724: unsigned TXB2EID11 :1;
[; ;pic18f248.h: 3725: unsigned TXB2EID12 :1;
[; ;pic18f248.h: 3726: unsigned TXB2EID13 :1;
[; ;pic18f248.h: 3727: unsigned TXB2EID14 :1;
[; ;pic18f248.h: 3728: unsigned TXB2EID15 :1;
[; ;pic18f248.h: 3729: };
[; ;pic18f248.h: 3730: } TXB2EIDHbits_t;
[; ;pic18f248.h: 3731: extern volatile TXB2EIDHbits_t TXB2EIDHbits @ 0xF23;
[; ;pic18f248.h: 3815: extern volatile unsigned char TXB2EIDL @ 0xF24;
"3817
[; ;pic18f248.h: 3817: asm("TXB2EIDL equ 0F24h");
[; <" TXB2EIDL equ 0F24h ;# ">
[; ;pic18f248.h: 3820: typedef union {
[; ;pic18f248.h: 3821: struct {
[; ;pic18f248.h: 3822: unsigned EID0 :1;
[; ;pic18f248.h: 3823: unsigned EID1 :1;
[; ;pic18f248.h: 3824: unsigned EID2 :1;
[; ;pic18f248.h: 3825: unsigned EID3 :1;
[; ;pic18f248.h: 3826: unsigned EID4 :1;
[; ;pic18f248.h: 3827: unsigned EID5 :1;
[; ;pic18f248.h: 3828: unsigned EID6 :1;
[; ;pic18f248.h: 3829: unsigned EID7 :1;
[; ;pic18f248.h: 3830: };
[; ;pic18f248.h: 3831: struct {
[; ;pic18f248.h: 3832: unsigned TXB2EID0 :1;
[; ;pic18f248.h: 3833: unsigned TXB2EID1 :1;
[; ;pic18f248.h: 3834: unsigned TXB2EID2 :1;
[; ;pic18f248.h: 3835: unsigned TXB2EID3 :1;
[; ;pic18f248.h: 3836: unsigned TXB2EID4 :1;
[; ;pic18f248.h: 3837: unsigned TXB2EID5 :1;
[; ;pic18f248.h: 3838: unsigned TXB2EID6 :1;
[; ;pic18f248.h: 3839: unsigned TXB2EID7 :1;
[; ;pic18f248.h: 3840: };
[; ;pic18f248.h: 3841: } TXB2EIDLbits_t;
[; ;pic18f248.h: 3842: extern volatile TXB2EIDLbits_t TXB2EIDLbits @ 0xF24;
[; ;pic18f248.h: 3926: extern volatile unsigned char TXB2DLC @ 0xF25;
"3928
[; ;pic18f248.h: 3928: asm("TXB2DLC equ 0F25h");
[; <" TXB2DLC equ 0F25h ;# ">
[; ;pic18f248.h: 3931: typedef union {
[; ;pic18f248.h: 3932: struct {
[; ;pic18f248.h: 3933: unsigned DLC0 :1;
[; ;pic18f248.h: 3934: unsigned DLC1 :1;
[; ;pic18f248.h: 3935: unsigned DLC2 :1;
[; ;pic18f248.h: 3936: unsigned DLC3 :1;
[; ;pic18f248.h: 3937: unsigned :2;
[; ;pic18f248.h: 3938: unsigned TXRTR :1;
[; ;pic18f248.h: 3939: };
[; ;pic18f248.h: 3940: struct {
[; ;pic18f248.h: 3941: unsigned TXB2DLC0 :1;
[; ;pic18f248.h: 3942: unsigned TXB2DLC1 :1;
[; ;pic18f248.h: 3943: unsigned TXB2DLC2 :1;
[; ;pic18f248.h: 3944: unsigned TXB2DLC3 :1;
[; ;pic18f248.h: 3945: unsigned :2;
[; ;pic18f248.h: 3946: unsigned TXB2RTR :1;
[; ;pic18f248.h: 3947: };
[; ;pic18f248.h: 3948: } TXB2DLCbits_t;
[; ;pic18f248.h: 3949: extern volatile TXB2DLCbits_t TXB2DLCbits @ 0xF25;
[; ;pic18f248.h: 4003: extern volatile unsigned char TXB2D0 @ 0xF26;
"4005
[; ;pic18f248.h: 4005: asm("TXB2D0 equ 0F26h");
[; <" TXB2D0 equ 0F26h ;# ">
[; ;pic18f248.h: 4008: typedef union {
[; ;pic18f248.h: 4009: struct {
[; ;pic18f248.h: 4010: unsigned TXB2D00 :1;
[; ;pic18f248.h: 4011: unsigned TXB2D01 :1;
[; ;pic18f248.h: 4012: unsigned TXB2D02 :1;
[; ;pic18f248.h: 4013: unsigned TXB2D03 :1;
[; ;pic18f248.h: 4014: unsigned TXB2D04 :1;
[; ;pic18f248.h: 4015: unsigned TXB2D05 :1;
[; ;pic18f248.h: 4016: unsigned TXB2D06 :1;
[; ;pic18f248.h: 4017: unsigned TXB2D07 :1;
[; ;pic18f248.h: 4018: };
[; ;pic18f248.h: 4019: } TXB2D0bits_t;
[; ;pic18f248.h: 4020: extern volatile TXB2D0bits_t TXB2D0bits @ 0xF26;
[; ;pic18f248.h: 4064: extern volatile unsigned char TXB2D1 @ 0xF27;
"4066
[; ;pic18f248.h: 4066: asm("TXB2D1 equ 0F27h");
[; <" TXB2D1 equ 0F27h ;# ">
[; ;pic18f248.h: 4069: typedef union {
[; ;pic18f248.h: 4070: struct {
[; ;pic18f248.h: 4071: unsigned TXB2D10 :1;
[; ;pic18f248.h: 4072: unsigned TXB2D11 :1;
[; ;pic18f248.h: 4073: unsigned TXB2D12 :1;
[; ;pic18f248.h: 4074: unsigned TXB2D13 :1;
[; ;pic18f248.h: 4075: unsigned TXB2D14 :1;
[; ;pic18f248.h: 4076: unsigned TXB2D15 :1;
[; ;pic18f248.h: 4077: unsigned TXB2D16 :1;
[; ;pic18f248.h: 4078: unsigned TXB2D17 :1;
[; ;pic18f248.h: 4079: };
[; ;pic18f248.h: 4080: } TXB2D1bits_t;
[; ;pic18f248.h: 4081: extern volatile TXB2D1bits_t TXB2D1bits @ 0xF27;
[; ;pic18f248.h: 4125: extern volatile unsigned char TXB2D2 @ 0xF28;
"4127
[; ;pic18f248.h: 4127: asm("TXB2D2 equ 0F28h");
[; <" TXB2D2 equ 0F28h ;# ">
[; ;pic18f248.h: 4130: typedef union {
[; ;pic18f248.h: 4131: struct {
[; ;pic18f248.h: 4132: unsigned TXB2D20 :1;
[; ;pic18f248.h: 4133: unsigned TXB2D21 :1;
[; ;pic18f248.h: 4134: unsigned TXB2D22 :1;
[; ;pic18f248.h: 4135: unsigned TXB2D23 :1;
[; ;pic18f248.h: 4136: unsigned TXB2D24 :1;
[; ;pic18f248.h: 4137: unsigned TXB2D25 :1;
[; ;pic18f248.h: 4138: unsigned TXB2D26 :1;
[; ;pic18f248.h: 4139: unsigned TXB2D27 :1;
[; ;pic18f248.h: 4140: };
[; ;pic18f248.h: 4141: } TXB2D2bits_t;
[; ;pic18f248.h: 4142: extern volatile TXB2D2bits_t TXB2D2bits @ 0xF28;
[; ;pic18f248.h: 4186: extern volatile unsigned char TXB2D3 @ 0xF29;
"4188
[; ;pic18f248.h: 4188: asm("TXB2D3 equ 0F29h");
[; <" TXB2D3 equ 0F29h ;# ">
[; ;pic18f248.h: 4191: typedef union {
[; ;pic18f248.h: 4192: struct {
[; ;pic18f248.h: 4193: unsigned TXB2D30 :1;
[; ;pic18f248.h: 4194: unsigned TXB2D31 :1;
[; ;pic18f248.h: 4195: unsigned TXB2D32 :1;
[; ;pic18f248.h: 4196: unsigned TXB2D33 :1;
[; ;pic18f248.h: 4197: unsigned TXB2D34 :1;
[; ;pic18f248.h: 4198: unsigned TXB2D35 :1;
[; ;pic18f248.h: 4199: unsigned TXB2D36 :1;
[; ;pic18f248.h: 4200: unsigned TXB2D37 :1;
[; ;pic18f248.h: 4201: };
[; ;pic18f248.h: 4202: } TXB2D3bits_t;
[; ;pic18f248.h: 4203: extern volatile TXB2D3bits_t TXB2D3bits @ 0xF29;
[; ;pic18f248.h: 4247: extern volatile unsigned char TXB2D4 @ 0xF2A;
"4249
[; ;pic18f248.h: 4249: asm("TXB2D4 equ 0F2Ah");
[; <" TXB2D4 equ 0F2Ah ;# ">
[; ;pic18f248.h: 4252: typedef union {
[; ;pic18f248.h: 4253: struct {
[; ;pic18f248.h: 4254: unsigned TXB2D40 :1;
[; ;pic18f248.h: 4255: unsigned TXB2D41 :1;
[; ;pic18f248.h: 4256: unsigned TXB2D42 :1;
[; ;pic18f248.h: 4257: unsigned TXB2D43 :1;
[; ;pic18f248.h: 4258: unsigned TXB2D44 :1;
[; ;pic18f248.h: 4259: unsigned TXB2D45 :1;
[; ;pic18f248.h: 4260: unsigned TXB2D46 :1;
[; ;pic18f248.h: 4261: unsigned TXB2D47 :1;
[; ;pic18f248.h: 4262: };
[; ;pic18f248.h: 4263: } TXB2D4bits_t;
[; ;pic18f248.h: 4264: extern volatile TXB2D4bits_t TXB2D4bits @ 0xF2A;
[; ;pic18f248.h: 4308: extern volatile unsigned char TXB2D5 @ 0xF2B;
"4310
[; ;pic18f248.h: 4310: asm("TXB2D5 equ 0F2Bh");
[; <" TXB2D5 equ 0F2Bh ;# ">
[; ;pic18f248.h: 4313: typedef union {
[; ;pic18f248.h: 4314: struct {
[; ;pic18f248.h: 4315: unsigned TXB2D50 :1;
[; ;pic18f248.h: 4316: unsigned TXB2D51 :1;
[; ;pic18f248.h: 4317: unsigned TXB2D52 :1;
[; ;pic18f248.h: 4318: unsigned TXB2D53 :1;
[; ;pic18f248.h: 4319: unsigned TXB2D54 :1;
[; ;pic18f248.h: 4320: unsigned TXB2D55 :1;
[; ;pic18f248.h: 4321: unsigned TXB2D56 :1;
[; ;pic18f248.h: 4322: unsigned TXB2D57 :1;
[; ;pic18f248.h: 4323: };
[; ;pic18f248.h: 4324: } TXB2D5bits_t;
[; ;pic18f248.h: 4325: extern volatile TXB2D5bits_t TXB2D5bits @ 0xF2B;
[; ;pic18f248.h: 4369: extern volatile unsigned char TXB2D6 @ 0xF2C;
"4371
[; ;pic18f248.h: 4371: asm("TXB2D6 equ 0F2Ch");
[; <" TXB2D6 equ 0F2Ch ;# ">
[; ;pic18f248.h: 4374: typedef union {
[; ;pic18f248.h: 4375: struct {
[; ;pic18f248.h: 4376: unsigned TXB2D60 :1;
[; ;pic18f248.h: 4377: unsigned TXB2D61 :1;
[; ;pic18f248.h: 4378: unsigned TXB2D62 :1;
[; ;pic18f248.h: 4379: unsigned TXB2D63 :1;
[; ;pic18f248.h: 4380: unsigned TXB2D64 :1;
[; ;pic18f248.h: 4381: unsigned TXB2D65 :1;
[; ;pic18f248.h: 4382: unsigned TXB2D66 :1;
[; ;pic18f248.h: 4383: unsigned TXB2D67 :1;
[; ;pic18f248.h: 4384: };
[; ;pic18f248.h: 4385: } TXB2D6bits_t;
[; ;pic18f248.h: 4386: extern volatile TXB2D6bits_t TXB2D6bits @ 0xF2C;
[; ;pic18f248.h: 4430: extern volatile unsigned char TXB2D7 @ 0xF2D;
"4432
[; ;pic18f248.h: 4432: asm("TXB2D7 equ 0F2Dh");
[; <" TXB2D7 equ 0F2Dh ;# ">
[; ;pic18f248.h: 4435: typedef union {
[; ;pic18f248.h: 4436: struct {
[; ;pic18f248.h: 4437: unsigned TXB2D70 :1;
[; ;pic18f248.h: 4438: unsigned TXB2D71 :1;
[; ;pic18f248.h: 4439: unsigned TXB2D72 :1;
[; ;pic18f248.h: 4440: unsigned TXB2D73 :1;
[; ;pic18f248.h: 4441: unsigned TXB2D74 :1;
[; ;pic18f248.h: 4442: unsigned TXB2D75 :1;
[; ;pic18f248.h: 4443: unsigned TXB2D76 :1;
[; ;pic18f248.h: 4444: unsigned TXB2D77 :1;
[; ;pic18f248.h: 4445: };
[; ;pic18f248.h: 4446: } TXB2D7bits_t;
[; ;pic18f248.h: 4447: extern volatile TXB2D7bits_t TXB2D7bits @ 0xF2D;
[; ;pic18f248.h: 4491: extern volatile unsigned char CANSTATRO4 @ 0xF2E;
"4493
[; ;pic18f248.h: 4493: asm("CANSTATRO4 equ 0F2Eh");
[; <" CANSTATRO4 equ 0F2Eh ;# ">
[; ;pic18f248.h: 4496: typedef union {
[; ;pic18f248.h: 4497: struct {
[; ;pic18f248.h: 4498: unsigned :1;
[; ;pic18f248.h: 4499: unsigned ICODE0 :1;
[; ;pic18f248.h: 4500: unsigned ICODE1 :1;
[; ;pic18f248.h: 4501: unsigned ICODE2 :1;
[; ;pic18f248.h: 4502: unsigned :1;
[; ;pic18f248.h: 4503: unsigned OPMODE0 :1;
[; ;pic18f248.h: 4504: unsigned OPMODE1 :1;
[; ;pic18f248.h: 4505: unsigned OPMODE2 :1;
[; ;pic18f248.h: 4506: };
[; ;pic18f248.h: 4507: } CANSTATRO4bits_t;
[; ;pic18f248.h: 4508: extern volatile CANSTATRO4bits_t CANSTATRO4bits @ 0xF2E;
[; ;pic18f248.h: 4542: extern volatile unsigned char TXB1CON @ 0xF30;
"4544
[; ;pic18f248.h: 4544: asm("TXB1CON equ 0F30h");
[; <" TXB1CON equ 0F30h ;# ">
[; ;pic18f248.h: 4547: typedef union {
[; ;pic18f248.h: 4548: struct {
[; ;pic18f248.h: 4549: unsigned TXPRI0 :1;
[; ;pic18f248.h: 4550: unsigned TXPRI1 :1;
[; ;pic18f248.h: 4551: unsigned :1;
[; ;pic18f248.h: 4552: unsigned TXREQ :1;
[; ;pic18f248.h: 4553: unsigned TXERR :1;
[; ;pic18f248.h: 4554: unsigned TXLARB :1;
[; ;pic18f248.h: 4555: unsigned TXABT :1;
[; ;pic18f248.h: 4556: };
[; ;pic18f248.h: 4557: struct {
[; ;pic18f248.h: 4558: unsigned TXB1PRI0 :1;
[; ;pic18f248.h: 4559: unsigned TXB1PRI1 :1;
[; ;pic18f248.h: 4560: unsigned :1;
[; ;pic18f248.h: 4561: unsigned TXB1REQ :1;
[; ;pic18f248.h: 4562: unsigned TXB1ERR :1;
[; ;pic18f248.h: 4563: unsigned TXB1LARB :1;
[; ;pic18f248.h: 4564: unsigned TXB1ABT :1;
[; ;pic18f248.h: 4565: };
[; ;pic18f248.h: 4566: } TXB1CONbits_t;
[; ;pic18f248.h: 4567: extern volatile TXB1CONbits_t TXB1CONbits @ 0xF30;
[; ;pic18f248.h: 4631: extern volatile unsigned char TXB1SIDH @ 0xF31;
"4633
[; ;pic18f248.h: 4633: asm("TXB1SIDH equ 0F31h");
[; <" TXB1SIDH equ 0F31h ;# ">
[; ;pic18f248.h: 4636: typedef union {
[; ;pic18f248.h: 4637: struct {
[; ;pic18f248.h: 4638: unsigned SID3 :1;
[; ;pic18f248.h: 4639: unsigned SID4 :1;
[; ;pic18f248.h: 4640: unsigned SID5 :1;
[; ;pic18f248.h: 4641: unsigned SID6 :1;
[; ;pic18f248.h: 4642: unsigned SID7 :1;
[; ;pic18f248.h: 4643: unsigned SID8 :1;
[; ;pic18f248.h: 4644: unsigned SID9 :1;
[; ;pic18f248.h: 4645: unsigned SID10 :1;
[; ;pic18f248.h: 4646: };
[; ;pic18f248.h: 4647: struct {
[; ;pic18f248.h: 4648: unsigned TXB1SID3 :1;
[; ;pic18f248.h: 4649: unsigned TXB1SID4 :1;
[; ;pic18f248.h: 4650: unsigned TXB1SID5 :1;
[; ;pic18f248.h: 4651: unsigned TXB1SID6 :1;
[; ;pic18f248.h: 4652: unsigned TXB1SID7 :1;
[; ;pic18f248.h: 4653: unsigned TXB1SID8 :1;
[; ;pic18f248.h: 4654: unsigned TXB1SID9 :1;
[; ;pic18f248.h: 4655: unsigned TXB1SID10 :1;
[; ;pic18f248.h: 4656: };
[; ;pic18f248.h: 4657: } TXB1SIDHbits_t;
[; ;pic18f248.h: 4658: extern volatile TXB1SIDHbits_t TXB1SIDHbits @ 0xF31;
[; ;pic18f248.h: 4742: extern volatile unsigned char TXB1SIDL @ 0xF32;
"4744
[; ;pic18f248.h: 4744: asm("TXB1SIDL equ 0F32h");
[; <" TXB1SIDL equ 0F32h ;# ">
[; ;pic18f248.h: 4747: typedef union {
[; ;pic18f248.h: 4748: struct {
[; ;pic18f248.h: 4749: unsigned EID16 :1;
[; ;pic18f248.h: 4750: unsigned EID17 :1;
[; ;pic18f248.h: 4751: unsigned :1;
[; ;pic18f248.h: 4752: unsigned EXIDE :1;
[; ;pic18f248.h: 4753: unsigned :1;
[; ;pic18f248.h: 4754: unsigned SID0 :1;
[; ;pic18f248.h: 4755: unsigned SID1 :1;
[; ;pic18f248.h: 4756: unsigned SID2 :1;
[; ;pic18f248.h: 4757: };
[; ;pic18f248.h: 4758: struct {
[; ;pic18f248.h: 4759: unsigned TXB1EID16 :1;
[; ;pic18f248.h: 4760: unsigned TXB1EID17 :1;
[; ;pic18f248.h: 4761: unsigned :1;
[; ;pic18f248.h: 4762: unsigned TXB1EXIDE :1;
[; ;pic18f248.h: 4763: unsigned :1;
[; ;pic18f248.h: 4764: unsigned TXB1SID0 :1;
[; ;pic18f248.h: 4765: unsigned TXB1SID1 :1;
[; ;pic18f248.h: 4766: unsigned TXB1SID2 :1;
[; ;pic18f248.h: 4767: };
[; ;pic18f248.h: 4768: } TXB1SIDLbits_t;
[; ;pic18f248.h: 4769: extern volatile TXB1SIDLbits_t TXB1SIDLbits @ 0xF32;
[; ;pic18f248.h: 4833: extern volatile unsigned char TXB1EIDH @ 0xF33;
"4835
[; ;pic18f248.h: 4835: asm("TXB1EIDH equ 0F33h");
[; <" TXB1EIDH equ 0F33h ;# ">
[; ;pic18f248.h: 4838: typedef union {
[; ;pic18f248.h: 4839: struct {
[; ;pic18f248.h: 4840: unsigned EID8 :1;
[; ;pic18f248.h: 4841: unsigned EID9 :1;
[; ;pic18f248.h: 4842: unsigned EID10 :1;
[; ;pic18f248.h: 4843: unsigned EID11 :1;
[; ;pic18f248.h: 4844: unsigned EID12 :1;
[; ;pic18f248.h: 4845: unsigned EID13 :1;
[; ;pic18f248.h: 4846: unsigned EID14 :1;
[; ;pic18f248.h: 4847: unsigned EID15 :1;
[; ;pic18f248.h: 4848: };
[; ;pic18f248.h: 4849: struct {
[; ;pic18f248.h: 4850: unsigned TXB1EID8 :1;
[; ;pic18f248.h: 4851: unsigned TXB1EID9 :1;
[; ;pic18f248.h: 4852: unsigned TXB1EID10 :1;
[; ;pic18f248.h: 4853: unsigned TXB1EID11 :1;
[; ;pic18f248.h: 4854: unsigned TXB1EID12 :1;
[; ;pic18f248.h: 4855: unsigned TXB1EID13 :1;
[; ;pic18f248.h: 4856: unsigned TXB1EID14 :1;
[; ;pic18f248.h: 4857: unsigned TXB1EID15 :1;
[; ;pic18f248.h: 4858: };
[; ;pic18f248.h: 4859: } TXB1EIDHbits_t;
[; ;pic18f248.h: 4860: extern volatile TXB1EIDHbits_t TXB1EIDHbits @ 0xF33;
[; ;pic18f248.h: 4944: extern volatile unsigned char TXB1EIDL @ 0xF34;
"4946
[; ;pic18f248.h: 4946: asm("TXB1EIDL equ 0F34h");
[; <" TXB1EIDL equ 0F34h ;# ">
[; ;pic18f248.h: 4949: typedef union {
[; ;pic18f248.h: 4950: struct {
[; ;pic18f248.h: 4951: unsigned EID0 :1;
[; ;pic18f248.h: 4952: unsigned EID1 :1;
[; ;pic18f248.h: 4953: unsigned EID2 :1;
[; ;pic18f248.h: 4954: unsigned EID3 :1;
[; ;pic18f248.h: 4955: unsigned EID4 :1;
[; ;pic18f248.h: 4956: unsigned EID5 :1;
[; ;pic18f248.h: 4957: unsigned EID6 :1;
[; ;pic18f248.h: 4958: unsigned EID7 :1;
[; ;pic18f248.h: 4959: };
[; ;pic18f248.h: 4960: struct {
[; ;pic18f248.h: 4961: unsigned TXB1EID0 :1;
[; ;pic18f248.h: 4962: unsigned TXB1EID1 :1;
[; ;pic18f248.h: 4963: unsigned TXB1EID2 :1;
[; ;pic18f248.h: 4964: unsigned TXB1EID3 :1;
[; ;pic18f248.h: 4965: unsigned TXB1EID4 :1;
[; ;pic18f248.h: 4966: unsigned TXB1EID5 :1;
[; ;pic18f248.h: 4967: unsigned TXB1EID6 :1;
[; ;pic18f248.h: 4968: unsigned TXB1EID7 :1;
[; ;pic18f248.h: 4969: };
[; ;pic18f248.h: 4970: } TXB1EIDLbits_t;
[; ;pic18f248.h: 4971: extern volatile TXB1EIDLbits_t TXB1EIDLbits @ 0xF34;
[; ;pic18f248.h: 5055: extern volatile unsigned char TXB1DLC @ 0xF35;
"5057
[; ;pic18f248.h: 5057: asm("TXB1DLC equ 0F35h");
[; <" TXB1DLC equ 0F35h ;# ">
[; ;pic18f248.h: 5060: typedef union {
[; ;pic18f248.h: 5061: struct {
[; ;pic18f248.h: 5062: unsigned DLC0 :1;
[; ;pic18f248.h: 5063: unsigned DLC1 :1;
[; ;pic18f248.h: 5064: unsigned DLC2 :1;
[; ;pic18f248.h: 5065: unsigned DLC3 :1;
[; ;pic18f248.h: 5066: unsigned :2;
[; ;pic18f248.h: 5067: unsigned TXRTR :1;
[; ;pic18f248.h: 5068: };
[; ;pic18f248.h: 5069: struct {
[; ;pic18f248.h: 5070: unsigned TXB1DLC0 :1;
[; ;pic18f248.h: 5071: unsigned TXB1DLC1 :1;
[; ;pic18f248.h: 5072: unsigned TXB1DLC2 :1;
[; ;pic18f248.h: 5073: unsigned TXB1DLC3 :1;
[; ;pic18f248.h: 5074: unsigned :2;
[; ;pic18f248.h: 5075: unsigned TXB1RTR :1;
[; ;pic18f248.h: 5076: };
[; ;pic18f248.h: 5077: } TXB1DLCbits_t;
[; ;pic18f248.h: 5078: extern volatile TXB1DLCbits_t TXB1DLCbits @ 0xF35;
[; ;pic18f248.h: 5132: extern volatile unsigned char TXB1D0 @ 0xF36;
"5134
[; ;pic18f248.h: 5134: asm("TXB1D0 equ 0F36h");
[; <" TXB1D0 equ 0F36h ;# ">
[; ;pic18f248.h: 5137: typedef union {
[; ;pic18f248.h: 5138: struct {
[; ;pic18f248.h: 5139: unsigned TXB1D00 :1;
[; ;pic18f248.h: 5140: unsigned TXB1D01 :1;
[; ;pic18f248.h: 5141: unsigned TXB1D02 :1;
[; ;pic18f248.h: 5142: unsigned TXB1D03 :1;
[; ;pic18f248.h: 5143: unsigned TXB1D04 :1;
[; ;pic18f248.h: 5144: unsigned TXB1D05 :1;
[; ;pic18f248.h: 5145: unsigned TXB1D06 :1;
[; ;pic18f248.h: 5146: unsigned TXB1D07 :1;
[; ;pic18f248.h: 5147: };
[; ;pic18f248.h: 5148: } TXB1D0bits_t;
[; ;pic18f248.h: 5149: extern volatile TXB1D0bits_t TXB1D0bits @ 0xF36;
[; ;pic18f248.h: 5193: extern volatile unsigned char TXB1D1 @ 0xF37;
"5195
[; ;pic18f248.h: 5195: asm("TXB1D1 equ 0F37h");
[; <" TXB1D1 equ 0F37h ;# ">
[; ;pic18f248.h: 5198: typedef union {
[; ;pic18f248.h: 5199: struct {
[; ;pic18f248.h: 5200: unsigned TXB1D10 :1;
[; ;pic18f248.h: 5201: unsigned TXB1D11 :1;
[; ;pic18f248.h: 5202: unsigned TXB1D12 :1;
[; ;pic18f248.h: 5203: unsigned TXB1D13 :1;
[; ;pic18f248.h: 5204: unsigned TXB1D14 :1;
[; ;pic18f248.h: 5205: unsigned TXB1D15 :1;
[; ;pic18f248.h: 5206: unsigned TXB1D16 :1;
[; ;pic18f248.h: 5207: unsigned TXB1D17 :1;
[; ;pic18f248.h: 5208: };
[; ;pic18f248.h: 5209: } TXB1D1bits_t;
[; ;pic18f248.h: 5210: extern volatile TXB1D1bits_t TXB1D1bits @ 0xF37;
[; ;pic18f248.h: 5254: extern volatile unsigned char TXB1D2 @ 0xF38;
"5256
[; ;pic18f248.h: 5256: asm("TXB1D2 equ 0F38h");
[; <" TXB1D2 equ 0F38h ;# ">
[; ;pic18f248.h: 5259: typedef union {
[; ;pic18f248.h: 5260: struct {
[; ;pic18f248.h: 5261: unsigned TXB1D20 :1;
[; ;pic18f248.h: 5262: unsigned TXB1D21 :1;
[; ;pic18f248.h: 5263: unsigned TXB1D22 :1;
[; ;pic18f248.h: 5264: unsigned TXB1D23 :1;
[; ;pic18f248.h: 5265: unsigned TXB1D24 :1;
[; ;pic18f248.h: 5266: unsigned TXB1D25 :1;
[; ;pic18f248.h: 5267: unsigned TXB1D26 :1;
[; ;pic18f248.h: 5268: unsigned TXB1D27 :1;
[; ;pic18f248.h: 5269: };
[; ;pic18f248.h: 5270: struct {
[; ;pic18f248.h: 5271: unsigned :3;
[; ;pic18f248.h: 5272: unsigned TBB1D23 :1;
[; ;pic18f248.h: 5273: };
[; ;pic18f248.h: 5274: } TXB1D2bits_t;
[; ;pic18f248.h: 5275: extern volatile TXB1D2bits_t TXB1D2bits @ 0xF38;
[; ;pic18f248.h: 5324: extern volatile unsigned char TXB1D3 @ 0xF39;
"5326
[; ;pic18f248.h: 5326: asm("TXB1D3 equ 0F39h");
[; <" TXB1D3 equ 0F39h ;# ">
[; ;pic18f248.h: 5329: typedef union {
[; ;pic18f248.h: 5330: struct {
[; ;pic18f248.h: 5331: unsigned TXB1D30 :1;
[; ;pic18f248.h: 5332: unsigned TXB1D31 :1;
[; ;pic18f248.h: 5333: unsigned TXB1D32 :1;
[; ;pic18f248.h: 5334: unsigned TXB1D33 :1;
[; ;pic18f248.h: 5335: unsigned TXB1D34 :1;
[; ;pic18f248.h: 5336: unsigned TXB1D35 :1;
[; ;pic18f248.h: 5337: unsigned TXB1D36 :1;
[; ;pic18f248.h: 5338: unsigned TXB1D37 :1;
[; ;pic18f248.h: 5339: };
[; ;pic18f248.h: 5340: } TXB1D3bits_t;
[; ;pic18f248.h: 5341: extern volatile TXB1D3bits_t TXB1D3bits @ 0xF39;
[; ;pic18f248.h: 5385: extern volatile unsigned char TXB1D4 @ 0xF3A;
"5387
[; ;pic18f248.h: 5387: asm("TXB1D4 equ 0F3Ah");
[; <" TXB1D4 equ 0F3Ah ;# ">
[; ;pic18f248.h: 5390: typedef union {
[; ;pic18f248.h: 5391: struct {
[; ;pic18f248.h: 5392: unsigned TXB1D40 :1;
[; ;pic18f248.h: 5393: unsigned TXB1D41 :1;
[; ;pic18f248.h: 5394: unsigned TXB1D42 :1;
[; ;pic18f248.h: 5395: unsigned TXB1D43 :1;
[; ;pic18f248.h: 5396: unsigned TXB1D44 :1;
[; ;pic18f248.h: 5397: unsigned TXB1D45 :1;
[; ;pic18f248.h: 5398: unsigned TXB1D46 :1;
[; ;pic18f248.h: 5399: unsigned TXB1D47 :1;
[; ;pic18f248.h: 5400: };
[; ;pic18f248.h: 5401: } TXB1D4bits_t;
[; ;pic18f248.h: 5402: extern volatile TXB1D4bits_t TXB1D4bits @ 0xF3A;
[; ;pic18f248.h: 5446: extern volatile unsigned char TXB1D5 @ 0xF3B;
"5448
[; ;pic18f248.h: 5448: asm("TXB1D5 equ 0F3Bh");
[; <" TXB1D5 equ 0F3Bh ;# ">
[; ;pic18f248.h: 5451: typedef union {
[; ;pic18f248.h: 5452: struct {
[; ;pic18f248.h: 5453: unsigned TXB1D50 :1;
[; ;pic18f248.h: 5454: unsigned TXB1D51 :1;
[; ;pic18f248.h: 5455: unsigned TXB1D52 :1;
[; ;pic18f248.h: 5456: unsigned TXB1D53 :1;
[; ;pic18f248.h: 5457: unsigned TXB1D54 :1;
[; ;pic18f248.h: 5458: unsigned TXB1D55 :1;
[; ;pic18f248.h: 5459: unsigned TXB1D56 :1;
[; ;pic18f248.h: 5460: unsigned TXB1D57 :1;
[; ;pic18f248.h: 5461: };
[; ;pic18f248.h: 5462: } TXB1D5bits_t;
[; ;pic18f248.h: 5463: extern volatile TXB1D5bits_t TXB1D5bits @ 0xF3B;
[; ;pic18f248.h: 5507: extern volatile unsigned char TXB1D6 @ 0xF3C;
"5509
[; ;pic18f248.h: 5509: asm("TXB1D6 equ 0F3Ch");
[; <" TXB1D6 equ 0F3Ch ;# ">
[; ;pic18f248.h: 5512: typedef union {
[; ;pic18f248.h: 5513: struct {
[; ;pic18f248.h: 5514: unsigned TXB1D60 :1;
[; ;pic18f248.h: 5515: unsigned TXB1D61 :1;
[; ;pic18f248.h: 5516: unsigned TXB1D62 :1;
[; ;pic18f248.h: 5517: unsigned TXB1D63 :1;
[; ;pic18f248.h: 5518: unsigned TXB1D64 :1;
[; ;pic18f248.h: 5519: unsigned TXB1D65 :1;
[; ;pic18f248.h: 5520: unsigned TXB1D66 :1;
[; ;pic18f248.h: 5521: unsigned TXB1D67 :1;
[; ;pic18f248.h: 5522: };
[; ;pic18f248.h: 5523: } TXB1D6bits_t;
[; ;pic18f248.h: 5524: extern volatile TXB1D6bits_t TXB1D6bits @ 0xF3C;
[; ;pic18f248.h: 5568: extern volatile unsigned char TXB1D7 @ 0xF3D;
"5570
[; ;pic18f248.h: 5570: asm("TXB1D7 equ 0F3Dh");
[; <" TXB1D7 equ 0F3Dh ;# ">
[; ;pic18f248.h: 5573: typedef union {
[; ;pic18f248.h: 5574: struct {
[; ;pic18f248.h: 5575: unsigned TXB1D70 :1;
[; ;pic18f248.h: 5576: unsigned TXB1D71 :1;
[; ;pic18f248.h: 5577: unsigned TXB1D72 :1;
[; ;pic18f248.h: 5578: unsigned TXB1D73 :1;
[; ;pic18f248.h: 5579: unsigned TXB1D74 :1;
[; ;pic18f248.h: 5580: unsigned TXB1D75 :1;
[; ;pic18f248.h: 5581: unsigned TXB1D76 :1;
[; ;pic18f248.h: 5582: unsigned TXB1D77 :1;
[; ;pic18f248.h: 5583: };
[; ;pic18f248.h: 5584: } TXB1D7bits_t;
[; ;pic18f248.h: 5585: extern volatile TXB1D7bits_t TXB1D7bits @ 0xF3D;
[; ;pic18f248.h: 5629: extern volatile unsigned char CANSTATRO3 @ 0xF3E;
"5631
[; ;pic18f248.h: 5631: asm("CANSTATRO3 equ 0F3Eh");
[; <" CANSTATRO3 equ 0F3Eh ;# ">
[; ;pic18f248.h: 5634: typedef union {
[; ;pic18f248.h: 5635: struct {
[; ;pic18f248.h: 5636: unsigned :1;
[; ;pic18f248.h: 5637: unsigned ICODE0 :1;
[; ;pic18f248.h: 5638: unsigned ICODE1 :1;
[; ;pic18f248.h: 5639: unsigned ICODE2 :1;
[; ;pic18f248.h: 5640: unsigned :1;
[; ;pic18f248.h: 5641: unsigned OPMODE0 :1;
[; ;pic18f248.h: 5642: unsigned OPMODE1 :1;
[; ;pic18f248.h: 5643: unsigned OPMODE2 :1;
[; ;pic18f248.h: 5644: };
[; ;pic18f248.h: 5645: } CANSTATRO3bits_t;
[; ;pic18f248.h: 5646: extern volatile CANSTATRO3bits_t CANSTATRO3bits @ 0xF3E;
[; ;pic18f248.h: 5680: extern volatile unsigned char TXB0CON @ 0xF40;
"5682
[; ;pic18f248.h: 5682: asm("TXB0CON equ 0F40h");
[; <" TXB0CON equ 0F40h ;# ">
[; ;pic18f248.h: 5685: typedef union {
[; ;pic18f248.h: 5686: struct {
[; ;pic18f248.h: 5687: unsigned TXPRI0 :1;
[; ;pic18f248.h: 5688: unsigned TXPRI1 :1;
[; ;pic18f248.h: 5689: unsigned :1;
[; ;pic18f248.h: 5690: unsigned TXREQ :1;
[; ;pic18f248.h: 5691: unsigned TXERR :1;
[; ;pic18f248.h: 5692: unsigned TXLARB :1;
[; ;pic18f248.h: 5693: unsigned TXABT :1;
[; ;pic18f248.h: 5694: };
[; ;pic18f248.h: 5695: struct {
[; ;pic18f248.h: 5696: unsigned TXB0PRI0 :1;
[; ;pic18f248.h: 5697: unsigned TXB0PRI1 :1;
[; ;pic18f248.h: 5698: unsigned :1;
[; ;pic18f248.h: 5699: unsigned TXB0REQ :1;
[; ;pic18f248.h: 5700: unsigned TXB0ERR :1;
[; ;pic18f248.h: 5701: unsigned TXB0LARB :1;
[; ;pic18f248.h: 5702: unsigned TXB0ABT :1;
[; ;pic18f248.h: 5703: };
[; ;pic18f248.h: 5704: } TXB0CONbits_t;
[; ;pic18f248.h: 5705: extern volatile TXB0CONbits_t TXB0CONbits @ 0xF40;
[; ;pic18f248.h: 5769: extern volatile unsigned char TXB0SIDH @ 0xF41;
"5771
[; ;pic18f248.h: 5771: asm("TXB0SIDH equ 0F41h");
[; <" TXB0SIDH equ 0F41h ;# ">
[; ;pic18f248.h: 5774: typedef union {
[; ;pic18f248.h: 5775: struct {
[; ;pic18f248.h: 5776: unsigned SID3 :1;
[; ;pic18f248.h: 5777: unsigned SID4 :1;
[; ;pic18f248.h: 5778: unsigned SID5 :1;
[; ;pic18f248.h: 5779: unsigned SID6 :1;
[; ;pic18f248.h: 5780: unsigned SID7 :1;
[; ;pic18f248.h: 5781: unsigned SID8 :1;
[; ;pic18f248.h: 5782: unsigned SID9 :1;
[; ;pic18f248.h: 5783: unsigned SID10 :1;
[; ;pic18f248.h: 5784: };
[; ;pic18f248.h: 5785: struct {
[; ;pic18f248.h: 5786: unsigned TXB0SID3 :1;
[; ;pic18f248.h: 5787: unsigned TXB0SID4 :1;
[; ;pic18f248.h: 5788: unsigned TXB0SID5 :1;
[; ;pic18f248.h: 5789: unsigned TXB0SID6 :1;
[; ;pic18f248.h: 5790: unsigned TXB0SID7 :1;
[; ;pic18f248.h: 5791: unsigned TXB0SID8 :1;
[; ;pic18f248.h: 5792: unsigned TXB0SID9 :1;
[; ;pic18f248.h: 5793: unsigned TXB0SID10 :1;
[; ;pic18f248.h: 5794: };
[; ;pic18f248.h: 5795: } TXB0SIDHbits_t;
[; ;pic18f248.h: 5796: extern volatile TXB0SIDHbits_t TXB0SIDHbits @ 0xF41;
[; ;pic18f248.h: 5880: extern volatile unsigned char TXB0SIDL @ 0xF42;
"5882
[; ;pic18f248.h: 5882: asm("TXB0SIDL equ 0F42h");
[; <" TXB0SIDL equ 0F42h ;# ">
[; ;pic18f248.h: 5885: typedef union {
[; ;pic18f248.h: 5886: struct {
[; ;pic18f248.h: 5887: unsigned EID16 :1;
[; ;pic18f248.h: 5888: unsigned EID17 :1;
[; ;pic18f248.h: 5889: unsigned :1;
[; ;pic18f248.h: 5890: unsigned EXIDE :1;
[; ;pic18f248.h: 5891: unsigned :1;
[; ;pic18f248.h: 5892: unsigned SID0 :1;
[; ;pic18f248.h: 5893: unsigned SID1 :1;
[; ;pic18f248.h: 5894: unsigned SID2 :1;
[; ;pic18f248.h: 5895: };
[; ;pic18f248.h: 5896: struct {
[; ;pic18f248.h: 5897: unsigned TXB0EID16 :1;
[; ;pic18f248.h: 5898: unsigned TXB0EID17 :1;
[; ;pic18f248.h: 5899: unsigned :1;
[; ;pic18f248.h: 5900: unsigned TXB0EXIDE :1;
[; ;pic18f248.h: 5901: unsigned :1;
[; ;pic18f248.h: 5902: unsigned TXB0SID0 :1;
[; ;pic18f248.h: 5903: unsigned TXB0SID1 :1;
[; ;pic18f248.h: 5904: unsigned TXB0SID2 :1;
[; ;pic18f248.h: 5905: };
[; ;pic18f248.h: 5906: } TXB0SIDLbits_t;
[; ;pic18f248.h: 5907: extern volatile TXB0SIDLbits_t TXB0SIDLbits @ 0xF42;
[; ;pic18f248.h: 5971: extern volatile unsigned char TXB0EIDH @ 0xF43;
"5973
[; ;pic18f248.h: 5973: asm("TXB0EIDH equ 0F43h");
[; <" TXB0EIDH equ 0F43h ;# ">
[; ;pic18f248.h: 5976: typedef union {
[; ;pic18f248.h: 5977: struct {
[; ;pic18f248.h: 5978: unsigned EID8 :1;
[; ;pic18f248.h: 5979: unsigned EID9 :1;
[; ;pic18f248.h: 5980: unsigned EID10 :1;
[; ;pic18f248.h: 5981: unsigned EID11 :1;
[; ;pic18f248.h: 5982: unsigned EID12 :1;
[; ;pic18f248.h: 5983: unsigned EID13 :1;
[; ;pic18f248.h: 5984: unsigned EID14 :1;
[; ;pic18f248.h: 5985: unsigned EID15 :1;
[; ;pic18f248.h: 5986: };
[; ;pic18f248.h: 5987: struct {
[; ;pic18f248.h: 5988: unsigned TXB0EID8 :1;
[; ;pic18f248.h: 5989: unsigned TXB0EID9 :1;
[; ;pic18f248.h: 5990: unsigned TXB0EID10 :1;
[; ;pic18f248.h: 5991: unsigned TXB0EID11 :1;
[; ;pic18f248.h: 5992: unsigned TXB0EID12 :1;
[; ;pic18f248.h: 5993: unsigned TXB0EID13 :1;
[; ;pic18f248.h: 5994: unsigned TXB0EID14 :1;
[; ;pic18f248.h: 5995: unsigned TXB0EID15 :1;
[; ;pic18f248.h: 5996: };
[; ;pic18f248.h: 5997: } TXB0EIDHbits_t;
[; ;pic18f248.h: 5998: extern volatile TXB0EIDHbits_t TXB0EIDHbits @ 0xF43;
[; ;pic18f248.h: 6082: extern volatile unsigned char TXB0EIDL @ 0xF44;
"6084
[; ;pic18f248.h: 6084: asm("TXB0EIDL equ 0F44h");
[; <" TXB0EIDL equ 0F44h ;# ">
[; ;pic18f248.h: 6087: typedef union {
[; ;pic18f248.h: 6088: struct {
[; ;pic18f248.h: 6089: unsigned EID0 :1;
[; ;pic18f248.h: 6090: unsigned EID1 :1;
[; ;pic18f248.h: 6091: unsigned EID2 :1;
[; ;pic18f248.h: 6092: unsigned EID3 :1;
[; ;pic18f248.h: 6093: unsigned EID4 :1;
[; ;pic18f248.h: 6094: unsigned EID5 :1;
[; ;pic18f248.h: 6095: unsigned EID6 :1;
[; ;pic18f248.h: 6096: unsigned EID7 :1;
[; ;pic18f248.h: 6097: };
[; ;pic18f248.h: 6098: struct {
[; ;pic18f248.h: 6099: unsigned TXB0EID0 :1;
[; ;pic18f248.h: 6100: unsigned TXB0EID1 :1;
[; ;pic18f248.h: 6101: unsigned TXB0EID2 :1;
[; ;pic18f248.h: 6102: unsigned TXB0EID3 :1;
[; ;pic18f248.h: 6103: unsigned TXB0EID4 :1;
[; ;pic18f248.h: 6104: unsigned TXB0EID5 :1;
[; ;pic18f248.h: 6105: unsigned TXB0EID6 :1;
[; ;pic18f248.h: 6106: unsigned TXB0EID7 :1;
[; ;pic18f248.h: 6107: };
[; ;pic18f248.h: 6108: } TXB0EIDLbits_t;
[; ;pic18f248.h: 6109: extern volatile TXB0EIDLbits_t TXB0EIDLbits @ 0xF44;
[; ;pic18f248.h: 6193: extern volatile unsigned char TXB0DLC @ 0xF45;
"6195
[; ;pic18f248.h: 6195: asm("TXB0DLC equ 0F45h");
[; <" TXB0DLC equ 0F45h ;# ">
[; ;pic18f248.h: 6198: typedef union {
[; ;pic18f248.h: 6199: struct {
[; ;pic18f248.h: 6200: unsigned DLC0 :1;
[; ;pic18f248.h: 6201: unsigned DLC1 :1;
[; ;pic18f248.h: 6202: unsigned DLC2 :1;
[; ;pic18f248.h: 6203: unsigned DLC3 :1;
[; ;pic18f248.h: 6204: unsigned :2;
[; ;pic18f248.h: 6205: unsigned TXRTR :1;
[; ;pic18f248.h: 6206: };
[; ;pic18f248.h: 6207: struct {
[; ;pic18f248.h: 6208: unsigned TXB0DLC0 :1;
[; ;pic18f248.h: 6209: unsigned TXB0DLC1 :1;
[; ;pic18f248.h: 6210: unsigned TXB0DLC2 :1;
[; ;pic18f248.h: 6211: unsigned TXB0DLC3 :1;
[; ;pic18f248.h: 6212: unsigned :2;
[; ;pic18f248.h: 6213: unsigned TXB0RTR :1;
[; ;pic18f248.h: 6214: };
[; ;pic18f248.h: 6215: } TXB0DLCbits_t;
[; ;pic18f248.h: 6216: extern volatile TXB0DLCbits_t TXB0DLCbits @ 0xF45;
[; ;pic18f248.h: 6270: extern volatile unsigned char TXB0D0 @ 0xF46;
"6272
[; ;pic18f248.h: 6272: asm("TXB0D0 equ 0F46h");
[; <" TXB0D0 equ 0F46h ;# ">
[; ;pic18f248.h: 6275: typedef union {
[; ;pic18f248.h: 6276: struct {
[; ;pic18f248.h: 6277: unsigned TXB0D00 :1;
[; ;pic18f248.h: 6278: unsigned TXB0D01 :1;
[; ;pic18f248.h: 6279: unsigned TXB0D02 :1;
[; ;pic18f248.h: 6280: unsigned TXB0D03 :1;
[; ;pic18f248.h: 6281: unsigned TXB0D04 :1;
[; ;pic18f248.h: 6282: unsigned TXB0D05 :1;
[; ;pic18f248.h: 6283: unsigned TXB0D06 :1;
[; ;pic18f248.h: 6284: unsigned TXB0D07 :1;
[; ;pic18f248.h: 6285: };
[; ;pic18f248.h: 6286: } TXB0D0bits_t;
[; ;pic18f248.h: 6287: extern volatile TXB0D0bits_t TXB0D0bits @ 0xF46;
[; ;pic18f248.h: 6331: extern volatile unsigned char TXB0D1 @ 0xF47;
"6333
[; ;pic18f248.h: 6333: asm("TXB0D1 equ 0F47h");
[; <" TXB0D1 equ 0F47h ;# ">
[; ;pic18f248.h: 6336: typedef union {
[; ;pic18f248.h: 6337: struct {
[; ;pic18f248.h: 6338: unsigned TXB0D10 :1;
[; ;pic18f248.h: 6339: unsigned TXB0D11 :1;
[; ;pic18f248.h: 6340: unsigned TXB0D12 :1;
[; ;pic18f248.h: 6341: unsigned TXB0D13 :1;
[; ;pic18f248.h: 6342: unsigned TXB0D14 :1;
[; ;pic18f248.h: 6343: unsigned TXB0D15 :1;
[; ;pic18f248.h: 6344: unsigned TXB0D16 :1;
[; ;pic18f248.h: 6345: unsigned TXB0D17 :1;
[; ;pic18f248.h: 6346: };
[; ;pic18f248.h: 6347: } TXB0D1bits_t;
[; ;pic18f248.h: 6348: extern volatile TXB0D1bits_t TXB0D1bits @ 0xF47;
[; ;pic18f248.h: 6392: extern volatile unsigned char TXB0D2 @ 0xF48;
"6394
[; ;pic18f248.h: 6394: asm("TXB0D2 equ 0F48h");
[; <" TXB0D2 equ 0F48h ;# ">
[; ;pic18f248.h: 6397: typedef union {
[; ;pic18f248.h: 6398: struct {
[; ;pic18f248.h: 6399: unsigned TXB0D20 :1;
[; ;pic18f248.h: 6400: unsigned TXB0D21 :1;
[; ;pic18f248.h: 6401: unsigned TXB0D22 :1;
[; ;pic18f248.h: 6402: unsigned TXB0D23 :1;
[; ;pic18f248.h: 6403: unsigned TXB0D24 :1;
[; ;pic18f248.h: 6404: unsigned TXB0D25 :1;
[; ;pic18f248.h: 6405: unsigned TXB0D26 :1;
[; ;pic18f248.h: 6406: unsigned TXB0D27 :1;
[; ;pic18f248.h: 6407: };
[; ;pic18f248.h: 6408: } TXB0D2bits_t;
[; ;pic18f248.h: 6409: extern volatile TXB0D2bits_t TXB0D2bits @ 0xF48;
[; ;pic18f248.h: 6453: extern volatile unsigned char TXB0D3 @ 0xF49;
"6455
[; ;pic18f248.h: 6455: asm("TXB0D3 equ 0F49h");
[; <" TXB0D3 equ 0F49h ;# ">
[; ;pic18f248.h: 6458: typedef union {
[; ;pic18f248.h: 6459: struct {
[; ;pic18f248.h: 6460: unsigned TXB0D30 :1;
[; ;pic18f248.h: 6461: unsigned TXB0D31 :1;
[; ;pic18f248.h: 6462: unsigned TXB0D32 :1;
[; ;pic18f248.h: 6463: unsigned TXB0D33 :1;
[; ;pic18f248.h: 6464: unsigned TXB0D34 :1;
[; ;pic18f248.h: 6465: unsigned TXB0D35 :1;
[; ;pic18f248.h: 6466: unsigned TXB0D36 :1;
[; ;pic18f248.h: 6467: unsigned TXB0D37 :1;
[; ;pic18f248.h: 6468: };
[; ;pic18f248.h: 6469: } TXB0D3bits_t;
[; ;pic18f248.h: 6470: extern volatile TXB0D3bits_t TXB0D3bits @ 0xF49;
[; ;pic18f248.h: 6514: extern volatile unsigned char TXB0D4 @ 0xF4A;
"6516
[; ;pic18f248.h: 6516: asm("TXB0D4 equ 0F4Ah");
[; <" TXB0D4 equ 0F4Ah ;# ">
[; ;pic18f248.h: 6519: typedef union {
[; ;pic18f248.h: 6520: struct {
[; ;pic18f248.h: 6521: unsigned TXB0D40 :1;
[; ;pic18f248.h: 6522: unsigned TXB0D41 :1;
[; ;pic18f248.h: 6523: unsigned TXB0D42 :1;
[; ;pic18f248.h: 6524: unsigned TXB0D43 :1;
[; ;pic18f248.h: 6525: unsigned TXB0D44 :1;
[; ;pic18f248.h: 6526: unsigned TXB0D45 :1;
[; ;pic18f248.h: 6527: unsigned TXB0D46 :1;
[; ;pic18f248.h: 6528: unsigned TXB0D47 :1;
[; ;pic18f248.h: 6529: };
[; ;pic18f248.h: 6530: } TXB0D4bits_t;
[; ;pic18f248.h: 6531: extern volatile TXB0D4bits_t TXB0D4bits @ 0xF4A;
[; ;pic18f248.h: 6575: extern volatile unsigned char TXB0D5 @ 0xF4B;
"6577
[; ;pic18f248.h: 6577: asm("TXB0D5 equ 0F4Bh");
[; <" TXB0D5 equ 0F4Bh ;# ">
[; ;pic18f248.h: 6580: typedef union {
[; ;pic18f248.h: 6581: struct {
[; ;pic18f248.h: 6582: unsigned TXB0D50 :1;
[; ;pic18f248.h: 6583: unsigned TXB0D51 :1;
[; ;pic18f248.h: 6584: unsigned TXB0D52 :1;
[; ;pic18f248.h: 6585: unsigned TXB0D53 :1;
[; ;pic18f248.h: 6586: unsigned TXB0D54 :1;
[; ;pic18f248.h: 6587: unsigned TXB0D55 :1;
[; ;pic18f248.h: 6588: unsigned TXB0D56 :1;
[; ;pic18f248.h: 6589: unsigned TXB0D57 :1;
[; ;pic18f248.h: 6590: };
[; ;pic18f248.h: 6591: } TXB0D5bits_t;
[; ;pic18f248.h: 6592: extern volatile TXB0D5bits_t TXB0D5bits @ 0xF4B;
[; ;pic18f248.h: 6636: extern volatile unsigned char TXB0D6 @ 0xF4C;
"6638
[; ;pic18f248.h: 6638: asm("TXB0D6 equ 0F4Ch");
[; <" TXB0D6 equ 0F4Ch ;# ">
[; ;pic18f248.h: 6641: typedef union {
[; ;pic18f248.h: 6642: struct {
[; ;pic18f248.h: 6643: unsigned TXB0D60 :1;
[; ;pic18f248.h: 6644: unsigned TXB0D61 :1;
[; ;pic18f248.h: 6645: unsigned TXB0D62 :1;
[; ;pic18f248.h: 6646: unsigned TXB0D63 :1;
[; ;pic18f248.h: 6647: unsigned TXB0D64 :1;
[; ;pic18f248.h: 6648: unsigned TXB0D65 :1;
[; ;pic18f248.h: 6649: unsigned TXB0D66 :1;
[; ;pic18f248.h: 6650: unsigned TXB0D67 :1;
[; ;pic18f248.h: 6651: };
[; ;pic18f248.h: 6652: } TXB0D6bits_t;
[; ;pic18f248.h: 6653: extern volatile TXB0D6bits_t TXB0D6bits @ 0xF4C;
[; ;pic18f248.h: 6697: extern volatile unsigned char TXB0D7 @ 0xF4D;
"6699
[; ;pic18f248.h: 6699: asm("TXB0D7 equ 0F4Dh");
[; <" TXB0D7 equ 0F4Dh ;# ">
[; ;pic18f248.h: 6702: typedef union {
[; ;pic18f248.h: 6703: struct {
[; ;pic18f248.h: 6704: unsigned TXB0D70 :1;
[; ;pic18f248.h: 6705: unsigned TXB0D71 :1;
[; ;pic18f248.h: 6706: unsigned TXB0D72 :1;
[; ;pic18f248.h: 6707: unsigned TXB0D73 :1;
[; ;pic18f248.h: 6708: unsigned TXB0D74 :1;
[; ;pic18f248.h: 6709: unsigned TXB0D75 :1;
[; ;pic18f248.h: 6710: unsigned TXB0D76 :1;
[; ;pic18f248.h: 6711: unsigned TXB0D77 :1;
[; ;pic18f248.h: 6712: };
[; ;pic18f248.h: 6713: } TXB0D7bits_t;
[; ;pic18f248.h: 6714: extern volatile TXB0D7bits_t TXB0D7bits @ 0xF4D;
[; ;pic18f248.h: 6758: extern volatile unsigned char CANSTATRO2 @ 0xF4E;
"6760
[; ;pic18f248.h: 6760: asm("CANSTATRO2 equ 0F4Eh");
[; <" CANSTATRO2 equ 0F4Eh ;# ">
[; ;pic18f248.h: 6763: typedef union {
[; ;pic18f248.h: 6764: struct {
[; ;pic18f248.h: 6765: unsigned :1;
[; ;pic18f248.h: 6766: unsigned ICODE0 :1;
[; ;pic18f248.h: 6767: unsigned ICODE1 :1;
[; ;pic18f248.h: 6768: unsigned ICODE2 :1;
[; ;pic18f248.h: 6769: unsigned :1;
[; ;pic18f248.h: 6770: unsigned OPMODE0 :1;
[; ;pic18f248.h: 6771: unsigned OPMODE1 :1;
[; ;pic18f248.h: 6772: unsigned OPMODE2 :1;
[; ;pic18f248.h: 6773: };
[; ;pic18f248.h: 6774: } CANSTATRO2bits_t;
[; ;pic18f248.h: 6775: extern volatile CANSTATRO2bits_t CANSTATRO2bits @ 0xF4E;
[; ;pic18f248.h: 6809: extern volatile unsigned char RXB1CON @ 0xF50;
"6811
[; ;pic18f248.h: 6811: asm("RXB1CON equ 0F50h");
[; <" RXB1CON equ 0F50h ;# ">
[; ;pic18f248.h: 6814: typedef union {
[; ;pic18f248.h: 6815: struct {
[; ;pic18f248.h: 6816: unsigned FILHIT0 :1;
[; ;pic18f248.h: 6817: unsigned FILHIT1 :1;
[; ;pic18f248.h: 6818: unsigned FILHIT2 :1;
[; ;pic18f248.h: 6819: unsigned RXRTRRO :1;
[; ;pic18f248.h: 6820: unsigned :1;
[; ;pic18f248.h: 6821: unsigned RXM0 :1;
[; ;pic18f248.h: 6822: unsigned RXM1 :1;
[; ;pic18f248.h: 6823: unsigned RXFUL :1;
[; ;pic18f248.h: 6824: };
[; ;pic18f248.h: 6825: struct {
[; ;pic18f248.h: 6826: unsigned RXB1FILHIT0 :1;
[; ;pic18f248.h: 6827: unsigned RXB1FILHIT1 :1;
[; ;pic18f248.h: 6828: unsigned RXB1FILHIT2 :1;
[; ;pic18f248.h: 6829: unsigned RXB1FILHIT3 :1;
[; ;pic18f248.h: 6830: unsigned :1;
[; ;pic18f248.h: 6831: unsigned RXB1M0 :1;
[; ;pic18f248.h: 6832: unsigned RXB1M1 :1;
[; ;pic18f248.h: 6833: unsigned RXB1FUL :1;
[; ;pic18f248.h: 6834: };
[; ;pic18f248.h: 6835: struct {
[; ;pic18f248.h: 6836: unsigned :3;
[; ;pic18f248.h: 6837: unsigned RXB1RTRR0 :1;
[; ;pic18f248.h: 6838: unsigned :1;
[; ;pic18f248.h: 6839: unsigned RXB1RTRRO :1;
[; ;pic18f248.h: 6840: };
[; ;pic18f248.h: 6841: } RXB1CONbits_t;
[; ;pic18f248.h: 6842: extern volatile RXB1CONbits_t RXB1CONbits @ 0xF50;
[; ;pic18f248.h: 6926: extern volatile unsigned char RXB1SIDH @ 0xF51;
"6928
[; ;pic18f248.h: 6928: asm("RXB1SIDH equ 0F51h");
[; <" RXB1SIDH equ 0F51h ;# ">
[; ;pic18f248.h: 6931: typedef union {
[; ;pic18f248.h: 6932: struct {
[; ;pic18f248.h: 6933: unsigned SID3 :1;
[; ;pic18f248.h: 6934: unsigned SID4 :1;
[; ;pic18f248.h: 6935: unsigned SID5 :1;
[; ;pic18f248.h: 6936: unsigned SID6 :1;
[; ;pic18f248.h: 6937: unsigned SID7 :1;
[; ;pic18f248.h: 6938: unsigned SID8 :1;
[; ;pic18f248.h: 6939: unsigned SID9 :1;
[; ;pic18f248.h: 6940: unsigned SID10 :1;
[; ;pic18f248.h: 6941: };
[; ;pic18f248.h: 6942: struct {
[; ;pic18f248.h: 6943: unsigned RXB1SID3 :1;
[; ;pic18f248.h: 6944: unsigned RXB1SID4 :1;
[; ;pic18f248.h: 6945: unsigned RXB1SID5 :1;
[; ;pic18f248.h: 6946: unsigned RXB1SID6 :1;
[; ;pic18f248.h: 6947: unsigned RXB1SID7 :1;
[; ;pic18f248.h: 6948: unsigned RXB1SID8 :1;
[; ;pic18f248.h: 6949: unsigned RXB1SID9 :1;
[; ;pic18f248.h: 6950: unsigned RXB1SID10 :1;
[; ;pic18f248.h: 6951: };
[; ;pic18f248.h: 6952: } RXB1SIDHbits_t;
[; ;pic18f248.h: 6953: extern volatile RXB1SIDHbits_t RXB1SIDHbits @ 0xF51;
[; ;pic18f248.h: 7037: extern volatile unsigned char RXB1SIDL @ 0xF52;
"7039
[; ;pic18f248.h: 7039: asm("RXB1SIDL equ 0F52h");
[; <" RXB1SIDL equ 0F52h ;# ">
[; ;pic18f248.h: 7042: typedef union {
[; ;pic18f248.h: 7043: struct {
[; ;pic18f248.h: 7044: unsigned EID16 :1;
[; ;pic18f248.h: 7045: unsigned EID17 :1;
[; ;pic18f248.h: 7046: unsigned :1;
[; ;pic18f248.h: 7047: unsigned EXID :1;
[; ;pic18f248.h: 7048: unsigned SRR :1;
[; ;pic18f248.h: 7049: unsigned SID0 :1;
[; ;pic18f248.h: 7050: unsigned SID1 :1;
[; ;pic18f248.h: 7051: unsigned SID2 :1;
[; ;pic18f248.h: 7052: };
[; ;pic18f248.h: 7053: struct {
[; ;pic18f248.h: 7054: unsigned RXB1EID16 :1;
[; ;pic18f248.h: 7055: unsigned RXB1EID17 :1;
[; ;pic18f248.h: 7056: unsigned :1;
[; ;pic18f248.h: 7057: unsigned RXB1EXID :1;
[; ;pic18f248.h: 7058: unsigned RXB1SRR :1;
[; ;pic18f248.h: 7059: unsigned RXB1SID0 :1;
[; ;pic18f248.h: 7060: unsigned RXB1SID1 :1;
[; ;pic18f248.h: 7061: unsigned RXB1SID2 :1;
[; ;pic18f248.h: 7062: };
[; ;pic18f248.h: 7063: } RXB1SIDLbits_t;
[; ;pic18f248.h: 7064: extern volatile RXB1SIDLbits_t RXB1SIDLbits @ 0xF52;
[; ;pic18f248.h: 7138: extern volatile unsigned char RXB1EIDH @ 0xF53;
"7140
[; ;pic18f248.h: 7140: asm("RXB1EIDH equ 0F53h");
[; <" RXB1EIDH equ 0F53h ;# ">
[; ;pic18f248.h: 7143: typedef union {
[; ;pic18f248.h: 7144: struct {
[; ;pic18f248.h: 7145: unsigned EID8 :1;
[; ;pic18f248.h: 7146: unsigned EID9 :1;
[; ;pic18f248.h: 7147: unsigned EID10 :1;
[; ;pic18f248.h: 7148: unsigned EID11 :1;
[; ;pic18f248.h: 7149: unsigned EID12 :1;
[; ;pic18f248.h: 7150: unsigned EID13 :1;
[; ;pic18f248.h: 7151: unsigned EID14 :1;
[; ;pic18f248.h: 7152: unsigned EID15 :1;
[; ;pic18f248.h: 7153: };
[; ;pic18f248.h: 7154: struct {
[; ;pic18f248.h: 7155: unsigned RXB1EID8 :1;
[; ;pic18f248.h: 7156: unsigned RXB1EID9 :1;
[; ;pic18f248.h: 7157: unsigned RXB1EID10 :1;
[; ;pic18f248.h: 7158: unsigned RXB1EID11 :1;
[; ;pic18f248.h: 7159: unsigned RXB1EID12 :1;
[; ;pic18f248.h: 7160: unsigned RXB1EID13 :1;
[; ;pic18f248.h: 7161: unsigned RXB1EID14 :1;
[; ;pic18f248.h: 7162: unsigned RXB1EID15 :1;
[; ;pic18f248.h: 7163: };
[; ;pic18f248.h: 7164: } RXB1EIDHbits_t;
[; ;pic18f248.h: 7165: extern volatile RXB1EIDHbits_t RXB1EIDHbits @ 0xF53;
[; ;pic18f248.h: 7249: extern volatile unsigned char RXB1EIDL @ 0xF54;
"7251
[; ;pic18f248.h: 7251: asm("RXB1EIDL equ 0F54h");
[; <" RXB1EIDL equ 0F54h ;# ">
[; ;pic18f248.h: 7254: typedef union {
[; ;pic18f248.h: 7255: struct {
[; ;pic18f248.h: 7256: unsigned EID0 :1;
[; ;pic18f248.h: 7257: unsigned EID1 :1;
[; ;pic18f248.h: 7258: unsigned EID2 :1;
[; ;pic18f248.h: 7259: unsigned EID3 :1;
[; ;pic18f248.h: 7260: unsigned EID4 :1;
[; ;pic18f248.h: 7261: unsigned EID5 :1;
[; ;pic18f248.h: 7262: unsigned EID6 :1;
[; ;pic18f248.h: 7263: unsigned EID7 :1;
[; ;pic18f248.h: 7264: };
[; ;pic18f248.h: 7265: struct {
[; ;pic18f248.h: 7266: unsigned RXB1EID0 :1;
[; ;pic18f248.h: 7267: unsigned RXB1EID1 :1;
[; ;pic18f248.h: 7268: unsigned RXB1EID2 :1;
[; ;pic18f248.h: 7269: unsigned RXB1EID3 :1;
[; ;pic18f248.h: 7270: unsigned RXB1EID4 :1;
[; ;pic18f248.h: 7271: unsigned RXB1EID5 :1;
[; ;pic18f248.h: 7272: unsigned RXB1EID6 :1;
[; ;pic18f248.h: 7273: unsigned RXB1EID7 :1;
[; ;pic18f248.h: 7274: };
[; ;pic18f248.h: 7275: } RXB1EIDLbits_t;
[; ;pic18f248.h: 7276: extern volatile RXB1EIDLbits_t RXB1EIDLbits @ 0xF54;
[; ;pic18f248.h: 7360: extern volatile unsigned char RXB1DLC @ 0xF55;
"7362
[; ;pic18f248.h: 7362: asm("RXB1DLC equ 0F55h");
[; <" RXB1DLC equ 0F55h ;# ">
[; ;pic18f248.h: 7365: typedef union {
[; ;pic18f248.h: 7366: struct {
[; ;pic18f248.h: 7367: unsigned DLC0 :1;
[; ;pic18f248.h: 7368: unsigned DLC1 :1;
[; ;pic18f248.h: 7369: unsigned DLC2 :1;
[; ;pic18f248.h: 7370: unsigned DLC3 :1;
[; ;pic18f248.h: 7371: unsigned RB0 :1;
[; ;pic18f248.h: 7372: unsigned RB1 :1;
[; ;pic18f248.h: 7373: unsigned RXRTR :1;
[; ;pic18f248.h: 7374: };
[; ;pic18f248.h: 7375: struct {
[; ;pic18f248.h: 7376: unsigned :4;
[; ;pic18f248.h: 7377: unsigned RESB0 :1;
[; ;pic18f248.h: 7378: unsigned RESB1 :1;
[; ;pic18f248.h: 7379: };
[; ;pic18f248.h: 7380: struct {
[; ;pic18f248.h: 7381: unsigned RXB1DLC0 :1;
[; ;pic18f248.h: 7382: unsigned RXB1DLC1 :1;
[; ;pic18f248.h: 7383: unsigned RXB1DLC2 :1;
[; ;pic18f248.h: 7384: unsigned RXB1DLC3 :1;
[; ;pic18f248.h: 7385: unsigned RXB1RB0 :1;
[; ;pic18f248.h: 7386: unsigned RXB1RB1 :1;
[; ;pic18f248.h: 7387: unsigned RXB1RTR :1;
[; ;pic18f248.h: 7388: };
[; ;pic18f248.h: 7389: } RXB1DLCbits_t;
[; ;pic18f248.h: 7390: extern volatile RXB1DLCbits_t RXB1DLCbits @ 0xF55;
[; ;pic18f248.h: 7474: extern volatile unsigned char RXB1D0 @ 0xF56;
"7476
[; ;pic18f248.h: 7476: asm("RXB1D0 equ 0F56h");
[; <" RXB1D0 equ 0F56h ;# ">
[; ;pic18f248.h: 7479: typedef union {
[; ;pic18f248.h: 7480: struct {
[; ;pic18f248.h: 7481: unsigned RXB1D00 :1;
[; ;pic18f248.h: 7482: unsigned RXB1D01 :1;
[; ;pic18f248.h: 7483: unsigned RXB1D02 :1;
[; ;pic18f248.h: 7484: unsigned RXB1D03 :1;
[; ;pic18f248.h: 7485: unsigned RXB1D04 :1;
[; ;pic18f248.h: 7486: unsigned RXB1D05 :1;
[; ;pic18f248.h: 7487: unsigned RXB1D06 :1;
[; ;pic18f248.h: 7488: unsigned RXB1D07 :1;
[; ;pic18f248.h: 7489: };
[; ;pic18f248.h: 7490: } RXB1D0bits_t;
[; ;pic18f248.h: 7491: extern volatile RXB1D0bits_t RXB1D0bits @ 0xF56;
[; ;pic18f248.h: 7535: extern volatile unsigned char RXB1D1 @ 0xF57;
"7537
[; ;pic18f248.h: 7537: asm("RXB1D1 equ 0F57h");
[; <" RXB1D1 equ 0F57h ;# ">
[; ;pic18f248.h: 7540: typedef union {
[; ;pic18f248.h: 7541: struct {
[; ;pic18f248.h: 7542: unsigned RXB1D10 :1;
[; ;pic18f248.h: 7543: unsigned RXB1D11 :1;
[; ;pic18f248.h: 7544: unsigned RXB1D12 :1;
[; ;pic18f248.h: 7545: unsigned RXB1D13 :1;
[; ;pic18f248.h: 7546: unsigned RXB1D14 :1;
[; ;pic18f248.h: 7547: unsigned RXB1D15 :1;
[; ;pic18f248.h: 7548: unsigned RXB1D16 :1;
[; ;pic18f248.h: 7549: unsigned RXB1D17 :1;
[; ;pic18f248.h: 7550: };
[; ;pic18f248.h: 7551: } RXB1D1bits_t;
[; ;pic18f248.h: 7552: extern volatile RXB1D1bits_t RXB1D1bits @ 0xF57;
[; ;pic18f248.h: 7596: extern volatile unsigned char RXB1D2 @ 0xF58;
"7598
[; ;pic18f248.h: 7598: asm("RXB1D2 equ 0F58h");
[; <" RXB1D2 equ 0F58h ;# ">
[; ;pic18f248.h: 7601: typedef union {
[; ;pic18f248.h: 7602: struct {
[; ;pic18f248.h: 7603: unsigned RXB1D20 :1;
[; ;pic18f248.h: 7604: unsigned RXB1D21 :1;
[; ;pic18f248.h: 7605: unsigned RXB1D22 :1;
[; ;pic18f248.h: 7606: unsigned RXB1D23 :1;
[; ;pic18f248.h: 7607: unsigned RXB1D24 :1;
[; ;pic18f248.h: 7608: unsigned RXB1D25 :1;
[; ;pic18f248.h: 7609: unsigned RXB1D26 :1;
[; ;pic18f248.h: 7610: unsigned RXB1D27 :1;
[; ;pic18f248.h: 7611: };
[; ;pic18f248.h: 7612: } RXB1D2bits_t;
[; ;pic18f248.h: 7613: extern volatile RXB1D2bits_t RXB1D2bits @ 0xF58;
[; ;pic18f248.h: 7657: extern volatile unsigned char RXB1D3 @ 0xF59;
"7659
[; ;pic18f248.h: 7659: asm("RXB1D3 equ 0F59h");
[; <" RXB1D3 equ 0F59h ;# ">
[; ;pic18f248.h: 7662: typedef union {
[; ;pic18f248.h: 7663: struct {
[; ;pic18f248.h: 7664: unsigned RXB1D30 :1;
[; ;pic18f248.h: 7665: unsigned RXB1D31 :1;
[; ;pic18f248.h: 7666: unsigned RXB1D32 :1;
[; ;pic18f248.h: 7667: unsigned RXB1D33 :1;
[; ;pic18f248.h: 7668: unsigned RXB1D34 :1;
[; ;pic18f248.h: 7669: unsigned RXB1D35 :1;
[; ;pic18f248.h: 7670: unsigned RXB1D36 :1;
[; ;pic18f248.h: 7671: unsigned RXB1D37 :1;
[; ;pic18f248.h: 7672: };
[; ;pic18f248.h: 7673: } RXB1D3bits_t;
[; ;pic18f248.h: 7674: extern volatile RXB1D3bits_t RXB1D3bits @ 0xF59;
[; ;pic18f248.h: 7718: extern volatile unsigned char RXB1D4 @ 0xF5A;
"7720
[; ;pic18f248.h: 7720: asm("RXB1D4 equ 0F5Ah");
[; <" RXB1D4 equ 0F5Ah ;# ">
[; ;pic18f248.h: 7723: typedef union {
[; ;pic18f248.h: 7724: struct {
[; ;pic18f248.h: 7725: unsigned RXB1D40 :1;
[; ;pic18f248.h: 7726: unsigned RXB1D41 :1;
[; ;pic18f248.h: 7727: unsigned RXB1D42 :1;
[; ;pic18f248.h: 7728: unsigned RXB1D43 :1;
[; ;pic18f248.h: 7729: unsigned RXB1D44 :1;
[; ;pic18f248.h: 7730: unsigned RXB1D45 :1;
[; ;pic18f248.h: 7731: unsigned RXB1D46 :1;
[; ;pic18f248.h: 7732: unsigned RXB1D47 :1;
[; ;pic18f248.h: 7733: };
[; ;pic18f248.h: 7734: } RXB1D4bits_t;
[; ;pic18f248.h: 7735: extern volatile RXB1D4bits_t RXB1D4bits @ 0xF5A;
[; ;pic18f248.h: 7779: extern volatile unsigned char RXB1D5 @ 0xF5B;
"7781
[; ;pic18f248.h: 7781: asm("RXB1D5 equ 0F5Bh");
[; <" RXB1D5 equ 0F5Bh ;# ">
[; ;pic18f248.h: 7784: typedef union {
[; ;pic18f248.h: 7785: struct {
[; ;pic18f248.h: 7786: unsigned RXB1D50 :1;
[; ;pic18f248.h: 7787: unsigned RXB1D51 :1;
[; ;pic18f248.h: 7788: unsigned RXB1D52 :1;
[; ;pic18f248.h: 7789: unsigned RXB1D53 :1;
[; ;pic18f248.h: 7790: unsigned RXB1D54 :1;
[; ;pic18f248.h: 7791: unsigned RXB1D55 :1;
[; ;pic18f248.h: 7792: unsigned RXB1D56 :1;
[; ;pic18f248.h: 7793: unsigned RXB1D57 :1;
[; ;pic18f248.h: 7794: };
[; ;pic18f248.h: 7795: } RXB1D5bits_t;
[; ;pic18f248.h: 7796: extern volatile RXB1D5bits_t RXB1D5bits @ 0xF5B;
[; ;pic18f248.h: 7840: extern volatile unsigned char RXB1D6 @ 0xF5C;
"7842
[; ;pic18f248.h: 7842: asm("RXB1D6 equ 0F5Ch");
[; <" RXB1D6 equ 0F5Ch ;# ">
[; ;pic18f248.h: 7845: typedef union {
[; ;pic18f248.h: 7846: struct {
[; ;pic18f248.h: 7847: unsigned RXB1D60 :1;
[; ;pic18f248.h: 7848: unsigned RXB1D61 :1;
[; ;pic18f248.h: 7849: unsigned RXB1D62 :1;
[; ;pic18f248.h: 7850: unsigned RXB1D63 :1;
[; ;pic18f248.h: 7851: unsigned RXB1D64 :1;
[; ;pic18f248.h: 7852: unsigned RXB1D65 :1;
[; ;pic18f248.h: 7853: unsigned RXB1D66 :1;
[; ;pic18f248.h: 7854: unsigned RXB1D67 :1;
[; ;pic18f248.h: 7855: };
[; ;pic18f248.h: 7856: } RXB1D6bits_t;
[; ;pic18f248.h: 7857: extern volatile RXB1D6bits_t RXB1D6bits @ 0xF5C;
[; ;pic18f248.h: 7901: extern volatile unsigned char RXB1D7 @ 0xF5D;
"7903
[; ;pic18f248.h: 7903: asm("RXB1D7 equ 0F5Dh");
[; <" RXB1D7 equ 0F5Dh ;# ">
[; ;pic18f248.h: 7906: typedef union {
[; ;pic18f248.h: 7907: struct {
[; ;pic18f248.h: 7908: unsigned RXB1D70 :1;
[; ;pic18f248.h: 7909: unsigned RXB1D71 :1;
[; ;pic18f248.h: 7910: unsigned RXB1D72 :1;
[; ;pic18f248.h: 7911: unsigned RXB1D73 :1;
[; ;pic18f248.h: 7912: unsigned RXB1D74 :1;
[; ;pic18f248.h: 7913: unsigned RXB1D75 :1;
[; ;pic18f248.h: 7914: unsigned RXB1D76 :1;
[; ;pic18f248.h: 7915: unsigned RXB1D77 :1;
[; ;pic18f248.h: 7916: };
[; ;pic18f248.h: 7917: } RXB1D7bits_t;
[; ;pic18f248.h: 7918: extern volatile RXB1D7bits_t RXB1D7bits @ 0xF5D;
[; ;pic18f248.h: 7962: extern volatile unsigned char CANSTATRO1 @ 0xF5E;
"7964
[; ;pic18f248.h: 7964: asm("CANSTATRO1 equ 0F5Eh");
[; <" CANSTATRO1 equ 0F5Eh ;# ">
[; ;pic18f248.h: 7967: typedef union {
[; ;pic18f248.h: 7968: struct {
[; ;pic18f248.h: 7969: unsigned :1;
[; ;pic18f248.h: 7970: unsigned ICODE0 :1;
[; ;pic18f248.h: 7971: unsigned ICODE1 :1;
[; ;pic18f248.h: 7972: unsigned ICODE2 :1;
[; ;pic18f248.h: 7973: unsigned :1;
[; ;pic18f248.h: 7974: unsigned OPMODE0 :1;
[; ;pic18f248.h: 7975: unsigned OPMODE1 :1;
[; ;pic18f248.h: 7976: unsigned OPMODE2 :1;
[; ;pic18f248.h: 7977: };
[; ;pic18f248.h: 7978: } CANSTATRO1bits_t;
[; ;pic18f248.h: 7979: extern volatile CANSTATRO1bits_t CANSTATRO1bits @ 0xF5E;
[; ;pic18f248.h: 8013: extern volatile unsigned char RXB0CON @ 0xF60;
"8015
[; ;pic18f248.h: 8015: asm("RXB0CON equ 0F60h");
[; <" RXB0CON equ 0F60h ;# ">
[; ;pic18f248.h: 8018: typedef union {
[; ;pic18f248.h: 8019: struct {
[; ;pic18f248.h: 8020: unsigned FILHIT0 :1;
[; ;pic18f248.h: 8021: unsigned JTOFF :1;
[; ;pic18f248.h: 8022: unsigned RXB0DBEN :1;
[; ;pic18f248.h: 8023: unsigned RXRTRRO :1;
[; ;pic18f248.h: 8024: unsigned :1;
[; ;pic18f248.h: 8025: unsigned RXM0 :1;
[; ;pic18f248.h: 8026: unsigned RXM1 :1;
[; ;pic18f248.h: 8027: unsigned RXFUL :1;
[; ;pic18f248.h: 8028: };
[; ;pic18f248.h: 8029: struct {
[; ;pic18f248.h: 8030: unsigned RXB0FILHIT0 :1;
[; ;pic18f248.h: 8031: unsigned RXB0FILHIT1 :1;
[; ;pic18f248.h: 8032: unsigned RXB0FILHIT2 :1;
[; ;pic18f248.h: 8033: unsigned RXB0FILHIT3 :1;
[; ;pic18f248.h: 8034: unsigned :1;
[; ;pic18f248.h: 8035: unsigned RXB0M0 :1;
[; ;pic18f248.h: 8036: unsigned RXB0M1 :1;
[; ;pic18f248.h: 8037: unsigned RXB0FUL :1;
[; ;pic18f248.h: 8038: };
[; ;pic18f248.h: 8039: struct {
[; ;pic18f248.h: 8040: unsigned :3;
[; ;pic18f248.h: 8041: unsigned RXB0RTRR0 :1;
[; ;pic18f248.h: 8042: unsigned :1;
[; ;pic18f248.h: 8043: unsigned RXB0RTRRO :1;
[; ;pic18f248.h: 8044: };
[; ;pic18f248.h: 8045: } RXB0CONbits_t;
[; ;pic18f248.h: 8046: extern volatile RXB0CONbits_t RXB0CONbits @ 0xF60;
[; ;pic18f248.h: 8130: extern volatile unsigned char RXB0SIDH @ 0xF61;
"8132
[; ;pic18f248.h: 8132: asm("RXB0SIDH equ 0F61h");
[; <" RXB0SIDH equ 0F61h ;# ">
[; ;pic18f248.h: 8135: typedef union {
[; ;pic18f248.h: 8136: struct {
[; ;pic18f248.h: 8137: unsigned SID3 :1;
[; ;pic18f248.h: 8138: unsigned SID4 :1;
[; ;pic18f248.h: 8139: unsigned SID5 :1;
[; ;pic18f248.h: 8140: unsigned SID6 :1;
[; ;pic18f248.h: 8141: unsigned SID7 :1;
[; ;pic18f248.h: 8142: unsigned SID8 :1;
[; ;pic18f248.h: 8143: unsigned SID9 :1;
[; ;pic18f248.h: 8144: unsigned SID10 :1;
[; ;pic18f248.h: 8145: };
[; ;pic18f248.h: 8146: struct {
[; ;pic18f248.h: 8147: unsigned RXB0SID3 :1;
[; ;pic18f248.h: 8148: unsigned RXB0SID4 :1;
[; ;pic18f248.h: 8149: unsigned RXB0SID5 :1;
[; ;pic18f248.h: 8150: unsigned RXB0SID6 :1;
[; ;pic18f248.h: 8151: unsigned RXB0SID7 :1;
[; ;pic18f248.h: 8152: unsigned RXB0SID8 :1;
[; ;pic18f248.h: 8153: unsigned RXB0SID9 :1;
[; ;pic18f248.h: 8154: unsigned RXB0SID10 :1;
[; ;pic18f248.h: 8155: };
[; ;pic18f248.h: 8156: } RXB0SIDHbits_t;
[; ;pic18f248.h: 8157: extern volatile RXB0SIDHbits_t RXB0SIDHbits @ 0xF61;
[; ;pic18f248.h: 8241: extern volatile unsigned char RXB0SIDL @ 0xF62;
"8243
[; ;pic18f248.h: 8243: asm("RXB0SIDL equ 0F62h");
[; <" RXB0SIDL equ 0F62h ;# ">
[; ;pic18f248.h: 8246: typedef union {
[; ;pic18f248.h: 8247: struct {
[; ;pic18f248.h: 8248: unsigned EID16 :1;
[; ;pic18f248.h: 8249: unsigned EID17 :1;
[; ;pic18f248.h: 8250: unsigned :1;
[; ;pic18f248.h: 8251: unsigned EXID :1;
[; ;pic18f248.h: 8252: unsigned SRR :1;
[; ;pic18f248.h: 8253: unsigned SID0 :1;
[; ;pic18f248.h: 8254: unsigned SID1 :1;
[; ;pic18f248.h: 8255: unsigned SID2 :1;
[; ;pic18f248.h: 8256: };
[; ;pic18f248.h: 8257: struct {
[; ;pic18f248.h: 8258: unsigned RXB0EID16 :1;
[; ;pic18f248.h: 8259: unsigned RXB0EID17 :1;
[; ;pic18f248.h: 8260: unsigned :1;
[; ;pic18f248.h: 8261: unsigned RXB0EXID :1;
[; ;pic18f248.h: 8262: unsigned RXB0SRR :1;
[; ;pic18f248.h: 8263: unsigned RXB0SID0 :1;
[; ;pic18f248.h: 8264: unsigned RXB0SID1 :1;
[; ;pic18f248.h: 8265: unsigned RXB0SID2 :1;
[; ;pic18f248.h: 8266: };
[; ;pic18f248.h: 8267: } RXB0SIDLbits_t;
[; ;pic18f248.h: 8268: extern volatile RXB0SIDLbits_t RXB0SIDLbits @ 0xF62;
[; ;pic18f248.h: 8342: extern volatile unsigned char RXB0EIDH @ 0xF63;
"8344
[; ;pic18f248.h: 8344: asm("RXB0EIDH equ 0F63h");
[; <" RXB0EIDH equ 0F63h ;# ">
[; ;pic18f248.h: 8347: typedef union {
[; ;pic18f248.h: 8348: struct {
[; ;pic18f248.h: 8349: unsigned EID8 :1;
[; ;pic18f248.h: 8350: unsigned EID9 :1;
[; ;pic18f248.h: 8351: unsigned EID10 :1;
[; ;pic18f248.h: 8352: unsigned EID11 :1;
[; ;pic18f248.h: 8353: unsigned EID12 :1;
[; ;pic18f248.h: 8354: unsigned EID13 :1;
[; ;pic18f248.h: 8355: unsigned EID14 :1;
[; ;pic18f248.h: 8356: unsigned EID15 :1;
[; ;pic18f248.h: 8357: };
[; ;pic18f248.h: 8358: struct {
[; ;pic18f248.h: 8359: unsigned RXB0EID8 :1;
[; ;pic18f248.h: 8360: unsigned RXB0EID9 :1;
[; ;pic18f248.h: 8361: unsigned RXB0EID10 :1;
[; ;pic18f248.h: 8362: unsigned RXB0EID11 :1;
[; ;pic18f248.h: 8363: unsigned RXB0EID12 :1;
[; ;pic18f248.h: 8364: unsigned RXB0EID13 :1;
[; ;pic18f248.h: 8365: unsigned RXB0EID14 :1;
[; ;pic18f248.h: 8366: unsigned RXB0EID15 :1;
[; ;pic18f248.h: 8367: };
[; ;pic18f248.h: 8368: } RXB0EIDHbits_t;
[; ;pic18f248.h: 8369: extern volatile RXB0EIDHbits_t RXB0EIDHbits @ 0xF63;
[; ;pic18f248.h: 8453: extern volatile unsigned char RXB0EIDL @ 0xF64;
"8455
[; ;pic18f248.h: 8455: asm("RXB0EIDL equ 0F64h");
[; <" RXB0EIDL equ 0F64h ;# ">
[; ;pic18f248.h: 8458: typedef union {
[; ;pic18f248.h: 8459: struct {
[; ;pic18f248.h: 8460: unsigned EID0 :1;
[; ;pic18f248.h: 8461: unsigned EID1 :1;
[; ;pic18f248.h: 8462: unsigned EID2 :1;
[; ;pic18f248.h: 8463: unsigned EID3 :1;
[; ;pic18f248.h: 8464: unsigned EID4 :1;
[; ;pic18f248.h: 8465: unsigned EID5 :1;
[; ;pic18f248.h: 8466: unsigned EID6 :1;
[; ;pic18f248.h: 8467: unsigned EID7 :1;
[; ;pic18f248.h: 8468: };
[; ;pic18f248.h: 8469: struct {
[; ;pic18f248.h: 8470: unsigned RXB0EID0 :1;
[; ;pic18f248.h: 8471: unsigned RXB0EID1 :1;
[; ;pic18f248.h: 8472: unsigned RXB0EID2 :1;
[; ;pic18f248.h: 8473: unsigned RXB0EID3 :1;
[; ;pic18f248.h: 8474: unsigned RXB0EID4 :1;
[; ;pic18f248.h: 8475: unsigned RXB0EID5 :1;
[; ;pic18f248.h: 8476: unsigned RXB0EID6 :1;
[; ;pic18f248.h: 8477: unsigned RXB0EID7 :1;
[; ;pic18f248.h: 8478: };
[; ;pic18f248.h: 8479: } RXB0EIDLbits_t;
[; ;pic18f248.h: 8480: extern volatile RXB0EIDLbits_t RXB0EIDLbits @ 0xF64;
[; ;pic18f248.h: 8564: extern volatile unsigned char RXB0DLC @ 0xF65;
"8566
[; ;pic18f248.h: 8566: asm("RXB0DLC equ 0F65h");
[; <" RXB0DLC equ 0F65h ;# ">
[; ;pic18f248.h: 8569: typedef union {
[; ;pic18f248.h: 8570: struct {
[; ;pic18f248.h: 8571: unsigned DLC0 :1;
[; ;pic18f248.h: 8572: unsigned DLC1 :1;
[; ;pic18f248.h: 8573: unsigned DLC2 :1;
[; ;pic18f248.h: 8574: unsigned DLC3 :1;
[; ;pic18f248.h: 8575: unsigned RB0 :1;
[; ;pic18f248.h: 8576: unsigned RB1 :1;
[; ;pic18f248.h: 8577: unsigned RXRTR :1;
[; ;pic18f248.h: 8578: };
[; ;pic18f248.h: 8579: struct {
[; ;pic18f248.h: 8580: unsigned :4;
[; ;pic18f248.h: 8581: unsigned RESB0 :1;
[; ;pic18f248.h: 8582: unsigned RESB1 :1;
[; ;pic18f248.h: 8583: };
[; ;pic18f248.h: 8584: struct {
[; ;pic18f248.h: 8585: unsigned RXB0DLC0 :1;
[; ;pic18f248.h: 8586: unsigned RXB0DLC1 :1;
[; ;pic18f248.h: 8587: unsigned RXB0DLC2 :1;
[; ;pic18f248.h: 8588: unsigned RXB0DLC3 :1;
[; ;pic18f248.h: 8589: unsigned RXB0RB0 :1;
[; ;pic18f248.h: 8590: unsigned RXB0RB1 :1;
[; ;pic18f248.h: 8591: unsigned RXB0RTR :1;
[; ;pic18f248.h: 8592: };
[; ;pic18f248.h: 8593: } RXB0DLCbits_t;
[; ;pic18f248.h: 8594: extern volatile RXB0DLCbits_t RXB0DLCbits @ 0xF65;
[; ;pic18f248.h: 8678: extern volatile unsigned char RXB0D0 @ 0xF66;
"8680
[; ;pic18f248.h: 8680: asm("RXB0D0 equ 0F66h");
[; <" RXB0D0 equ 0F66h ;# ">
[; ;pic18f248.h: 8683: typedef union {
[; ;pic18f248.h: 8684: struct {
[; ;pic18f248.h: 8685: unsigned RXB0D00 :1;
[; ;pic18f248.h: 8686: unsigned RXB0D01 :1;
[; ;pic18f248.h: 8687: unsigned RXB0D02 :1;
[; ;pic18f248.h: 8688: unsigned RXB0D03 :1;
[; ;pic18f248.h: 8689: unsigned RXB0D04 :1;
[; ;pic18f248.h: 8690: unsigned RXB0D05 :1;
[; ;pic18f248.h: 8691: unsigned RXB0D06 :1;
[; ;pic18f248.h: 8692: unsigned RXB0D07 :1;
[; ;pic18f248.h: 8693: };
[; ;pic18f248.h: 8694: struct {
[; ;pic18f248.h: 8695: unsigned RB0D00 :1;
[; ;pic18f248.h: 8696: unsigned RB0D01 :1;
[; ;pic18f248.h: 8697: unsigned RB0D02 :1;
[; ;pic18f248.h: 8698: unsigned RB0D03 :1;
[; ;pic18f248.h: 8699: unsigned RB0D04 :1;
[; ;pic18f248.h: 8700: unsigned RB0D05 :1;
[; ;pic18f248.h: 8701: unsigned RB0D06 :1;
[; ;pic18f248.h: 8702: unsigned RB0D07 :1;
[; ;pic18f248.h: 8703: };
[; ;pic18f248.h: 8704: } RXB0D0bits_t;
[; ;pic18f248.h: 8705: extern volatile RXB0D0bits_t RXB0D0bits @ 0xF66;
[; ;pic18f248.h: 8789: extern volatile unsigned char RXB0D1 @ 0xF67;
"8791
[; ;pic18f248.h: 8791: asm("RXB0D1 equ 0F67h");
[; <" RXB0D1 equ 0F67h ;# ">
[; ;pic18f248.h: 8794: typedef union {
[; ;pic18f248.h: 8795: struct {
[; ;pic18f248.h: 8796: unsigned RXB0D10 :1;
[; ;pic18f248.h: 8797: unsigned RXB0D11 :1;
[; ;pic18f248.h: 8798: unsigned RXB0D12 :1;
[; ;pic18f248.h: 8799: unsigned RXB0D13 :1;
[; ;pic18f248.h: 8800: unsigned RXB0D14 :1;
[; ;pic18f248.h: 8801: unsigned RXB0D15 :1;
[; ;pic18f248.h: 8802: unsigned RXB0D16 :1;
[; ;pic18f248.h: 8803: unsigned RXB0D17 :1;
[; ;pic18f248.h: 8804: };
[; ;pic18f248.h: 8805: struct {
[; ;pic18f248.h: 8806: unsigned RB0D10 :1;
[; ;pic18f248.h: 8807: unsigned RB0D11 :1;
[; ;pic18f248.h: 8808: unsigned RB0D12 :1;
[; ;pic18f248.h: 8809: unsigned RB0D13 :1;
[; ;pic18f248.h: 8810: unsigned RB0D14 :1;
[; ;pic18f248.h: 8811: unsigned RB0D15 :1;
[; ;pic18f248.h: 8812: unsigned RB0D16 :1;
[; ;pic18f248.h: 8813: unsigned RB0D17 :1;
[; ;pic18f248.h: 8814: };
[; ;pic18f248.h: 8815: } RXB0D1bits_t;
[; ;pic18f248.h: 8816: extern volatile RXB0D1bits_t RXB0D1bits @ 0xF67;
[; ;pic18f248.h: 8900: extern volatile unsigned char RXB0D2 @ 0xF68;
"8902
[; ;pic18f248.h: 8902: asm("RXB0D2 equ 0F68h");
[; <" RXB0D2 equ 0F68h ;# ">
[; ;pic18f248.h: 8905: typedef union {
[; ;pic18f248.h: 8906: struct {
[; ;pic18f248.h: 8907: unsigned RXB0D20 :1;
[; ;pic18f248.h: 8908: unsigned RXB0D21 :1;
[; ;pic18f248.h: 8909: unsigned RXB0D22 :1;
[; ;pic18f248.h: 8910: unsigned RXB0D23 :1;
[; ;pic18f248.h: 8911: unsigned RXB0D24 :1;
[; ;pic18f248.h: 8912: unsigned RXB0D25 :1;
[; ;pic18f248.h: 8913: unsigned RXB0D26 :1;
[; ;pic18f248.h: 8914: unsigned RXB0D27 :1;
[; ;pic18f248.h: 8915: };
[; ;pic18f248.h: 8916: struct {
[; ;pic18f248.h: 8917: unsigned RB0D20 :1;
[; ;pic18f248.h: 8918: unsigned RB0D21 :1;
[; ;pic18f248.h: 8919: unsigned RB0D22 :1;
[; ;pic18f248.h: 8920: unsigned RB0D23 :1;
[; ;pic18f248.h: 8921: unsigned RB0D24 :1;
[; ;pic18f248.h: 8922: unsigned RB0D25 :1;
[; ;pic18f248.h: 8923: unsigned RB0D26 :1;
[; ;pic18f248.h: 8924: unsigned RB0D27 :1;
[; ;pic18f248.h: 8925: };
[; ;pic18f248.h: 8926: } RXB0D2bits_t;
[; ;pic18f248.h: 8927: extern volatile RXB0D2bits_t RXB0D2bits @ 0xF68;
[; ;pic18f248.h: 9011: extern volatile unsigned char RXB0D3 @ 0xF69;
"9013
[; ;pic18f248.h: 9013: asm("RXB0D3 equ 0F69h");
[; <" RXB0D3 equ 0F69h ;# ">
[; ;pic18f248.h: 9016: typedef union {
[; ;pic18f248.h: 9017: struct {
[; ;pic18f248.h: 9018: unsigned RXB0D30 :1;
[; ;pic18f248.h: 9019: unsigned RXB0D31 :1;
[; ;pic18f248.h: 9020: unsigned RXB0D32 :1;
[; ;pic18f248.h: 9021: unsigned RXB0D33 :1;
[; ;pic18f248.h: 9022: unsigned RXB0D34 :1;
[; ;pic18f248.h: 9023: unsigned RXB0D35 :1;
[; ;pic18f248.h: 9024: unsigned RXB0D36 :1;
[; ;pic18f248.h: 9025: unsigned RXB0D37 :1;
[; ;pic18f248.h: 9026: };
[; ;pic18f248.h: 9027: struct {
[; ;pic18f248.h: 9028: unsigned RB0D30 :1;
[; ;pic18f248.h: 9029: unsigned RB0D31 :1;
[; ;pic18f248.h: 9030: unsigned RB0D32 :1;
[; ;pic18f248.h: 9031: unsigned RB0D33 :1;
[; ;pic18f248.h: 9032: unsigned RB0D34 :1;
[; ;pic18f248.h: 9033: unsigned RB0D35 :1;
[; ;pic18f248.h: 9034: unsigned RB0D36 :1;
[; ;pic18f248.h: 9035: unsigned RB0D37 :1;
[; ;pic18f248.h: 9036: };
[; ;pic18f248.h: 9037: } RXB0D3bits_t;
[; ;pic18f248.h: 9038: extern volatile RXB0D3bits_t RXB0D3bits @ 0xF69;
[; ;pic18f248.h: 9122: extern volatile unsigned char RXB0D4 @ 0xF6A;
"9124
[; ;pic18f248.h: 9124: asm("RXB0D4 equ 0F6Ah");
[; <" RXB0D4 equ 0F6Ah ;# ">
[; ;pic18f248.h: 9127: typedef union {
[; ;pic18f248.h: 9128: struct {
[; ;pic18f248.h: 9129: unsigned RXB0D40 :1;
[; ;pic18f248.h: 9130: unsigned RXB0D41 :1;
[; ;pic18f248.h: 9131: unsigned RXB0D42 :1;
[; ;pic18f248.h: 9132: unsigned RXB0D43 :1;
[; ;pic18f248.h: 9133: unsigned RXB0D44 :1;
[; ;pic18f248.h: 9134: unsigned RXB0D45 :1;
[; ;pic18f248.h: 9135: unsigned RXB0D46 :1;
[; ;pic18f248.h: 9136: unsigned RXB0D47 :1;
[; ;pic18f248.h: 9137: };
[; ;pic18f248.h: 9138: struct {
[; ;pic18f248.h: 9139: unsigned RB0D40 :1;
[; ;pic18f248.h: 9140: unsigned RB0D41 :1;
[; ;pic18f248.h: 9141: unsigned RB0D42 :1;
[; ;pic18f248.h: 9142: unsigned RB0D43 :1;
[; ;pic18f248.h: 9143: unsigned RB0D44 :1;
[; ;pic18f248.h: 9144: unsigned RB0D45 :1;
[; ;pic18f248.h: 9145: unsigned RB0D46 :1;
[; ;pic18f248.h: 9146: unsigned RB0D47 :1;
[; ;pic18f248.h: 9147: };
[; ;pic18f248.h: 9148: } RXB0D4bits_t;
[; ;pic18f248.h: 9149: extern volatile RXB0D4bits_t RXB0D4bits @ 0xF6A;
[; ;pic18f248.h: 9233: extern volatile unsigned char RXB0D5 @ 0xF6B;
"9235
[; ;pic18f248.h: 9235: asm("RXB0D5 equ 0F6Bh");
[; <" RXB0D5 equ 0F6Bh ;# ">
[; ;pic18f248.h: 9238: typedef union {
[; ;pic18f248.h: 9239: struct {
[; ;pic18f248.h: 9240: unsigned RXB0D50 :1;
[; ;pic18f248.h: 9241: unsigned RXB0D51 :1;
[; ;pic18f248.h: 9242: unsigned RXB0D52 :1;
[; ;pic18f248.h: 9243: unsigned RXB0D53 :1;
[; ;pic18f248.h: 9244: unsigned RXB0D54 :1;
[; ;pic18f248.h: 9245: unsigned RXB0D55 :1;
[; ;pic18f248.h: 9246: unsigned RXB0D56 :1;
[; ;pic18f248.h: 9247: unsigned RXB0D57 :1;
[; ;pic18f248.h: 9248: };
[; ;pic18f248.h: 9249: struct {
[; ;pic18f248.h: 9250: unsigned RB0D50 :1;
[; ;pic18f248.h: 9251: unsigned RB0D51 :1;
[; ;pic18f248.h: 9252: unsigned RB0D52 :1;
[; ;pic18f248.h: 9253: unsigned RB0D53 :1;
[; ;pic18f248.h: 9254: unsigned RB0D54 :1;
[; ;pic18f248.h: 9255: unsigned RB0D55 :1;
[; ;pic18f248.h: 9256: unsigned RB0D56 :1;
[; ;pic18f248.h: 9257: unsigned RB0D57 :1;
[; ;pic18f248.h: 9258: };
[; ;pic18f248.h: 9259: } RXB0D5bits_t;
[; ;pic18f248.h: 9260: extern volatile RXB0D5bits_t RXB0D5bits @ 0xF6B;
[; ;pic18f248.h: 9344: extern volatile unsigned char RXB0D6 @ 0xF6C;
"9346
[; ;pic18f248.h: 9346: asm("RXB0D6 equ 0F6Ch");
[; <" RXB0D6 equ 0F6Ch ;# ">
[; ;pic18f248.h: 9349: typedef union {
[; ;pic18f248.h: 9350: struct {
[; ;pic18f248.h: 9351: unsigned RXB0D60 :1;
[; ;pic18f248.h: 9352: unsigned RXB0D61 :1;
[; ;pic18f248.h: 9353: unsigned RXB0D62 :1;
[; ;pic18f248.h: 9354: unsigned RXB0D63 :1;
[; ;pic18f248.h: 9355: unsigned RXB0D64 :1;
[; ;pic18f248.h: 9356: unsigned RXB0D65 :1;
[; ;pic18f248.h: 9357: unsigned RXB0D66 :1;
[; ;pic18f248.h: 9358: unsigned RXB0D67 :1;
[; ;pic18f248.h: 9359: };
[; ;pic18f248.h: 9360: struct {
[; ;pic18f248.h: 9361: unsigned RB0D60 :1;
[; ;pic18f248.h: 9362: unsigned RB0D61 :1;
[; ;pic18f248.h: 9363: unsigned RB0D62 :1;
[; ;pic18f248.h: 9364: unsigned RB0D63 :1;
[; ;pic18f248.h: 9365: unsigned RB0D64 :1;
[; ;pic18f248.h: 9366: unsigned RB0D65 :1;
[; ;pic18f248.h: 9367: unsigned RB0D66 :1;
[; ;pic18f248.h: 9368: unsigned RB0D67 :1;
[; ;pic18f248.h: 9369: };
[; ;pic18f248.h: 9370: } RXB0D6bits_t;
[; ;pic18f248.h: 9371: extern volatile RXB0D6bits_t RXB0D6bits @ 0xF6C;
[; ;pic18f248.h: 9455: extern volatile unsigned char RXB0D7 @ 0xF6D;
"9457
[; ;pic18f248.h: 9457: asm("RXB0D7 equ 0F6Dh");
[; <" RXB0D7 equ 0F6Dh ;# ">
[; ;pic18f248.h: 9460: typedef union {
[; ;pic18f248.h: 9461: struct {
[; ;pic18f248.h: 9462: unsigned RXB0D70 :1;
[; ;pic18f248.h: 9463: unsigned RXB0D71 :1;
[; ;pic18f248.h: 9464: unsigned RXB0D72 :1;
[; ;pic18f248.h: 9465: unsigned RXB0D73 :1;
[; ;pic18f248.h: 9466: unsigned RXB0D74 :1;
[; ;pic18f248.h: 9467: unsigned RXB0D75 :1;
[; ;pic18f248.h: 9468: unsigned RXB0D76 :1;
[; ;pic18f248.h: 9469: unsigned RXB0D77 :1;
[; ;pic18f248.h: 9470: };
[; ;pic18f248.h: 9471: struct {
[; ;pic18f248.h: 9472: unsigned RB0D70 :1;
[; ;pic18f248.h: 9473: unsigned RB0D71 :1;
[; ;pic18f248.h: 9474: unsigned RB0D72 :1;
[; ;pic18f248.h: 9475: unsigned RB0D73 :1;
[; ;pic18f248.h: 9476: unsigned RB0D74 :1;
[; ;pic18f248.h: 9477: unsigned RB0D75 :1;
[; ;pic18f248.h: 9478: unsigned RB0D76 :1;
[; ;pic18f248.h: 9479: unsigned RB0D77 :1;
[; ;pic18f248.h: 9480: };
[; ;pic18f248.h: 9481: } RXB0D7bits_t;
[; ;pic18f248.h: 9482: extern volatile RXB0D7bits_t RXB0D7bits @ 0xF6D;
[; ;pic18f248.h: 9566: extern volatile unsigned char CANSTAT @ 0xF6E;
"9568
[; ;pic18f248.h: 9568: asm("CANSTAT equ 0F6Eh");
[; <" CANSTAT equ 0F6Eh ;# ">
[; ;pic18f248.h: 9571: typedef union {
[; ;pic18f248.h: 9572: struct {
[; ;pic18f248.h: 9573: unsigned :1;
[; ;pic18f248.h: 9574: unsigned ICODE0 :1;
[; ;pic18f248.h: 9575: unsigned ICODE1 :1;
[; ;pic18f248.h: 9576: unsigned ICODE2 :1;
[; ;pic18f248.h: 9577: unsigned :1;
[; ;pic18f248.h: 9578: unsigned OPMODE0 :1;
[; ;pic18f248.h: 9579: unsigned OPMODE1 :1;
[; ;pic18f248.h: 9580: unsigned OPMODE2 :1;
[; ;pic18f248.h: 9581: };
[; ;pic18f248.h: 9582: struct {
[; ;pic18f248.h: 9583: unsigned :1;
[; ;pic18f248.h: 9584: unsigned EICODE1 :1;
[; ;pic18f248.h: 9585: unsigned EICODE2 :1;
[; ;pic18f248.h: 9586: unsigned EICODE3 :1;
[; ;pic18f248.h: 9587: };
[; ;pic18f248.h: 9588: } CANSTATbits_t;
[; ;pic18f248.h: 9589: extern volatile CANSTATbits_t CANSTATbits @ 0xF6E;
[; ;pic18f248.h: 9638: extern volatile unsigned char CANCON @ 0xF6F;
"9640
[; ;pic18f248.h: 9640: asm("CANCON equ 0F6Fh");
[; <" CANCON equ 0F6Fh ;# ">
[; ;pic18f248.h: 9643: typedef union {
[; ;pic18f248.h: 9644: struct {
[; ;pic18f248.h: 9645: unsigned :1;
[; ;pic18f248.h: 9646: unsigned WIN0 :1;
[; ;pic18f248.h: 9647: unsigned WIN1 :1;
[; ;pic18f248.h: 9648: unsigned WIN2 :1;
[; ;pic18f248.h: 9649: unsigned ABAT :1;
[; ;pic18f248.h: 9650: unsigned REQOP0 :1;
[; ;pic18f248.h: 9651: unsigned REQOP1 :1;
[; ;pic18f248.h: 9652: unsigned REQOP2 :1;
[; ;pic18f248.h: 9653: };
[; ;pic18f248.h: 9654: struct {
[; ;pic18f248.h: 9655: unsigned :1;
[; ;pic18f248.h: 9656: unsigned FP1 :1;
[; ;pic18f248.h: 9657: unsigned FP2 :1;
[; ;pic18f248.h: 9658: unsigned FP3 :1;
[; ;pic18f248.h: 9659: };
[; ;pic18f248.h: 9660: } CANCONbits_t;
[; ;pic18f248.h: 9661: extern volatile CANCONbits_t CANCONbits @ 0xF6F;
[; ;pic18f248.h: 9715: extern volatile unsigned char BRGCON1 @ 0xF70;
"9717
[; ;pic18f248.h: 9717: asm("BRGCON1 equ 0F70h");
[; <" BRGCON1 equ 0F70h ;# ">
[; ;pic18f248.h: 9720: typedef union {
[; ;pic18f248.h: 9721: struct {
[; ;pic18f248.h: 9722: unsigned BRP0 :1;
[; ;pic18f248.h: 9723: unsigned BRP1 :1;
[; ;pic18f248.h: 9724: unsigned BRP2 :1;
[; ;pic18f248.h: 9725: unsigned BRP3 :1;
[; ;pic18f248.h: 9726: unsigned BRP4 :1;
[; ;pic18f248.h: 9727: unsigned BRP5 :1;
[; ;pic18f248.h: 9728: unsigned SJW0 :1;
[; ;pic18f248.h: 9729: unsigned SJW1 :1;
[; ;pic18f248.h: 9730: };
[; ;pic18f248.h: 9731: } BRGCON1bits_t;
[; ;pic18f248.h: 9732: extern volatile BRGCON1bits_t BRGCON1bits @ 0xF70;
[; ;pic18f248.h: 9776: extern volatile unsigned char BRGCON2 @ 0xF71;
"9778
[; ;pic18f248.h: 9778: asm("BRGCON2 equ 0F71h");
[; <" BRGCON2 equ 0F71h ;# ">
[; ;pic18f248.h: 9781: typedef union {
[; ;pic18f248.h: 9782: struct {
[; ;pic18f248.h: 9783: unsigned PRSEG0 :1;
[; ;pic18f248.h: 9784: unsigned PRSEG1 :1;
[; ;pic18f248.h: 9785: unsigned PRSEG2 :1;
[; ;pic18f248.h: 9786: unsigned SEG1PH0 :1;
[; ;pic18f248.h: 9787: unsigned SEG1PH1 :1;
[; ;pic18f248.h: 9788: unsigned SEG1PH2 :1;
[; ;pic18f248.h: 9789: unsigned SAM :1;
[; ;pic18f248.h: 9790: unsigned SEG2PHTS :1;
[; ;pic18f248.h: 9791: };
[; ;pic18f248.h: 9792: struct {
[; ;pic18f248.h: 9793: unsigned :7;
[; ;pic18f248.h: 9794: unsigned SEG2PHT :1;
[; ;pic18f248.h: 9795: };
[; ;pic18f248.h: 9796: } BRGCON2bits_t;
[; ;pic18f248.h: 9797: extern volatile BRGCON2bits_t BRGCON2bits @ 0xF71;
[; ;pic18f248.h: 9846: extern volatile unsigned char BRGCON3 @ 0xF72;
"9848
[; ;pic18f248.h: 9848: asm("BRGCON3 equ 0F72h");
[; <" BRGCON3 equ 0F72h ;# ">
[; ;pic18f248.h: 9851: typedef union {
[; ;pic18f248.h: 9852: struct {
[; ;pic18f248.h: 9853: unsigned SEG2PH0 :1;
[; ;pic18f248.h: 9854: unsigned SEG2PH1 :1;
[; ;pic18f248.h: 9855: unsigned SEG2PH2 :1;
[; ;pic18f248.h: 9856: unsigned :3;
[; ;pic18f248.h: 9857: unsigned WAKFIL :1;
[; ;pic18f248.h: 9858: };
[; ;pic18f248.h: 9859: } BRGCON3bits_t;
[; ;pic18f248.h: 9860: extern volatile BRGCON3bits_t BRGCON3bits @ 0xF72;
[; ;pic18f248.h: 9884: extern volatile unsigned char CIOCON @ 0xF73;
"9886
[; ;pic18f248.h: 9886: asm("CIOCON equ 0F73h");
[; <" CIOCON equ 0F73h ;# ">
[; ;pic18f248.h: 9889: typedef union {
[; ;pic18f248.h: 9890: struct {
[; ;pic18f248.h: 9891: unsigned :4;
[; ;pic18f248.h: 9892: unsigned CANCAP :1;
[; ;pic18f248.h: 9893: unsigned ENDRHI :1;
[; ;pic18f248.h: 9894: };
[; ;pic18f248.h: 9895: } CIOCONbits_t;
[; ;pic18f248.h: 9896: extern volatile CIOCONbits_t CIOCONbits @ 0xF73;
[; ;pic18f248.h: 9910: extern volatile unsigned char COMSTAT @ 0xF74;
"9912
[; ;pic18f248.h: 9912: asm("COMSTAT equ 0F74h");
[; <" COMSTAT equ 0F74h ;# ">
[; ;pic18f248.h: 9915: typedef union {
[; ;pic18f248.h: 9916: struct {
[; ;pic18f248.h: 9917: unsigned EWARN :1;
[; ;pic18f248.h: 9918: unsigned RXWARN :1;
[; ;pic18f248.h: 9919: unsigned TXWARN :1;
[; ;pic18f248.h: 9920: unsigned RXBP :1;
[; ;pic18f248.h: 9921: unsigned TXBP :1;
[; ;pic18f248.h: 9922: unsigned TXBO :1;
[; ;pic18f248.h: 9923: unsigned RXB1OVFL :1;
[; ;pic18f248.h: 9924: unsigned RXB0OVFL :1;
[; ;pic18f248.h: 9925: };
[; ;pic18f248.h: 9926: struct {
[; ;pic18f248.h: 9927: unsigned :6;
[; ;pic18f248.h: 9928: unsigned RX2OVFL :1;
[; ;pic18f248.h: 9929: unsigned RX1OVFL :1;
[; ;pic18f248.h: 9930: };
[; ;pic18f248.h: 9931: struct {
[; ;pic18f248.h: 9932: unsigned :6;
[; ;pic18f248.h: 9933: unsigned RXBNOVFL :1;
[; ;pic18f248.h: 9934: unsigned FIFOEMPTY :1;
[; ;pic18f248.h: 9935: };
[; ;pic18f248.h: 9936: } COMSTATbits_t;
[; ;pic18f248.h: 9937: extern volatile COMSTATbits_t COMSTATbits @ 0xF74;
[; ;pic18f248.h: 10001: extern volatile unsigned char RXERRCNT @ 0xF75;
"10003
[; ;pic18f248.h: 10003: asm("RXERRCNT equ 0F75h");
[; <" RXERRCNT equ 0F75h ;# ">
[; ;pic18f248.h: 10006: typedef union {
[; ;pic18f248.h: 10007: struct {
[; ;pic18f248.h: 10008: unsigned REC0 :1;
[; ;pic18f248.h: 10009: unsigned REC1 :1;
[; ;pic18f248.h: 10010: unsigned REC2 :1;
[; ;pic18f248.h: 10011: unsigned REC3 :1;
[; ;pic18f248.h: 10012: unsigned REC4 :1;
[; ;pic18f248.h: 10013: unsigned REC5 :1;
[; ;pic18f248.h: 10014: unsigned REC6 :1;
[; ;pic18f248.h: 10015: unsigned REC7 :1;
[; ;pic18f248.h: 10016: };
[; ;pic18f248.h: 10017: } RXERRCNTbits_t;
[; ;pic18f248.h: 10018: extern volatile RXERRCNTbits_t RXERRCNTbits @ 0xF75;
[; ;pic18f248.h: 10062: extern volatile unsigned char TXERRCNT @ 0xF76;
"10064
[; ;pic18f248.h: 10064: asm("TXERRCNT equ 0F76h");
[; <" TXERRCNT equ 0F76h ;# ">
[; ;pic18f248.h: 10067: typedef union {
[; ;pic18f248.h: 10068: struct {
[; ;pic18f248.h: 10069: unsigned TEC0 :1;
[; ;pic18f248.h: 10070: unsigned TEC1 :1;
[; ;pic18f248.h: 10071: unsigned TEC2 :1;
[; ;pic18f248.h: 10072: unsigned TEC3 :1;
[; ;pic18f248.h: 10073: unsigned TEC4 :1;
[; ;pic18f248.h: 10074: unsigned TEC5 :1;
[; ;pic18f248.h: 10075: unsigned TEC6 :1;
[; ;pic18f248.h: 10076: unsigned TEC7 :1;
[; ;pic18f248.h: 10077: };
[; ;pic18f248.h: 10078: } TXERRCNTbits_t;
[; ;pic18f248.h: 10079: extern volatile TXERRCNTbits_t TXERRCNTbits @ 0xF76;
[; ;pic18f248.h: 10123: extern volatile unsigned char PORTA @ 0xF80;
"10125
[; ;pic18f248.h: 10125: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f248.h: 10128: typedef union {
[; ;pic18f248.h: 10129: struct {
[; ;pic18f248.h: 10130: unsigned RA0 :1;
[; ;pic18f248.h: 10131: unsigned RA1 :1;
[; ;pic18f248.h: 10132: unsigned RA2 :1;
[; ;pic18f248.h: 10133: unsigned RA3 :1;
[; ;pic18f248.h: 10134: unsigned RA4 :1;
[; ;pic18f248.h: 10135: unsigned RA5 :1;
[; ;pic18f248.h: 10136: unsigned RA6 :1;
[; ;pic18f248.h: 10137: };
[; ;pic18f248.h: 10138: struct {
[; ;pic18f248.h: 10139: unsigned AN0 :1;
[; ;pic18f248.h: 10140: unsigned AN1 :1;
[; ;pic18f248.h: 10141: unsigned AN2 :1;
[; ;pic18f248.h: 10142: unsigned AN3 :1;
[; ;pic18f248.h: 10143: unsigned :1;
[; ;pic18f248.h: 10144: unsigned AN4 :1;
[; ;pic18f248.h: 10145: unsigned OSC2 :1;
[; ;pic18f248.h: 10146: };
[; ;pic18f248.h: 10147: struct {
[; ;pic18f248.h: 10148: unsigned :5;
[; ;pic18f248.h: 10149: unsigned NOT_SS :1;
[; ;pic18f248.h: 10150: };
[; ;pic18f248.h: 10151: struct {
[; ;pic18f248.h: 10152: unsigned CVREF :1;
[; ;pic18f248.h: 10153: unsigned :1;
[; ;pic18f248.h: 10154: unsigned VREFM :1;
[; ;pic18f248.h: 10155: unsigned VREFP :1;
[; ;pic18f248.h: 10156: unsigned T0CKI :1;
[; ;pic18f248.h: 10157: unsigned nSS :1;
[; ;pic18f248.h: 10158: unsigned CLKO :1;
[; ;pic18f248.h: 10159: };
[; ;pic18f248.h: 10160: struct {
[; ;pic18f248.h: 10161: unsigned :5;
[; ;pic18f248.h: 10162: unsigned SS :1;
[; ;pic18f248.h: 10163: };
[; ;pic18f248.h: 10164: struct {
[; ;pic18f248.h: 10165: unsigned :5;
[; ;pic18f248.h: 10166: unsigned LVDIN :1;
[; ;pic18f248.h: 10167: };
[; ;pic18f248.h: 10168: struct {
[; ;pic18f248.h: 10169: unsigned ULPWUIN :1;
[; ;pic18f248.h: 10170: };
[; ;pic18f248.h: 10171: } PORTAbits_t;
[; ;pic18f248.h: 10172: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f248.h: 10291: extern volatile unsigned char PORTB @ 0xF81;
"10293
[; ;pic18f248.h: 10293: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f248.h: 10296: typedef union {
[; ;pic18f248.h: 10297: struct {
[; ;pic18f248.h: 10298: unsigned RB0 :1;
[; ;pic18f248.h: 10299: unsigned RB1 :1;
[; ;pic18f248.h: 10300: unsigned RB2 :1;
[; ;pic18f248.h: 10301: unsigned RB3 :1;
[; ;pic18f248.h: 10302: unsigned RB4 :1;
[; ;pic18f248.h: 10303: unsigned RB5 :1;
[; ;pic18f248.h: 10304: unsigned RB6 :1;
[; ;pic18f248.h: 10305: unsigned RB7 :1;
[; ;pic18f248.h: 10306: };
[; ;pic18f248.h: 10307: struct {
[; ;pic18f248.h: 10308: unsigned INT0 :1;
[; ;pic18f248.h: 10309: unsigned INT1 :1;
[; ;pic18f248.h: 10310: unsigned CANTX :1;
[; ;pic18f248.h: 10311: unsigned CANRX :1;
[; ;pic18f248.h: 10312: unsigned :1;
[; ;pic18f248.h: 10313: unsigned PGM :1;
[; ;pic18f248.h: 10314: unsigned PGC :1;
[; ;pic18f248.h: 10315: unsigned PGD :1;
[; ;pic18f248.h: 10316: };
[; ;pic18f248.h: 10317: struct {
[; ;pic18f248.h: 10318: unsigned :3;
[; ;pic18f248.h: 10319: unsigned CCP2_PA2 :1;
[; ;pic18f248.h: 10320: };
[; ;pic18f248.h: 10321: } PORTBbits_t;
[; ;pic18f248.h: 10322: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f248.h: 10406: extern volatile unsigned char PORTC @ 0xF82;
"10408
[; ;pic18f248.h: 10408: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f248.h: 10411: typedef union {
[; ;pic18f248.h: 10412: struct {
[; ;pic18f248.h: 10413: unsigned RC0 :1;
[; ;pic18f248.h: 10414: unsigned RC1 :1;
[; ;pic18f248.h: 10415: unsigned RC2 :1;
[; ;pic18f248.h: 10416: unsigned RC3 :1;
[; ;pic18f248.h: 10417: unsigned RC4 :1;
[; ;pic18f248.h: 10418: unsigned RC5 :1;
[; ;pic18f248.h: 10419: unsigned RC6 :1;
[; ;pic18f248.h: 10420: unsigned RC7 :1;
[; ;pic18f248.h: 10421: };
[; ;pic18f248.h: 10422: struct {
[; ;pic18f248.h: 10423: unsigned T1OSO :1;
[; ;pic18f248.h: 10424: unsigned T1OSI :1;
[; ;pic18f248.h: 10425: unsigned :1;
[; ;pic18f248.h: 10426: unsigned SCK :1;
[; ;pic18f248.h: 10427: unsigned SDI :1;
[; ;pic18f248.h: 10428: unsigned SDO :1;
[; ;pic18f248.h: 10429: unsigned TX :1;
[; ;pic18f248.h: 10430: unsigned RX :1;
[; ;pic18f248.h: 10431: };
[; ;pic18f248.h: 10432: struct {
[; ;pic18f248.h: 10433: unsigned T1CKI :1;
[; ;pic18f248.h: 10434: unsigned :1;
[; ;pic18f248.h: 10435: unsigned CCP1 :1;
[; ;pic18f248.h: 10436: unsigned SCL :1;
[; ;pic18f248.h: 10437: unsigned SDA :1;
[; ;pic18f248.h: 10438: unsigned :1;
[; ;pic18f248.h: 10439: unsigned CK :1;
[; ;pic18f248.h: 10440: unsigned DT :1;
[; ;pic18f248.h: 10441: };
[; ;pic18f248.h: 10442: struct {
[; ;pic18f248.h: 10443: unsigned :1;
[; ;pic18f248.h: 10444: unsigned CCP2 :1;
[; ;pic18f248.h: 10445: unsigned PA1 :1;
[; ;pic18f248.h: 10446: };
[; ;pic18f248.h: 10447: struct {
[; ;pic18f248.h: 10448: unsigned :1;
[; ;pic18f248.h: 10449: unsigned PA2 :1;
[; ;pic18f248.h: 10450: };
[; ;pic18f248.h: 10451: } PORTCbits_t;
[; ;pic18f248.h: 10452: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f248.h: 10576: extern volatile unsigned char LATA @ 0xF89;
"10578
[; ;pic18f248.h: 10578: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f248.h: 10581: typedef union {
[; ;pic18f248.h: 10582: struct {
[; ;pic18f248.h: 10583: unsigned LATA0 :1;
[; ;pic18f248.h: 10584: unsigned LATA1 :1;
[; ;pic18f248.h: 10585: unsigned LATA2 :1;
[; ;pic18f248.h: 10586: unsigned LATA3 :1;
[; ;pic18f248.h: 10587: unsigned LATA4 :1;
[; ;pic18f248.h: 10588: unsigned LATA5 :1;
[; ;pic18f248.h: 10589: unsigned LATA6 :1;
[; ;pic18f248.h: 10590: };
[; ;pic18f248.h: 10591: struct {
[; ;pic18f248.h: 10592: unsigned LA0 :1;
[; ;pic18f248.h: 10593: unsigned LA1 :1;
[; ;pic18f248.h: 10594: unsigned LA2 :1;
[; ;pic18f248.h: 10595: unsigned LA3 :1;
[; ;pic18f248.h: 10596: unsigned LA4 :1;
[; ;pic18f248.h: 10597: unsigned LA5 :1;
[; ;pic18f248.h: 10598: unsigned LA6 :1;
[; ;pic18f248.h: 10599: };
[; ;pic18f248.h: 10600: } LATAbits_t;
[; ;pic18f248.h: 10601: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f248.h: 10675: extern volatile unsigned char LATB @ 0xF8A;
"10677
[; ;pic18f248.h: 10677: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f248.h: 10680: typedef union {
[; ;pic18f248.h: 10681: struct {
[; ;pic18f248.h: 10682: unsigned LATB0 :1;
[; ;pic18f248.h: 10683: unsigned LATB1 :1;
[; ;pic18f248.h: 10684: unsigned LATB2 :1;
[; ;pic18f248.h: 10685: unsigned LATB3 :1;
[; ;pic18f248.h: 10686: unsigned LATB4 :1;
[; ;pic18f248.h: 10687: unsigned LATB5 :1;
[; ;pic18f248.h: 10688: unsigned LATB6 :1;
[; ;pic18f248.h: 10689: unsigned LATB7 :1;
[; ;pic18f248.h: 10690: };
[; ;pic18f248.h: 10691: struct {
[; ;pic18f248.h: 10692: unsigned LB0 :1;
[; ;pic18f248.h: 10693: unsigned LB1 :1;
[; ;pic18f248.h: 10694: unsigned LB2 :1;
[; ;pic18f248.h: 10695: unsigned LB3 :1;
[; ;pic18f248.h: 10696: unsigned LB4 :1;
[; ;pic18f248.h: 10697: unsigned LB5 :1;
[; ;pic18f248.h: 10698: unsigned LB6 :1;
[; ;pic18f248.h: 10699: unsigned LB7 :1;
[; ;pic18f248.h: 10700: };
[; ;pic18f248.h: 10701: } LATBbits_t;
[; ;pic18f248.h: 10702: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f248.h: 10786: extern volatile unsigned char LATC @ 0xF8B;
"10788
[; ;pic18f248.h: 10788: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f248.h: 10791: typedef union {
[; ;pic18f248.h: 10792: struct {
[; ;pic18f248.h: 10793: unsigned LATC0 :1;
[; ;pic18f248.h: 10794: unsigned LATC1 :1;
[; ;pic18f248.h: 10795: unsigned LATC2 :1;
[; ;pic18f248.h: 10796: unsigned LATC3 :1;
[; ;pic18f248.h: 10797: unsigned LATC4 :1;
[; ;pic18f248.h: 10798: unsigned LATC5 :1;
[; ;pic18f248.h: 10799: unsigned LATC6 :1;
[; ;pic18f248.h: 10800: unsigned LATC7 :1;
[; ;pic18f248.h: 10801: };
[; ;pic18f248.h: 10802: struct {
[; ;pic18f248.h: 10803: unsigned LC0 :1;
[; ;pic18f248.h: 10804: unsigned LC1 :1;
[; ;pic18f248.h: 10805: unsigned LC2 :1;
[; ;pic18f248.h: 10806: unsigned LC3 :1;
[; ;pic18f248.h: 10807: unsigned LC4 :1;
[; ;pic18f248.h: 10808: unsigned LC5 :1;
[; ;pic18f248.h: 10809: unsigned LC6 :1;
[; ;pic18f248.h: 10810: unsigned LC7 :1;
[; ;pic18f248.h: 10811: };
[; ;pic18f248.h: 10812: } LATCbits_t;
[; ;pic18f248.h: 10813: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f248.h: 10897: extern volatile unsigned char TRISA @ 0xF92;
"10899
[; ;pic18f248.h: 10899: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f248.h: 10902: extern volatile unsigned char DDRA @ 0xF92;
"10904
[; ;pic18f248.h: 10904: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f248.h: 10907: typedef union {
[; ;pic18f248.h: 10908: struct {
[; ;pic18f248.h: 10909: unsigned TRISA0 :1;
[; ;pic18f248.h: 10910: unsigned TRISA1 :1;
[; ;pic18f248.h: 10911: unsigned TRISA2 :1;
[; ;pic18f248.h: 10912: unsigned TRISA3 :1;
[; ;pic18f248.h: 10913: unsigned TRISA4 :1;
[; ;pic18f248.h: 10914: unsigned TRISA5 :1;
[; ;pic18f248.h: 10915: unsigned TRISA6 :1;
[; ;pic18f248.h: 10916: };
[; ;pic18f248.h: 10917: struct {
[; ;pic18f248.h: 10918: unsigned RA0 :1;
[; ;pic18f248.h: 10919: unsigned RA1 :1;
[; ;pic18f248.h: 10920: unsigned RA2 :1;
[; ;pic18f248.h: 10921: unsigned RA3 :1;
[; ;pic18f248.h: 10922: unsigned RA4 :1;
[; ;pic18f248.h: 10923: unsigned RA5 :1;
[; ;pic18f248.h: 10924: unsigned RA6 :1;
[; ;pic18f248.h: 10925: };
[; ;pic18f248.h: 10926: } TRISAbits_t;
[; ;pic18f248.h: 10927: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f248.h: 11000: typedef union {
[; ;pic18f248.h: 11001: struct {
[; ;pic18f248.h: 11002: unsigned TRISA0 :1;
[; ;pic18f248.h: 11003: unsigned TRISA1 :1;
[; ;pic18f248.h: 11004: unsigned TRISA2 :1;
[; ;pic18f248.h: 11005: unsigned TRISA3 :1;
[; ;pic18f248.h: 11006: unsigned TRISA4 :1;
[; ;pic18f248.h: 11007: unsigned TRISA5 :1;
[; ;pic18f248.h: 11008: unsigned TRISA6 :1;
[; ;pic18f248.h: 11009: };
[; ;pic18f248.h: 11010: struct {
[; ;pic18f248.h: 11011: unsigned RA0 :1;
[; ;pic18f248.h: 11012: unsigned RA1 :1;
[; ;pic18f248.h: 11013: unsigned RA2 :1;
[; ;pic18f248.h: 11014: unsigned RA3 :1;
[; ;pic18f248.h: 11015: unsigned RA4 :1;
[; ;pic18f248.h: 11016: unsigned RA5 :1;
[; ;pic18f248.h: 11017: unsigned RA6 :1;
[; ;pic18f248.h: 11018: };
[; ;pic18f248.h: 11019: } DDRAbits_t;
[; ;pic18f248.h: 11020: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f248.h: 11094: extern volatile unsigned char TRISB @ 0xF93;
"11096
[; ;pic18f248.h: 11096: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f248.h: 11099: extern volatile unsigned char DDRB @ 0xF93;
"11101
[; ;pic18f248.h: 11101: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f248.h: 11104: typedef union {
[; ;pic18f248.h: 11105: struct {
[; ;pic18f248.h: 11106: unsigned TRISB0 :1;
[; ;pic18f248.h: 11107: unsigned TRISB1 :1;
[; ;pic18f248.h: 11108: unsigned TRISB2 :1;
[; ;pic18f248.h: 11109: unsigned TRISB3 :1;
[; ;pic18f248.h: 11110: unsigned TRISB4 :1;
[; ;pic18f248.h: 11111: unsigned TRISB5 :1;
[; ;pic18f248.h: 11112: unsigned TRISB6 :1;
[; ;pic18f248.h: 11113: unsigned TRISB7 :1;
[; ;pic18f248.h: 11114: };
[; ;pic18f248.h: 11115: struct {
[; ;pic18f248.h: 11116: unsigned RB0 :1;
[; ;pic18f248.h: 11117: unsigned RB1 :1;
[; ;pic18f248.h: 11118: unsigned RB2 :1;
[; ;pic18f248.h: 11119: unsigned RB3 :1;
[; ;pic18f248.h: 11120: unsigned RB4 :1;
[; ;pic18f248.h: 11121: unsigned RB5 :1;
[; ;pic18f248.h: 11122: unsigned RB6 :1;
[; ;pic18f248.h: 11123: unsigned RB7 :1;
[; ;pic18f248.h: 11124: };
[; ;pic18f248.h: 11125: } TRISBbits_t;
[; ;pic18f248.h: 11126: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f248.h: 11209: typedef union {
[; ;pic18f248.h: 11210: struct {
[; ;pic18f248.h: 11211: unsigned TRISB0 :1;
[; ;pic18f248.h: 11212: unsigned TRISB1 :1;
[; ;pic18f248.h: 11213: unsigned TRISB2 :1;
[; ;pic18f248.h: 11214: unsigned TRISB3 :1;
[; ;pic18f248.h: 11215: unsigned TRISB4 :1;
[; ;pic18f248.h: 11216: unsigned TRISB5 :1;
[; ;pic18f248.h: 11217: unsigned TRISB6 :1;
[; ;pic18f248.h: 11218: unsigned TRISB7 :1;
[; ;pic18f248.h: 11219: };
[; ;pic18f248.h: 11220: struct {
[; ;pic18f248.h: 11221: unsigned RB0 :1;
[; ;pic18f248.h: 11222: unsigned RB1 :1;
[; ;pic18f248.h: 11223: unsigned RB2 :1;
[; ;pic18f248.h: 11224: unsigned RB3 :1;
[; ;pic18f248.h: 11225: unsigned RB4 :1;
[; ;pic18f248.h: 11226: unsigned RB5 :1;
[; ;pic18f248.h: 11227: unsigned RB6 :1;
[; ;pic18f248.h: 11228: unsigned RB7 :1;
[; ;pic18f248.h: 11229: };
[; ;pic18f248.h: 11230: } DDRBbits_t;
[; ;pic18f248.h: 11231: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f248.h: 11315: extern volatile unsigned char TRISC @ 0xF94;
"11317
[; ;pic18f248.h: 11317: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f248.h: 11320: extern volatile unsigned char DDRC @ 0xF94;
"11322
[; ;pic18f248.h: 11322: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f248.h: 11325: typedef union {
[; ;pic18f248.h: 11326: struct {
[; ;pic18f248.h: 11327: unsigned TRISC0 :1;
[; ;pic18f248.h: 11328: unsigned TRISC1 :1;
[; ;pic18f248.h: 11329: unsigned TRISC2 :1;
[; ;pic18f248.h: 11330: unsigned TRISC3 :1;
[; ;pic18f248.h: 11331: unsigned TRISC4 :1;
[; ;pic18f248.h: 11332: unsigned TRISC5 :1;
[; ;pic18f248.h: 11333: unsigned TRISC6 :1;
[; ;pic18f248.h: 11334: unsigned TRISC7 :1;
[; ;pic18f248.h: 11335: };
[; ;pic18f248.h: 11336: struct {
[; ;pic18f248.h: 11337: unsigned RC0 :1;
[; ;pic18f248.h: 11338: unsigned RC1 :1;
[; ;pic18f248.h: 11339: unsigned RC2 :1;
[; ;pic18f248.h: 11340: unsigned RC3 :1;
[; ;pic18f248.h: 11341: unsigned RC4 :1;
[; ;pic18f248.h: 11342: unsigned RC5 :1;
[; ;pic18f248.h: 11343: unsigned RC6 :1;
[; ;pic18f248.h: 11344: unsigned RC7 :1;
[; ;pic18f248.h: 11345: };
[; ;pic18f248.h: 11346: } TRISCbits_t;
[; ;pic18f248.h: 11347: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f248.h: 11430: typedef union {
[; ;pic18f248.h: 11431: struct {
[; ;pic18f248.h: 11432: unsigned TRISC0 :1;
[; ;pic18f248.h: 11433: unsigned TRISC1 :1;
[; ;pic18f248.h: 11434: unsigned TRISC2 :1;
[; ;pic18f248.h: 11435: unsigned TRISC3 :1;
[; ;pic18f248.h: 11436: unsigned TRISC4 :1;
[; ;pic18f248.h: 11437: unsigned TRISC5 :1;
[; ;pic18f248.h: 11438: unsigned TRISC6 :1;
[; ;pic18f248.h: 11439: unsigned TRISC7 :1;
[; ;pic18f248.h: 11440: };
[; ;pic18f248.h: 11441: struct {
[; ;pic18f248.h: 11442: unsigned RC0 :1;
[; ;pic18f248.h: 11443: unsigned RC1 :1;
[; ;pic18f248.h: 11444: unsigned RC2 :1;
[; ;pic18f248.h: 11445: unsigned RC3 :1;
[; ;pic18f248.h: 11446: unsigned RC4 :1;
[; ;pic18f248.h: 11447: unsigned RC5 :1;
[; ;pic18f248.h: 11448: unsigned RC6 :1;
[; ;pic18f248.h: 11449: unsigned RC7 :1;
[; ;pic18f248.h: 11450: };
[; ;pic18f248.h: 11451: } DDRCbits_t;
[; ;pic18f248.h: 11452: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f248.h: 11536: extern volatile unsigned char PIE1 @ 0xF9D;
"11538
[; ;pic18f248.h: 11538: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f248.h: 11541: typedef union {
[; ;pic18f248.h: 11542: struct {
[; ;pic18f248.h: 11543: unsigned TMR1IE :1;
[; ;pic18f248.h: 11544: unsigned TMR2IE :1;
[; ;pic18f248.h: 11545: unsigned CCP1IE :1;
[; ;pic18f248.h: 11546: unsigned SSPIE :1;
[; ;pic18f248.h: 11547: unsigned TXIE :1;
[; ;pic18f248.h: 11548: unsigned RCIE :1;
[; ;pic18f248.h: 11549: unsigned ADIE :1;
[; ;pic18f248.h: 11550: };
[; ;pic18f248.h: 11551: struct {
[; ;pic18f248.h: 11552: unsigned :4;
[; ;pic18f248.h: 11553: unsigned TX1IE :1;
[; ;pic18f248.h: 11554: unsigned RC1IE :1;
[; ;pic18f248.h: 11555: };
[; ;pic18f248.h: 11556: } PIE1bits_t;
[; ;pic18f248.h: 11557: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f248.h: 11606: extern volatile unsigned char PIR1 @ 0xF9E;
"11608
[; ;pic18f248.h: 11608: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f248.h: 11611: typedef union {
[; ;pic18f248.h: 11612: struct {
[; ;pic18f248.h: 11613: unsigned TMR1IF :1;
[; ;pic18f248.h: 11614: unsigned TMR2IF :1;
[; ;pic18f248.h: 11615: unsigned CCP1IF :1;
[; ;pic18f248.h: 11616: unsigned SSPIF :1;
[; ;pic18f248.h: 11617: unsigned TXIF :1;
[; ;pic18f248.h: 11618: unsigned RCIF :1;
[; ;pic18f248.h: 11619: unsigned ADIF :1;
[; ;pic18f248.h: 11620: };
[; ;pic18f248.h: 11621: struct {
[; ;pic18f248.h: 11622: unsigned :4;
[; ;pic18f248.h: 11623: unsigned TX1IF :1;
[; ;pic18f248.h: 11624: unsigned RC1IF :1;
[; ;pic18f248.h: 11625: };
[; ;pic18f248.h: 11626: } PIR1bits_t;
[; ;pic18f248.h: 11627: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f248.h: 11676: extern volatile unsigned char IPR1 @ 0xF9F;
"11678
[; ;pic18f248.h: 11678: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f248.h: 11681: typedef union {
[; ;pic18f248.h: 11682: struct {
[; ;pic18f248.h: 11683: unsigned TMR1IP :1;
[; ;pic18f248.h: 11684: unsigned TMR2IP :1;
[; ;pic18f248.h: 11685: unsigned CCP1IP :1;
[; ;pic18f248.h: 11686: unsigned SSPIP :1;
[; ;pic18f248.h: 11687: unsigned TXIP :1;
[; ;pic18f248.h: 11688: unsigned RCIP :1;
[; ;pic18f248.h: 11689: unsigned ADIP :1;
[; ;pic18f248.h: 11690: };
[; ;pic18f248.h: 11691: struct {
[; ;pic18f248.h: 11692: unsigned :4;
[; ;pic18f248.h: 11693: unsigned TX1IP :1;
[; ;pic18f248.h: 11694: unsigned RC1IP :1;
[; ;pic18f248.h: 11695: };
[; ;pic18f248.h: 11696: } IPR1bits_t;
[; ;pic18f248.h: 11697: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f248.h: 11746: extern volatile unsigned char PIE2 @ 0xFA0;
"11748
[; ;pic18f248.h: 11748: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f248.h: 11751: typedef union {
[; ;pic18f248.h: 11752: struct {
[; ;pic18f248.h: 11753: unsigned :1;
[; ;pic18f248.h: 11754: unsigned TMR3IE :1;
[; ;pic18f248.h: 11755: unsigned LVDIE :1;
[; ;pic18f248.h: 11756: unsigned BCLIE :1;
[; ;pic18f248.h: 11757: unsigned EEIE :1;
[; ;pic18f248.h: 11758: };
[; ;pic18f248.h: 11759: } PIE2bits_t;
[; ;pic18f248.h: 11760: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f248.h: 11784: extern volatile unsigned char PIR2 @ 0xFA1;
"11786
[; ;pic18f248.h: 11786: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f248.h: 11789: typedef union {
[; ;pic18f248.h: 11790: struct {
[; ;pic18f248.h: 11791: unsigned :1;
[; ;pic18f248.h: 11792: unsigned TMR3IF :1;
[; ;pic18f248.h: 11793: unsigned LVDIF :1;
[; ;pic18f248.h: 11794: unsigned BCLIF :1;
[; ;pic18f248.h: 11795: unsigned EEIF :1;
[; ;pic18f248.h: 11796: };
[; ;pic18f248.h: 11797: } PIR2bits_t;
[; ;pic18f248.h: 11798: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f248.h: 11822: extern volatile unsigned char IPR2 @ 0xFA2;
"11824
[; ;pic18f248.h: 11824: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f248.h: 11827: typedef union {
[; ;pic18f248.h: 11828: struct {
[; ;pic18f248.h: 11829: unsigned :1;
[; ;pic18f248.h: 11830: unsigned TMR3IP :1;
[; ;pic18f248.h: 11831: unsigned LVDIP :1;
[; ;pic18f248.h: 11832: unsigned BCLIP :1;
[; ;pic18f248.h: 11833: unsigned EEIP :1;
[; ;pic18f248.h: 11834: };
[; ;pic18f248.h: 11835: } IPR2bits_t;
[; ;pic18f248.h: 11836: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f248.h: 11860: extern volatile unsigned char PIE3 @ 0xFA3;
"11862
[; ;pic18f248.h: 11862: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f248.h: 11865: typedef union {
[; ;pic18f248.h: 11866: struct {
[; ;pic18f248.h: 11867: unsigned RXB0IE :1;
[; ;pic18f248.h: 11868: unsigned RXB1IE :1;
[; ;pic18f248.h: 11869: unsigned TXB0IE :1;
[; ;pic18f248.h: 11870: unsigned TXB1IE :1;
[; ;pic18f248.h: 11871: unsigned TXB2IE :1;
[; ;pic18f248.h: 11872: unsigned ERRIE :1;
[; ;pic18f248.h: 11873: unsigned WAKIE :1;
[; ;pic18f248.h: 11874: unsigned IRXIE :1;
[; ;pic18f248.h: 11875: };
[; ;pic18f248.h: 11876: struct {
[; ;pic18f248.h: 11877: unsigned RX0IE :1;
[; ;pic18f248.h: 11878: unsigned RX1IE :1;
[; ;pic18f248.h: 11879: unsigned TX0IE :1;
[; ;pic18f248.h: 11880: unsigned TX1IE :1;
[; ;pic18f248.h: 11881: unsigned TX2IE :1;
[; ;pic18f248.h: 11882: unsigned :2;
[; ;pic18f248.h: 11883: unsigned IVRE :1;
[; ;pic18f248.h: 11884: };
[; ;pic18f248.h: 11885: struct {
[; ;pic18f248.h: 11886: unsigned :1;
[; ;pic18f248.h: 11887: unsigned RXBNIE :1;
[; ;pic18f248.h: 11888: unsigned :2;
[; ;pic18f248.h: 11889: unsigned TXBNIE :1;
[; ;pic18f248.h: 11890: };
[; ;pic18f248.h: 11891: } PIE3bits_t;
[; ;pic18f248.h: 11892: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f248.h: 11976: extern volatile unsigned char PIR3 @ 0xFA4;
"11978
[; ;pic18f248.h: 11978: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f248.h: 11981: typedef union {
[; ;pic18f248.h: 11982: struct {
[; ;pic18f248.h: 11983: unsigned RXB0IF :1;
[; ;pic18f248.h: 11984: unsigned RXB1IF :1;
[; ;pic18f248.h: 11985: unsigned TXB0IF :1;
[; ;pic18f248.h: 11986: unsigned TXB1IF :1;
[; ;pic18f248.h: 11987: unsigned TXB2IF :1;
[; ;pic18f248.h: 11988: unsigned ERRIF :1;
[; ;pic18f248.h: 11989: unsigned WAKIF :1;
[; ;pic18f248.h: 11990: unsigned IRXIF :1;
[; ;pic18f248.h: 11991: };
[; ;pic18f248.h: 11992: struct {
[; ;pic18f248.h: 11993: unsigned RX0IF :1;
[; ;pic18f248.h: 11994: unsigned RX1IF :1;
[; ;pic18f248.h: 11995: unsigned TX0IF :1;
[; ;pic18f248.h: 11996: unsigned TX1IF :1;
[; ;pic18f248.h: 11997: unsigned TX2IF :1;
[; ;pic18f248.h: 11998: unsigned :2;
[; ;pic18f248.h: 11999: unsigned IVRF :1;
[; ;pic18f248.h: 12000: };
[; ;pic18f248.h: 12001: struct {
[; ;pic18f248.h: 12002: unsigned :1;
[; ;pic18f248.h: 12003: unsigned RXBNIF :1;
[; ;pic18f248.h: 12004: unsigned :2;
[; ;pic18f248.h: 12005: unsigned TXBNIF :1;
[; ;pic18f248.h: 12006: };
[; ;pic18f248.h: 12007: } PIR3bits_t;
[; ;pic18f248.h: 12008: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f248.h: 12092: extern volatile unsigned char IPR3 @ 0xFA5;
"12094
[; ;pic18f248.h: 12094: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f248.h: 12097: typedef union {
[; ;pic18f248.h: 12098: struct {
[; ;pic18f248.h: 12099: unsigned RXB0IP :1;
[; ;pic18f248.h: 12100: unsigned RXB1IP :1;
[; ;pic18f248.h: 12101: unsigned TXB0IP :1;
[; ;pic18f248.h: 12102: unsigned TXB1IP :1;
[; ;pic18f248.h: 12103: unsigned TXB2IP :1;
[; ;pic18f248.h: 12104: unsigned ERRIP :1;
[; ;pic18f248.h: 12105: unsigned WAKIP :1;
[; ;pic18f248.h: 12106: unsigned IRXIP :1;
[; ;pic18f248.h: 12107: };
[; ;pic18f248.h: 12108: struct {
[; ;pic18f248.h: 12109: unsigned :7;
[; ;pic18f248.h: 12110: unsigned IVRP :1;
[; ;pic18f248.h: 12111: };
[; ;pic18f248.h: 12112: struct {
[; ;pic18f248.h: 12113: unsigned :1;
[; ;pic18f248.h: 12114: unsigned RXBNIP :1;
[; ;pic18f248.h: 12115: unsigned :2;
[; ;pic18f248.h: 12116: unsigned TXBNIP :1;
[; ;pic18f248.h: 12117: };
[; ;pic18f248.h: 12118: } IPR3bits_t;
[; ;pic18f248.h: 12119: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f248.h: 12178: extern volatile unsigned char EECON1 @ 0xFA6;
"12180
[; ;pic18f248.h: 12180: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f248.h: 12183: typedef union {
[; ;pic18f248.h: 12184: struct {
[; ;pic18f248.h: 12185: unsigned RD :1;
[; ;pic18f248.h: 12186: unsigned WR :1;
[; ;pic18f248.h: 12187: unsigned WREN :1;
[; ;pic18f248.h: 12188: unsigned WRERR :1;
[; ;pic18f248.h: 12189: unsigned FREE :1;
[; ;pic18f248.h: 12190: unsigned :1;
[; ;pic18f248.h: 12191: unsigned CFGS :1;
[; ;pic18f248.h: 12192: unsigned EEPGD :1;
[; ;pic18f248.h: 12193: };
[; ;pic18f248.h: 12194: struct {
[; ;pic18f248.h: 12195: unsigned :6;
[; ;pic18f248.h: 12196: unsigned EEFS :1;
[; ;pic18f248.h: 12197: };
[; ;pic18f248.h: 12198: } EECON1bits_t;
[; ;pic18f248.h: 12199: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f248.h: 12243: extern volatile unsigned char EECON2 @ 0xFA7;
"12245
[; ;pic18f248.h: 12245: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f248.h: 12249: extern volatile unsigned char EEDATA @ 0xFA8;
"12251
[; ;pic18f248.h: 12251: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f248.h: 12255: extern volatile unsigned char EEADR @ 0xFA9;
"12257
[; ;pic18f248.h: 12257: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f248.h: 12261: extern volatile unsigned char RCSTA @ 0xFAB;
"12263
[; ;pic18f248.h: 12263: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f248.h: 12266: extern volatile unsigned char RCSTA1 @ 0xFAB;
"12268
[; ;pic18f248.h: 12268: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f248.h: 12271: typedef union {
[; ;pic18f248.h: 12272: struct {
[; ;pic18f248.h: 12273: unsigned RX9D :1;
[; ;pic18f248.h: 12274: unsigned OERR :1;
[; ;pic18f248.h: 12275: unsigned FERR :1;
[; ;pic18f248.h: 12276: unsigned ADDEN :1;
[; ;pic18f248.h: 12277: unsigned CREN :1;
[; ;pic18f248.h: 12278: unsigned SREN :1;
[; ;pic18f248.h: 12279: unsigned RX9 :1;
[; ;pic18f248.h: 12280: unsigned SPEN :1;
[; ;pic18f248.h: 12281: };
[; ;pic18f248.h: 12282: struct {
[; ;pic18f248.h: 12283: unsigned RCD8 :1;
[; ;pic18f248.h: 12284: unsigned :5;
[; ;pic18f248.h: 12285: unsigned RC9 :1;
[; ;pic18f248.h: 12286: };
[; ;pic18f248.h: 12287: struct {
[; ;pic18f248.h: 12288: unsigned :6;
[; ;pic18f248.h: 12289: unsigned RC8_9 :1;
[; ;pic18f248.h: 12290: };
[; ;pic18f248.h: 12291: struct {
[; ;pic18f248.h: 12292: unsigned :6;
[; ;pic18f248.h: 12293: unsigned NOT_RC8 :1;
[; ;pic18f248.h: 12294: };
[; ;pic18f248.h: 12295: struct {
[; ;pic18f248.h: 12296: unsigned :6;
[; ;pic18f248.h: 12297: unsigned nRC8 :1;
[; ;pic18f248.h: 12298: };
[; ;pic18f248.h: 12299: struct {
[; ;pic18f248.h: 12300: unsigned :5;
[; ;pic18f248.h: 12301: unsigned SRENA :1;
[; ;pic18f248.h: 12302: };
[; ;pic18f248.h: 12303: } RCSTAbits_t;
[; ;pic18f248.h: 12304: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f248.h: 12377: typedef union {
[; ;pic18f248.h: 12378: struct {
[; ;pic18f248.h: 12379: unsigned RX9D :1;
[; ;pic18f248.h: 12380: unsigned OERR :1;
[; ;pic18f248.h: 12381: unsigned FERR :1;
[; ;pic18f248.h: 12382: unsigned ADDEN :1;
[; ;pic18f248.h: 12383: unsigned CREN :1;
[; ;pic18f248.h: 12384: unsigned SREN :1;
[; ;pic18f248.h: 12385: unsigned RX9 :1;
[; ;pic18f248.h: 12386: unsigned SPEN :1;
[; ;pic18f248.h: 12387: };
[; ;pic18f248.h: 12388: struct {
[; ;pic18f248.h: 12389: unsigned RCD8 :1;
[; ;pic18f248.h: 12390: unsigned :5;
[; ;pic18f248.h: 12391: unsigned RC9 :1;
[; ;pic18f248.h: 12392: };
[; ;pic18f248.h: 12393: struct {
[; ;pic18f248.h: 12394: unsigned :6;
[; ;pic18f248.h: 12395: unsigned RC8_9 :1;
[; ;pic18f248.h: 12396: };
[; ;pic18f248.h: 12397: struct {
[; ;pic18f248.h: 12398: unsigned :6;
[; ;pic18f248.h: 12399: unsigned NOT_RC8 :1;
[; ;pic18f248.h: 12400: };
[; ;pic18f248.h: 12401: struct {
[; ;pic18f248.h: 12402: unsigned :6;
[; ;pic18f248.h: 12403: unsigned nRC8 :1;
[; ;pic18f248.h: 12404: };
[; ;pic18f248.h: 12405: struct {
[; ;pic18f248.h: 12406: unsigned :5;
[; ;pic18f248.h: 12407: unsigned SRENA :1;
[; ;pic18f248.h: 12408: };
[; ;pic18f248.h: 12409: } RCSTA1bits_t;
[; ;pic18f248.h: 12410: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f248.h: 12484: extern volatile unsigned char TXSTA @ 0xFAC;
"12486
[; ;pic18f248.h: 12486: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f248.h: 12489: extern volatile unsigned char TXSTA1 @ 0xFAC;
"12491
[; ;pic18f248.h: 12491: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f248.h: 12494: typedef union {
[; ;pic18f248.h: 12495: struct {
[; ;pic18f248.h: 12496: unsigned TX9D :1;
[; ;pic18f248.h: 12497: unsigned TRMT :1;
[; ;pic18f248.h: 12498: unsigned BRGH :1;
[; ;pic18f248.h: 12499: unsigned :1;
[; ;pic18f248.h: 12500: unsigned SYNC :1;
[; ;pic18f248.h: 12501: unsigned TXEN :1;
[; ;pic18f248.h: 12502: unsigned TX9 :1;
[; ;pic18f248.h: 12503: unsigned CSRC :1;
[; ;pic18f248.h: 12504: };
[; ;pic18f248.h: 12505: struct {
[; ;pic18f248.h: 12506: unsigned TXD8 :1;
[; ;pic18f248.h: 12507: unsigned :5;
[; ;pic18f248.h: 12508: unsigned TX8_9 :1;
[; ;pic18f248.h: 12509: };
[; ;pic18f248.h: 12510: struct {
[; ;pic18f248.h: 12511: unsigned :6;
[; ;pic18f248.h: 12512: unsigned NOT_TX8 :1;
[; ;pic18f248.h: 12513: };
[; ;pic18f248.h: 12514: struct {
[; ;pic18f248.h: 12515: unsigned :6;
[; ;pic18f248.h: 12516: unsigned nTX8 :1;
[; ;pic18f248.h: 12517: };
[; ;pic18f248.h: 12518: struct {
[; ;pic18f248.h: 12519: unsigned TX9D1 :1;
[; ;pic18f248.h: 12520: unsigned TRMT1 :1;
[; ;pic18f248.h: 12521: unsigned BRGH1 :1;
[; ;pic18f248.h: 12522: unsigned :1;
[; ;pic18f248.h: 12523: unsigned SYNC1 :1;
[; ;pic18f248.h: 12524: unsigned TXEN1 :1;
[; ;pic18f248.h: 12525: unsigned TX91 :1;
[; ;pic18f248.h: 12526: unsigned CSRC1 :1;
[; ;pic18f248.h: 12527: };
[; ;pic18f248.h: 12528: } TXSTAbits_t;
[; ;pic18f248.h: 12529: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f248.h: 12622: typedef union {
[; ;pic18f248.h: 12623: struct {
[; ;pic18f248.h: 12624: unsigned TX9D :1;
[; ;pic18f248.h: 12625: unsigned TRMT :1;
[; ;pic18f248.h: 12626: unsigned BRGH :1;
[; ;pic18f248.h: 12627: unsigned :1;
[; ;pic18f248.h: 12628: unsigned SYNC :1;
[; ;pic18f248.h: 12629: unsigned TXEN :1;
[; ;pic18f248.h: 12630: unsigned TX9 :1;
[; ;pic18f248.h: 12631: unsigned CSRC :1;
[; ;pic18f248.h: 12632: };
[; ;pic18f248.h: 12633: struct {
[; ;pic18f248.h: 12634: unsigned TXD8 :1;
[; ;pic18f248.h: 12635: unsigned :5;
[; ;pic18f248.h: 12636: unsigned TX8_9 :1;
[; ;pic18f248.h: 12637: };
[; ;pic18f248.h: 12638: struct {
[; ;pic18f248.h: 12639: unsigned :6;
[; ;pic18f248.h: 12640: unsigned NOT_TX8 :1;
[; ;pic18f248.h: 12641: };
[; ;pic18f248.h: 12642: struct {
[; ;pic18f248.h: 12643: unsigned :6;
[; ;pic18f248.h: 12644: unsigned nTX8 :1;
[; ;pic18f248.h: 12645: };
[; ;pic18f248.h: 12646: struct {
[; ;pic18f248.h: 12647: unsigned TX9D1 :1;
[; ;pic18f248.h: 12648: unsigned TRMT1 :1;
[; ;pic18f248.h: 12649: unsigned BRGH1 :1;
[; ;pic18f248.h: 12650: unsigned :1;
[; ;pic18f248.h: 12651: unsigned SYNC1 :1;
[; ;pic18f248.h: 12652: unsigned TXEN1 :1;
[; ;pic18f248.h: 12653: unsigned TX91 :1;
[; ;pic18f248.h: 12654: unsigned CSRC1 :1;
[; ;pic18f248.h: 12655: };
[; ;pic18f248.h: 12656: } TXSTA1bits_t;
[; ;pic18f248.h: 12657: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f248.h: 12751: extern volatile unsigned char TXREG @ 0xFAD;
"12753
[; ;pic18f248.h: 12753: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f248.h: 12756: extern volatile unsigned char TXREG1 @ 0xFAD;
"12758
[; ;pic18f248.h: 12758: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f248.h: 12762: extern volatile unsigned char RCREG @ 0xFAE;
"12764
[; ;pic18f248.h: 12764: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f248.h: 12767: extern volatile unsigned char RCREG1 @ 0xFAE;
"12769
[; ;pic18f248.h: 12769: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f248.h: 12773: extern volatile unsigned char SPBRG @ 0xFAF;
"12775
[; ;pic18f248.h: 12775: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f248.h: 12778: extern volatile unsigned char SPBRG1 @ 0xFAF;
"12780
[; ;pic18f248.h: 12780: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f248.h: 12784: extern volatile unsigned char T3CON @ 0xFB1;
"12786
[; ;pic18f248.h: 12786: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f248.h: 12789: typedef union {
[; ;pic18f248.h: 12790: struct {
[; ;pic18f248.h: 12791: unsigned :2;
[; ;pic18f248.h: 12792: unsigned NOT_T3SYNC :1;
[; ;pic18f248.h: 12793: };
[; ;pic18f248.h: 12794: struct {
[; ;pic18f248.h: 12795: unsigned TMR3ON :1;
[; ;pic18f248.h: 12796: unsigned TMR3CS :1;
[; ;pic18f248.h: 12797: unsigned nT3SYNC :1;
[; ;pic18f248.h: 12798: unsigned T3CCP1 :1;
[; ;pic18f248.h: 12799: unsigned T3CKPS :2;
[; ;pic18f248.h: 12800: unsigned T3ECCP1 :1;
[; ;pic18f248.h: 12801: unsigned RD16 :1;
[; ;pic18f248.h: 12802: };
[; ;pic18f248.h: 12803: struct {
[; ;pic18f248.h: 12804: unsigned :2;
[; ;pic18f248.h: 12805: unsigned T3INSYNC :1;
[; ;pic18f248.h: 12806: unsigned :1;
[; ;pic18f248.h: 12807: unsigned T3CKPS0 :1;
[; ;pic18f248.h: 12808: unsigned T3CKPS1 :1;
[; ;pic18f248.h: 12809: };
[; ;pic18f248.h: 12810: struct {
[; ;pic18f248.h: 12811: unsigned :2;
[; ;pic18f248.h: 12812: unsigned T3SYNC :1;
[; ;pic18f248.h: 12813: };
[; ;pic18f248.h: 12814: struct {
[; ;pic18f248.h: 12815: unsigned :3;
[; ;pic18f248.h: 12816: unsigned SOSCEN3 :1;
[; ;pic18f248.h: 12817: unsigned :3;
[; ;pic18f248.h: 12818: unsigned RD163 :1;
[; ;pic18f248.h: 12819: };
[; ;pic18f248.h: 12820: struct {
[; ;pic18f248.h: 12821: unsigned :7;
[; ;pic18f248.h: 12822: unsigned T3RD16 :1;
[; ;pic18f248.h: 12823: };
[; ;pic18f248.h: 12824: } T3CONbits_t;
[; ;pic18f248.h: 12825: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f248.h: 12904: extern volatile unsigned short TMR3 @ 0xFB2;
"12906
[; ;pic18f248.h: 12906: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f248.h: 12910: extern volatile unsigned char TMR3L @ 0xFB2;
"12912
[; ;pic18f248.h: 12912: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f248.h: 12916: extern volatile unsigned char TMR3H @ 0xFB3;
"12918
[; ;pic18f248.h: 12918: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f248.h: 12922: extern volatile unsigned char CCP1CON @ 0xFBD;
"12924
[; ;pic18f248.h: 12924: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f248.h: 12927: typedef union {
[; ;pic18f248.h: 12928: struct {
[; ;pic18f248.h: 12929: unsigned CCP1M :4;
[; ;pic18f248.h: 12930: unsigned DC1B :2;
[; ;pic18f248.h: 12931: };
[; ;pic18f248.h: 12932: struct {
[; ;pic18f248.h: 12933: unsigned CCP1M0 :1;
[; ;pic18f248.h: 12934: unsigned CCP1M1 :1;
[; ;pic18f248.h: 12935: unsigned CCP1M2 :1;
[; ;pic18f248.h: 12936: unsigned CCP1M3 :1;
[; ;pic18f248.h: 12937: unsigned DC1B0 :1;
[; ;pic18f248.h: 12938: unsigned DC1B1 :1;
[; ;pic18f248.h: 12939: };
[; ;pic18f248.h: 12940: struct {
[; ;pic18f248.h: 12941: unsigned :4;
[; ;pic18f248.h: 12942: unsigned CCP1Y :1;
[; ;pic18f248.h: 12943: unsigned CCP1X :1;
[; ;pic18f248.h: 12944: };
[; ;pic18f248.h: 12945: } CCP1CONbits_t;
[; ;pic18f248.h: 12946: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f248.h: 13000: extern volatile unsigned short CCPR1 @ 0xFBE;
"13002
[; ;pic18f248.h: 13002: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f248.h: 13006: extern volatile unsigned char CCPR1L @ 0xFBE;
"13008
[; ;pic18f248.h: 13008: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f248.h: 13012: extern volatile unsigned char CCPR1H @ 0xFBF;
"13014
[; ;pic18f248.h: 13014: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f248.h: 13018: extern volatile unsigned char ADCON1 @ 0xFC1;
"13020
[; ;pic18f248.h: 13020: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f248.h: 13023: typedef union {
[; ;pic18f248.h: 13024: struct {
[; ;pic18f248.h: 13025: unsigned PCFG :4;
[; ;pic18f248.h: 13026: unsigned :2;
[; ;pic18f248.h: 13027: unsigned ADCS2 :1;
[; ;pic18f248.h: 13028: unsigned ADFM :1;
[; ;pic18f248.h: 13029: };
[; ;pic18f248.h: 13030: struct {
[; ;pic18f248.h: 13031: unsigned PCFG0 :1;
[; ;pic18f248.h: 13032: unsigned PCFG1 :1;
[; ;pic18f248.h: 13033: unsigned PCFG2 :1;
[; ;pic18f248.h: 13034: unsigned PCFG3 :1;
[; ;pic18f248.h: 13035: };
[; ;pic18f248.h: 13036: struct {
[; ;pic18f248.h: 13037: unsigned :3;
[; ;pic18f248.h: 13038: unsigned CHSN3 :1;
[; ;pic18f248.h: 13039: };
[; ;pic18f248.h: 13040: } ADCON1bits_t;
[; ;pic18f248.h: 13041: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f248.h: 13085: extern volatile unsigned char ADCON0 @ 0xFC2;
"13087
[; ;pic18f248.h: 13087: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f248.h: 13090: typedef union {
[; ;pic18f248.h: 13091: struct {
[; ;pic18f248.h: 13092: unsigned :2;
[; ;pic18f248.h: 13093: unsigned GO_NOT_DONE :1;
[; ;pic18f248.h: 13094: };
[; ;pic18f248.h: 13095: struct {
[; ;pic18f248.h: 13096: unsigned ADON :1;
[; ;pic18f248.h: 13097: unsigned :1;
[; ;pic18f248.h: 13098: unsigned GO_nDONE :1;
[; ;pic18f248.h: 13099: unsigned CHS :3;
[; ;pic18f248.h: 13100: unsigned ADCS :2;
[; ;pic18f248.h: 13101: };
[; ;pic18f248.h: 13102: struct {
[; ;pic18f248.h: 13103: unsigned :2;
[; ;pic18f248.h: 13104: unsigned DONE :1;
[; ;pic18f248.h: 13105: unsigned CHS0 :1;
[; ;pic18f248.h: 13106: unsigned CHS1 :1;
[; ;pic18f248.h: 13107: unsigned CHS2 :1;
[; ;pic18f248.h: 13108: unsigned ADCS0 :1;
[; ;pic18f248.h: 13109: unsigned ADCS1 :1;
[; ;pic18f248.h: 13110: };
[; ;pic18f248.h: 13111: struct {
[; ;pic18f248.h: 13112: unsigned :2;
[; ;pic18f248.h: 13113: unsigned GO_DONE :1;
[; ;pic18f248.h: 13114: };
[; ;pic18f248.h: 13115: struct {
[; ;pic18f248.h: 13116: unsigned :2;
[; ;pic18f248.h: 13117: unsigned GO :1;
[; ;pic18f248.h: 13118: };
[; ;pic18f248.h: 13119: struct {
[; ;pic18f248.h: 13120: unsigned :2;
[; ;pic18f248.h: 13121: unsigned NOT_DONE :1;
[; ;pic18f248.h: 13122: };
[; ;pic18f248.h: 13123: struct {
[; ;pic18f248.h: 13124: unsigned :2;
[; ;pic18f248.h: 13125: unsigned nDONE :1;
[; ;pic18f248.h: 13126: };
[; ;pic18f248.h: 13127: struct {
[; ;pic18f248.h: 13128: unsigned :7;
[; ;pic18f248.h: 13129: unsigned ADCAL :1;
[; ;pic18f248.h: 13130: };
[; ;pic18f248.h: 13131: struct {
[; ;pic18f248.h: 13132: unsigned :2;
[; ;pic18f248.h: 13133: unsigned GODONE :1;
[; ;pic18f248.h: 13134: };
[; ;pic18f248.h: 13135: } ADCON0bits_t;
[; ;pic18f248.h: 13136: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f248.h: 13225: extern volatile unsigned short ADRES @ 0xFC3;
"13227
[; ;pic18f248.h: 13227: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f248.h: 13231: extern volatile unsigned char ADRESL @ 0xFC3;
"13233
[; ;pic18f248.h: 13233: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f248.h: 13237: extern volatile unsigned char ADRESH @ 0xFC4;
"13239
[; ;pic18f248.h: 13239: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f248.h: 13243: extern volatile unsigned char SSPCON2 @ 0xFC5;
"13245
[; ;pic18f248.h: 13245: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f248.h: 13248: typedef union {
[; ;pic18f248.h: 13249: struct {
[; ;pic18f248.h: 13250: unsigned SEN :1;
[; ;pic18f248.h: 13251: unsigned RSEN :1;
[; ;pic18f248.h: 13252: unsigned PEN :1;
[; ;pic18f248.h: 13253: unsigned RCEN :1;
[; ;pic18f248.h: 13254: unsigned ACKEN :1;
[; ;pic18f248.h: 13255: unsigned ACKDT :1;
[; ;pic18f248.h: 13256: unsigned ACKSTAT :1;
[; ;pic18f248.h: 13257: unsigned GCEN :1;
[; ;pic18f248.h: 13258: };
[; ;pic18f248.h: 13259: } SSPCON2bits_t;
[; ;pic18f248.h: 13260: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f248.h: 13304: extern volatile unsigned char SSPCON1 @ 0xFC6;
"13306
[; ;pic18f248.h: 13306: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f248.h: 13309: typedef union {
[; ;pic18f248.h: 13310: struct {
[; ;pic18f248.h: 13311: unsigned SSPM :4;
[; ;pic18f248.h: 13312: unsigned CKP :1;
[; ;pic18f248.h: 13313: unsigned SSPEN :1;
[; ;pic18f248.h: 13314: unsigned SSPOV :1;
[; ;pic18f248.h: 13315: unsigned WCOL :1;
[; ;pic18f248.h: 13316: };
[; ;pic18f248.h: 13317: struct {
[; ;pic18f248.h: 13318: unsigned SSPM0 :1;
[; ;pic18f248.h: 13319: unsigned SSPM1 :1;
[; ;pic18f248.h: 13320: unsigned SSPM2 :1;
[; ;pic18f248.h: 13321: unsigned SSPM3 :1;
[; ;pic18f248.h: 13322: };
[; ;pic18f248.h: 13323: } SSPCON1bits_t;
[; ;pic18f248.h: 13324: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f248.h: 13373: extern volatile unsigned char SSPSTAT @ 0xFC7;
"13375
[; ;pic18f248.h: 13375: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f248.h: 13378: typedef union {
[; ;pic18f248.h: 13379: struct {
[; ;pic18f248.h: 13380: unsigned :2;
[; ;pic18f248.h: 13381: unsigned R_NOT_W :1;
[; ;pic18f248.h: 13382: };
[; ;pic18f248.h: 13383: struct {
[; ;pic18f248.h: 13384: unsigned :5;
[; ;pic18f248.h: 13385: unsigned D_NOT_A :1;
[; ;pic18f248.h: 13386: };
[; ;pic18f248.h: 13387: struct {
[; ;pic18f248.h: 13388: unsigned BF :1;
[; ;pic18f248.h: 13389: unsigned UA :1;
[; ;pic18f248.h: 13390: unsigned R_nW :1;
[; ;pic18f248.h: 13391: unsigned S :1;
[; ;pic18f248.h: 13392: unsigned P :1;
[; ;pic18f248.h: 13393: unsigned D_nA :1;
[; ;pic18f248.h: 13394: unsigned CKE :1;
[; ;pic18f248.h: 13395: unsigned SMP :1;
[; ;pic18f248.h: 13396: };
[; ;pic18f248.h: 13397: struct {
[; ;pic18f248.h: 13398: unsigned :2;
[; ;pic18f248.h: 13399: unsigned I2C_READ :1;
[; ;pic18f248.h: 13400: unsigned I2C_START :1;
[; ;pic18f248.h: 13401: unsigned I2C_STOP :1;
[; ;pic18f248.h: 13402: unsigned I2C_DATA :1;
[; ;pic18f248.h: 13403: };
[; ;pic18f248.h: 13404: struct {
[; ;pic18f248.h: 13405: unsigned :2;
[; ;pic18f248.h: 13406: unsigned R :1;
[; ;pic18f248.h: 13407: unsigned :2;
[; ;pic18f248.h: 13408: unsigned D :1;
[; ;pic18f248.h: 13409: };
[; ;pic18f248.h: 13410: struct {
[; ;pic18f248.h: 13411: unsigned :2;
[; ;pic18f248.h: 13412: unsigned READ_WRITE :1;
[; ;pic18f248.h: 13413: unsigned :2;
[; ;pic18f248.h: 13414: unsigned DATA_ADDRESS :1;
[; ;pic18f248.h: 13415: };
[; ;pic18f248.h: 13416: struct {
[; ;pic18f248.h: 13417: unsigned :2;
[; ;pic18f248.h: 13418: unsigned NOT_WRITE :1;
[; ;pic18f248.h: 13419: };
[; ;pic18f248.h: 13420: struct {
[; ;pic18f248.h: 13421: unsigned :5;
[; ;pic18f248.h: 13422: unsigned NOT_ADDRESS :1;
[; ;pic18f248.h: 13423: };
[; ;pic18f248.h: 13424: struct {
[; ;pic18f248.h: 13425: unsigned :2;
[; ;pic18f248.h: 13426: unsigned nWRITE :1;
[; ;pic18f248.h: 13427: unsigned :2;
[; ;pic18f248.h: 13428: unsigned nADDRESS :1;
[; ;pic18f248.h: 13429: };
[; ;pic18f248.h: 13430: struct {
[; ;pic18f248.h: 13431: unsigned :2;
[; ;pic18f248.h: 13432: unsigned nW :1;
[; ;pic18f248.h: 13433: unsigned :2;
[; ;pic18f248.h: 13434: unsigned nA :1;
[; ;pic18f248.h: 13435: };
[; ;pic18f248.h: 13436: struct {
[; ;pic18f248.h: 13437: unsigned :2;
[; ;pic18f248.h: 13438: unsigned R_W :1;
[; ;pic18f248.h: 13439: unsigned :2;
[; ;pic18f248.h: 13440: unsigned D_A :1;
[; ;pic18f248.h: 13441: };
[; ;pic18f248.h: 13442: struct {
[; ;pic18f248.h: 13443: unsigned :5;
[; ;pic18f248.h: 13444: unsigned I2C_DAT :1;
[; ;pic18f248.h: 13445: };
[; ;pic18f248.h: 13446: struct {
[; ;pic18f248.h: 13447: unsigned :2;
[; ;pic18f248.h: 13448: unsigned RW :1;
[; ;pic18f248.h: 13449: unsigned START :1;
[; ;pic18f248.h: 13450: unsigned STOP :1;
[; ;pic18f248.h: 13451: unsigned DA :1;
[; ;pic18f248.h: 13452: };
[; ;pic18f248.h: 13453: struct {
[; ;pic18f248.h: 13454: unsigned :2;
[; ;pic18f248.h: 13455: unsigned NOT_W :1;
[; ;pic18f248.h: 13456: unsigned :2;
[; ;pic18f248.h: 13457: unsigned NOT_A :1;
[; ;pic18f248.h: 13458: };
[; ;pic18f248.h: 13459: } SSPSTATbits_t;
[; ;pic18f248.h: 13460: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f248.h: 13629: extern volatile unsigned char SSPADD @ 0xFC8;
"13631
[; ;pic18f248.h: 13631: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f248.h: 13635: extern volatile unsigned char SSPBUF @ 0xFC9;
"13637
[; ;pic18f248.h: 13637: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f248.h: 13641: extern volatile unsigned char T2CON @ 0xFCA;
"13643
[; ;pic18f248.h: 13643: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f248.h: 13646: typedef union {
[; ;pic18f248.h: 13647: struct {
[; ;pic18f248.h: 13648: unsigned T2CKPS :2;
[; ;pic18f248.h: 13649: unsigned TMR2ON :1;
[; ;pic18f248.h: 13650: unsigned TOUTPS :4;
[; ;pic18f248.h: 13651: };
[; ;pic18f248.h: 13652: struct {
[; ;pic18f248.h: 13653: unsigned T2CKPS0 :1;
[; ;pic18f248.h: 13654: unsigned T2CKPS1 :1;
[; ;pic18f248.h: 13655: unsigned :1;
[; ;pic18f248.h: 13656: unsigned TOUTPS0 :1;
[; ;pic18f248.h: 13657: unsigned TOUTPS1 :1;
[; ;pic18f248.h: 13658: unsigned TOUTPS2 :1;
[; ;pic18f248.h: 13659: unsigned TOUTPS3 :1;
[; ;pic18f248.h: 13660: };
[; ;pic18f248.h: 13661: } T2CONbits_t;
[; ;pic18f248.h: 13662: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f248.h: 13711: extern volatile unsigned char PR2 @ 0xFCB;
"13713
[; ;pic18f248.h: 13713: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f248.h: 13716: extern volatile unsigned char MEMCON @ 0xFCB;
"13718
[; ;pic18f248.h: 13718: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f248.h: 13721: typedef union {
[; ;pic18f248.h: 13722: struct {
[; ;pic18f248.h: 13723: unsigned :7;
[; ;pic18f248.h: 13724: unsigned EBDIS :1;
[; ;pic18f248.h: 13725: };
[; ;pic18f248.h: 13726: struct {
[; ;pic18f248.h: 13727: unsigned :4;
[; ;pic18f248.h: 13728: unsigned WAIT0 :1;
[; ;pic18f248.h: 13729: };
[; ;pic18f248.h: 13730: struct {
[; ;pic18f248.h: 13731: unsigned :5;
[; ;pic18f248.h: 13732: unsigned WAIT1 :1;
[; ;pic18f248.h: 13733: };
[; ;pic18f248.h: 13734: struct {
[; ;pic18f248.h: 13735: unsigned WM0 :1;
[; ;pic18f248.h: 13736: };
[; ;pic18f248.h: 13737: struct {
[; ;pic18f248.h: 13738: unsigned :1;
[; ;pic18f248.h: 13739: unsigned WM1 :1;
[; ;pic18f248.h: 13740: };
[; ;pic18f248.h: 13741: } PR2bits_t;
[; ;pic18f248.h: 13742: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f248.h: 13770: typedef union {
[; ;pic18f248.h: 13771: struct {
[; ;pic18f248.h: 13772: unsigned :7;
[; ;pic18f248.h: 13773: unsigned EBDIS :1;
[; ;pic18f248.h: 13774: };
[; ;pic18f248.h: 13775: struct {
[; ;pic18f248.h: 13776: unsigned :4;
[; ;pic18f248.h: 13777: unsigned WAIT0 :1;
[; ;pic18f248.h: 13778: };
[; ;pic18f248.h: 13779: struct {
[; ;pic18f248.h: 13780: unsigned :5;
[; ;pic18f248.h: 13781: unsigned WAIT1 :1;
[; ;pic18f248.h: 13782: };
[; ;pic18f248.h: 13783: struct {
[; ;pic18f248.h: 13784: unsigned WM0 :1;
[; ;pic18f248.h: 13785: };
[; ;pic18f248.h: 13786: struct {
[; ;pic18f248.h: 13787: unsigned :1;
[; ;pic18f248.h: 13788: unsigned WM1 :1;
[; ;pic18f248.h: 13789: };
[; ;pic18f248.h: 13790: } MEMCONbits_t;
[; ;pic18f248.h: 13791: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f248.h: 13820: extern volatile unsigned char TMR2 @ 0xFCC;
"13822
[; ;pic18f248.h: 13822: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f248.h: 13826: extern volatile unsigned char T1CON @ 0xFCD;
"13828
[; ;pic18f248.h: 13828: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f248.h: 13831: typedef union {
[; ;pic18f248.h: 13832: struct {
[; ;pic18f248.h: 13833: unsigned :2;
[; ;pic18f248.h: 13834: unsigned NOT_T1SYNC :1;
[; ;pic18f248.h: 13835: };
[; ;pic18f248.h: 13836: struct {
[; ;pic18f248.h: 13837: unsigned TMR1ON :1;
[; ;pic18f248.h: 13838: unsigned TMR1CS :1;
[; ;pic18f248.h: 13839: unsigned nT1SYNC :1;
[; ;pic18f248.h: 13840: unsigned T1OSCEN :1;
[; ;pic18f248.h: 13841: unsigned T1CKPS :2;
[; ;pic18f248.h: 13842: unsigned :1;
[; ;pic18f248.h: 13843: unsigned RD16 :1;
[; ;pic18f248.h: 13844: };
[; ;pic18f248.h: 13845: struct {
[; ;pic18f248.h: 13846: unsigned :2;
[; ;pic18f248.h: 13847: unsigned T1INSYNC :1;
[; ;pic18f248.h: 13848: unsigned :1;
[; ;pic18f248.h: 13849: unsigned T1CKPS0 :1;
[; ;pic18f248.h: 13850: unsigned T1CKPS1 :1;
[; ;pic18f248.h: 13851: };
[; ;pic18f248.h: 13852: struct {
[; ;pic18f248.h: 13853: unsigned :2;
[; ;pic18f248.h: 13854: unsigned T1SYNC :1;
[; ;pic18f248.h: 13855: };
[; ;pic18f248.h: 13856: struct {
[; ;pic18f248.h: 13857: unsigned :3;
[; ;pic18f248.h: 13858: unsigned SOSCEN :1;
[; ;pic18f248.h: 13859: unsigned :3;
[; ;pic18f248.h: 13860: unsigned T1RD16 :1;
[; ;pic18f248.h: 13861: };
[; ;pic18f248.h: 13862: } T1CONbits_t;
[; ;pic18f248.h: 13863: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f248.h: 13932: extern volatile unsigned short TMR1 @ 0xFCE;
"13934
[; ;pic18f248.h: 13934: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f248.h: 13938: extern volatile unsigned char TMR1L @ 0xFCE;
"13940
[; ;pic18f248.h: 13940: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f248.h: 13944: extern volatile unsigned char TMR1H @ 0xFCF;
"13946
[; ;pic18f248.h: 13946: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f248.h: 13950: extern volatile unsigned char RCON @ 0xFD0;
"13952
[; ;pic18f248.h: 13952: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f248.h: 13955: typedef union {
[; ;pic18f248.h: 13956: struct {
[; ;pic18f248.h: 13957: unsigned NOT_BOR :1;
[; ;pic18f248.h: 13958: };
[; ;pic18f248.h: 13959: struct {
[; ;pic18f248.h: 13960: unsigned :1;
[; ;pic18f248.h: 13961: unsigned NOT_POR :1;
[; ;pic18f248.h: 13962: };
[; ;pic18f248.h: 13963: struct {
[; ;pic18f248.h: 13964: unsigned :2;
[; ;pic18f248.h: 13965: unsigned NOT_PD :1;
[; ;pic18f248.h: 13966: };
[; ;pic18f248.h: 13967: struct {
[; ;pic18f248.h: 13968: unsigned :3;
[; ;pic18f248.h: 13969: unsigned NOT_TO :1;
[; ;pic18f248.h: 13970: };
[; ;pic18f248.h: 13971: struct {
[; ;pic18f248.h: 13972: unsigned :4;
[; ;pic18f248.h: 13973: unsigned NOT_RI :1;
[; ;pic18f248.h: 13974: };
[; ;pic18f248.h: 13975: struct {
[; ;pic18f248.h: 13976: unsigned nBOR :1;
[; ;pic18f248.h: 13977: unsigned nPOR :1;
[; ;pic18f248.h: 13978: unsigned nPD :1;
[; ;pic18f248.h: 13979: unsigned nTO :1;
[; ;pic18f248.h: 13980: unsigned nRI :1;
[; ;pic18f248.h: 13981: unsigned :2;
[; ;pic18f248.h: 13982: unsigned IPEN :1;
[; ;pic18f248.h: 13983: };
[; ;pic18f248.h: 13984: struct {
[; ;pic18f248.h: 13985: unsigned :7;
[; ;pic18f248.h: 13986: unsigned NOT_IPEN :1;
[; ;pic18f248.h: 13987: };
[; ;pic18f248.h: 13988: struct {
[; ;pic18f248.h: 13989: unsigned BOR :1;
[; ;pic18f248.h: 13990: unsigned POR :1;
[; ;pic18f248.h: 13991: unsigned PD :1;
[; ;pic18f248.h: 13992: unsigned TO :1;
[; ;pic18f248.h: 13993: unsigned RI :1;
[; ;pic18f248.h: 13994: unsigned :2;
[; ;pic18f248.h: 13995: unsigned nIPEN :1;
[; ;pic18f248.h: 13996: };
[; ;pic18f248.h: 13997: } RCONbits_t;
[; ;pic18f248.h: 13998: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f248.h: 14092: extern volatile unsigned char WDTCON @ 0xFD1;
"14094
[; ;pic18f248.h: 14094: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f248.h: 14097: typedef union {
[; ;pic18f248.h: 14098: struct {
[; ;pic18f248.h: 14099: unsigned SWDTEN :1;
[; ;pic18f248.h: 14100: };
[; ;pic18f248.h: 14101: struct {
[; ;pic18f248.h: 14102: unsigned SWDTE :1;
[; ;pic18f248.h: 14103: };
[; ;pic18f248.h: 14104: } WDTCONbits_t;
[; ;pic18f248.h: 14105: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f248.h: 14119: extern volatile unsigned char LVDCON @ 0xFD2;
"14121
[; ;pic18f248.h: 14121: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f248.h: 14124: typedef union {
[; ;pic18f248.h: 14125: struct {
[; ;pic18f248.h: 14126: unsigned LVDL :4;
[; ;pic18f248.h: 14127: unsigned LVDEN :1;
[; ;pic18f248.h: 14128: unsigned IRVST :1;
[; ;pic18f248.h: 14129: };
[; ;pic18f248.h: 14130: struct {
[; ;pic18f248.h: 14131: unsigned LVDL0 :1;
[; ;pic18f248.h: 14132: unsigned LVDL1 :1;
[; ;pic18f248.h: 14133: unsigned LVDL2 :1;
[; ;pic18f248.h: 14134: unsigned LVDL3 :1;
[; ;pic18f248.h: 14135: unsigned :1;
[; ;pic18f248.h: 14136: unsigned IVRST :1;
[; ;pic18f248.h: 14137: };
[; ;pic18f248.h: 14138: } LVDCONbits_t;
[; ;pic18f248.h: 14139: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f248.h: 14183: extern volatile unsigned char OSCCON @ 0xFD3;
"14185
[; ;pic18f248.h: 14185: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f248.h: 14188: typedef union {
[; ;pic18f248.h: 14189: struct {
[; ;pic18f248.h: 14190: unsigned SCS :1;
[; ;pic18f248.h: 14191: };
[; ;pic18f248.h: 14192: } OSCCONbits_t;
[; ;pic18f248.h: 14193: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f248.h: 14202: extern volatile unsigned char T0CON @ 0xFD5;
"14204
[; ;pic18f248.h: 14204: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f248.h: 14207: typedef union {
[; ;pic18f248.h: 14208: struct {
[; ;pic18f248.h: 14209: unsigned T0PS :3;
[; ;pic18f248.h: 14210: unsigned PSA :1;
[; ;pic18f248.h: 14211: unsigned T0SE :1;
[; ;pic18f248.h: 14212: unsigned T0CS :1;
[; ;pic18f248.h: 14213: unsigned T08BIT :1;
[; ;pic18f248.h: 14214: unsigned TMR0ON :1;
[; ;pic18f248.h: 14215: };
[; ;pic18f248.h: 14216: struct {
[; ;pic18f248.h: 14217: unsigned T0PS0 :1;
[; ;pic18f248.h: 14218: unsigned T0PS1 :1;
[; ;pic18f248.h: 14219: unsigned T0PS2 :1;
[; ;pic18f248.h: 14220: };
[; ;pic18f248.h: 14221: } T0CONbits_t;
[; ;pic18f248.h: 14222: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f248.h: 14271: extern volatile unsigned short TMR0 @ 0xFD6;
"14273
[; ;pic18f248.h: 14273: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f248.h: 14277: extern volatile unsigned char TMR0L @ 0xFD6;
"14279
[; ;pic18f248.h: 14279: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f248.h: 14283: extern volatile unsigned char TMR0H @ 0xFD7;
"14285
[; ;pic18f248.h: 14285: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f248.h: 14289: extern volatile unsigned char STATUS @ 0xFD8;
"14291
[; ;pic18f248.h: 14291: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f248.h: 14294: typedef union {
[; ;pic18f248.h: 14295: struct {
[; ;pic18f248.h: 14296: unsigned C :1;
[; ;pic18f248.h: 14297: unsigned DC :1;
[; ;pic18f248.h: 14298: unsigned Z :1;
[; ;pic18f248.h: 14299: unsigned OV :1;
[; ;pic18f248.h: 14300: unsigned N :1;
[; ;pic18f248.h: 14301: };
[; ;pic18f248.h: 14302: struct {
[; ;pic18f248.h: 14303: unsigned CARRY :1;
[; ;pic18f248.h: 14304: unsigned :1;
[; ;pic18f248.h: 14305: unsigned ZERO :1;
[; ;pic18f248.h: 14306: unsigned OVERFLOW :1;
[; ;pic18f248.h: 14307: unsigned NEGATIVE :1;
[; ;pic18f248.h: 14308: };
[; ;pic18f248.h: 14309: } STATUSbits_t;
[; ;pic18f248.h: 14310: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f248.h: 14359: extern volatile unsigned short FSR2 @ 0xFD9;
"14361
[; ;pic18f248.h: 14361: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f248.h: 14365: extern volatile unsigned char FSR2L @ 0xFD9;
"14367
[; ;pic18f248.h: 14367: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f248.h: 14371: extern volatile unsigned char FSR2H @ 0xFDA;
"14373
[; ;pic18f248.h: 14373: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f248.h: 14377: extern volatile unsigned char PLUSW2 @ 0xFDB;
"14379
[; ;pic18f248.h: 14379: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f248.h: 14383: extern volatile unsigned char PREINC2 @ 0xFDC;
"14385
[; ;pic18f248.h: 14385: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f248.h: 14389: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"14391
[; ;pic18f248.h: 14391: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f248.h: 14395: extern volatile unsigned char POSTINC2 @ 0xFDE;
"14397
[; ;pic18f248.h: 14397: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f248.h: 14401: extern volatile unsigned char INDF2 @ 0xFDF;
"14403
[; ;pic18f248.h: 14403: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f248.h: 14407: extern volatile unsigned char BSR @ 0xFE0;
"14409
[; ;pic18f248.h: 14409: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f248.h: 14413: extern volatile unsigned short FSR1 @ 0xFE1;
"14415
[; ;pic18f248.h: 14415: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f248.h: 14419: extern volatile unsigned char FSR1L @ 0xFE1;
"14421
[; ;pic18f248.h: 14421: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f248.h: 14425: extern volatile unsigned char FSR1H @ 0xFE2;
"14427
[; ;pic18f248.h: 14427: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f248.h: 14431: extern volatile unsigned char PLUSW1 @ 0xFE3;
"14433
[; ;pic18f248.h: 14433: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f248.h: 14437: extern volatile unsigned char PREINC1 @ 0xFE4;
"14439
[; ;pic18f248.h: 14439: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f248.h: 14443: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"14445
[; ;pic18f248.h: 14445: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f248.h: 14449: extern volatile unsigned char POSTINC1 @ 0xFE6;
"14451
[; ;pic18f248.h: 14451: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f248.h: 14455: extern volatile unsigned char INDF1 @ 0xFE7;
"14457
[; ;pic18f248.h: 14457: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f248.h: 14461: extern volatile unsigned char WREG @ 0xFE8;
"14463
[; ;pic18f248.h: 14463: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f248.h: 14472: extern volatile unsigned short FSR0 @ 0xFE9;
"14474
[; ;pic18f248.h: 14474: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f248.h: 14478: extern volatile unsigned char FSR0L @ 0xFE9;
"14480
[; ;pic18f248.h: 14480: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f248.h: 14484: extern volatile unsigned char FSR0H @ 0xFEA;
"14486
[; ;pic18f248.h: 14486: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f248.h: 14490: extern volatile unsigned char PLUSW0 @ 0xFEB;
"14492
[; ;pic18f248.h: 14492: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f248.h: 14496: extern volatile unsigned char PREINC0 @ 0xFEC;
"14498
[; ;pic18f248.h: 14498: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f248.h: 14502: extern volatile unsigned char POSTDEC0 @ 0xFED;
"14504
[; ;pic18f248.h: 14504: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f248.h: 14508: extern volatile unsigned char POSTINC0 @ 0xFEE;
"14510
[; ;pic18f248.h: 14510: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f248.h: 14514: extern volatile unsigned char INDF0 @ 0xFEF;
"14516
[; ;pic18f248.h: 14516: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f248.h: 14520: extern volatile unsigned char INTCON3 @ 0xFF0;
"14522
[; ;pic18f248.h: 14522: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f248.h: 14525: typedef union {
[; ;pic18f248.h: 14526: struct {
[; ;pic18f248.h: 14527: unsigned INT1IF :1;
[; ;pic18f248.h: 14528: unsigned INT2IF :1;
[; ;pic18f248.h: 14529: unsigned :1;
[; ;pic18f248.h: 14530: unsigned INT1IE :1;
[; ;pic18f248.h: 14531: unsigned INT2IE :1;
[; ;pic18f248.h: 14532: unsigned :1;
[; ;pic18f248.h: 14533: unsigned INT1IP :1;
[; ;pic18f248.h: 14534: unsigned INT2IP :1;
[; ;pic18f248.h: 14535: };
[; ;pic18f248.h: 14536: struct {
[; ;pic18f248.h: 14537: unsigned INT1F :1;
[; ;pic18f248.h: 14538: unsigned INT2F :1;
[; ;pic18f248.h: 14539: unsigned :1;
[; ;pic18f248.h: 14540: unsigned INT1E :1;
[; ;pic18f248.h: 14541: unsigned INT2E :1;
[; ;pic18f248.h: 14542: unsigned :1;
[; ;pic18f248.h: 14543: unsigned INT1P :1;
[; ;pic18f248.h: 14544: unsigned INT2P :1;
[; ;pic18f248.h: 14545: };
[; ;pic18f248.h: 14546: } INTCON3bits_t;
[; ;pic18f248.h: 14547: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f248.h: 14611: extern volatile unsigned char INTCON2 @ 0xFF1;
"14613
[; ;pic18f248.h: 14613: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f248.h: 14616: typedef union {
[; ;pic18f248.h: 14617: struct {
[; ;pic18f248.h: 14618: unsigned :7;
[; ;pic18f248.h: 14619: unsigned NOT_RBPU :1;
[; ;pic18f248.h: 14620: };
[; ;pic18f248.h: 14621: struct {
[; ;pic18f248.h: 14622: unsigned RBIP :1;
[; ;pic18f248.h: 14623: unsigned :1;
[; ;pic18f248.h: 14624: unsigned TMR0IP :1;
[; ;pic18f248.h: 14625: unsigned :1;
[; ;pic18f248.h: 14626: unsigned INTEDG2 :1;
[; ;pic18f248.h: 14627: unsigned INTEDG1 :1;
[; ;pic18f248.h: 14628: unsigned INTEDG0 :1;
[; ;pic18f248.h: 14629: unsigned nRBPU :1;
[; ;pic18f248.h: 14630: };
[; ;pic18f248.h: 14631: struct {
[; ;pic18f248.h: 14632: unsigned :2;
[; ;pic18f248.h: 14633: unsigned T0IP :1;
[; ;pic18f248.h: 14634: unsigned :4;
[; ;pic18f248.h: 14635: unsigned RBPU :1;
[; ;pic18f248.h: 14636: };
[; ;pic18f248.h: 14637: } INTCON2bits_t;
[; ;pic18f248.h: 14638: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f248.h: 14687: extern volatile unsigned char INTCON @ 0xFF2;
"14689
[; ;pic18f248.h: 14689: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f248.h: 14692: extern volatile unsigned char INTCON1 @ 0xFF2;
"14694
[; ;pic18f248.h: 14694: asm("INTCON1 equ 0FF2h");
[; <" INTCON1 equ 0FF2h ;# ">
[; ;pic18f248.h: 14697: typedef union {
[; ;pic18f248.h: 14698: struct {
[; ;pic18f248.h: 14699: unsigned RBIF :1;
[; ;pic18f248.h: 14700: unsigned INT0IF :1;
[; ;pic18f248.h: 14701: unsigned TMR0IF :1;
[; ;pic18f248.h: 14702: unsigned RBIE :1;
[; ;pic18f248.h: 14703: unsigned INT0IE :1;
[; ;pic18f248.h: 14704: unsigned TMR0IE :1;
[; ;pic18f248.h: 14705: unsigned PEIE_GIEL :1;
[; ;pic18f248.h: 14706: unsigned GIE_GIEH :1;
[; ;pic18f248.h: 14707: };
[; ;pic18f248.h: 14708: struct {
[; ;pic18f248.h: 14709: unsigned :1;
[; ;pic18f248.h: 14710: unsigned INT0F :1;
[; ;pic18f248.h: 14711: unsigned T0IF :1;
[; ;pic18f248.h: 14712: unsigned :1;
[; ;pic18f248.h: 14713: unsigned INT0E :1;
[; ;pic18f248.h: 14714: unsigned T0IE :1;
[; ;pic18f248.h: 14715: unsigned PEIE :1;
[; ;pic18f248.h: 14716: unsigned GIE :1;
[; ;pic18f248.h: 14717: };
[; ;pic18f248.h: 14718: struct {
[; ;pic18f248.h: 14719: unsigned :6;
[; ;pic18f248.h: 14720: unsigned GIEL :1;
[; ;pic18f248.h: 14721: unsigned GIEH :1;
[; ;pic18f248.h: 14722: };
[; ;pic18f248.h: 14723: } INTCONbits_t;
[; ;pic18f248.h: 14724: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f248.h: 14807: typedef union {
[; ;pic18f248.h: 14808: struct {
[; ;pic18f248.h: 14809: unsigned RBIF :1;
[; ;pic18f248.h: 14810: unsigned INT0IF :1;
[; ;pic18f248.h: 14811: unsigned TMR0IF :1;
[; ;pic18f248.h: 14812: unsigned RBIE :1;
[; ;pic18f248.h: 14813: unsigned INT0IE :1;
[; ;pic18f248.h: 14814: unsigned TMR0IE :1;
[; ;pic18f248.h: 14815: unsigned PEIE_GIEL :1;
[; ;pic18f248.h: 14816: unsigned GIE_GIEH :1;
[; ;pic18f248.h: 14817: };
[; ;pic18f248.h: 14818: struct {
[; ;pic18f248.h: 14819: unsigned :1;
[; ;pic18f248.h: 14820: unsigned INT0F :1;
[; ;pic18f248.h: 14821: unsigned T0IF :1;
[; ;pic18f248.h: 14822: unsigned :1;
[; ;pic18f248.h: 14823: unsigned INT0E :1;
[; ;pic18f248.h: 14824: unsigned T0IE :1;
[; ;pic18f248.h: 14825: unsigned PEIE :1;
[; ;pic18f248.h: 14826: unsigned GIE :1;
[; ;pic18f248.h: 14827: };
[; ;pic18f248.h: 14828: struct {
[; ;pic18f248.h: 14829: unsigned :6;
[; ;pic18f248.h: 14830: unsigned GIEL :1;
[; ;pic18f248.h: 14831: unsigned GIEH :1;
[; ;pic18f248.h: 14832: };
[; ;pic18f248.h: 14833: } INTCON1bits_t;
[; ;pic18f248.h: 14834: extern volatile INTCON1bits_t INTCON1bits @ 0xFF2;
[; ;pic18f248.h: 14918: extern volatile unsigned short PROD @ 0xFF3;
"14920
[; ;pic18f248.h: 14920: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f248.h: 14924: extern volatile unsigned char PRODL @ 0xFF3;
"14926
[; ;pic18f248.h: 14926: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f248.h: 14930: extern volatile unsigned char PRODH @ 0xFF4;
"14932
[; ;pic18f248.h: 14932: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f248.h: 14936: extern volatile unsigned char TABLAT @ 0xFF5;
"14938
[; ;pic18f248.h: 14938: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f248.h: 14943: extern volatile unsigned short long TBLPTR @ 0xFF6;
"14946
[; ;pic18f248.h: 14946: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f248.h: 14950: extern volatile unsigned char TBLPTRL @ 0xFF6;
"14952
[; ;pic18f248.h: 14952: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f248.h: 14956: extern volatile unsigned char TBLPTRH @ 0xFF7;
"14958
[; ;pic18f248.h: 14958: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f248.h: 14962: extern volatile unsigned char TBLPTRU @ 0xFF8;
"14964
[; ;pic18f248.h: 14964: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f248.h: 14969: extern volatile unsigned short long PCLAT @ 0xFF9;
"14972
[; ;pic18f248.h: 14972: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f248.h: 14976: extern volatile unsigned short long PC @ 0xFF9;
"14979
[; ;pic18f248.h: 14979: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f248.h: 14983: extern volatile unsigned char PCL @ 0xFF9;
"14985
[; ;pic18f248.h: 14985: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f248.h: 14989: extern volatile unsigned char PCLATH @ 0xFFA;
"14991
[; ;pic18f248.h: 14991: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f248.h: 14995: extern volatile unsigned char PCLATU @ 0xFFB;
"14997
[; ;pic18f248.h: 14997: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f248.h: 15001: extern volatile unsigned char STKPTR @ 0xFFC;
"15003
[; ;pic18f248.h: 15003: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f248.h: 15006: typedef union {
[; ;pic18f248.h: 15007: struct {
[; ;pic18f248.h: 15008: unsigned STKPTR :5;
[; ;pic18f248.h: 15009: unsigned :1;
[; ;pic18f248.h: 15010: unsigned STKUNF :1;
[; ;pic18f248.h: 15011: unsigned STKFUL :1;
[; ;pic18f248.h: 15012: };
[; ;pic18f248.h: 15013: struct {
[; ;pic18f248.h: 15014: unsigned STKPTR0 :1;
[; ;pic18f248.h: 15015: unsigned STKPTR1 :1;
[; ;pic18f248.h: 15016: unsigned STKPTR2 :1;
[; ;pic18f248.h: 15017: unsigned STKPTR3 :1;
[; ;pic18f248.h: 15018: unsigned STKPTR4 :1;
[; ;pic18f248.h: 15019: unsigned :2;
[; ;pic18f248.h: 15020: unsigned STKOVF :1;
[; ;pic18f248.h: 15021: };
[; ;pic18f248.h: 15022: struct {
[; ;pic18f248.h: 15023: unsigned SP0 :1;
[; ;pic18f248.h: 15024: unsigned SP1 :1;
[; ;pic18f248.h: 15025: unsigned SP2 :1;
[; ;pic18f248.h: 15026: unsigned SP3 :1;
[; ;pic18f248.h: 15027: unsigned SP4 :1;
[; ;pic18f248.h: 15028: };
[; ;pic18f248.h: 15029: } STKPTRbits_t;
[; ;pic18f248.h: 15030: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f248.h: 15105: extern volatile unsigned short long TOS @ 0xFFD;
"15108
[; ;pic18f248.h: 15108: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f248.h: 15112: extern volatile unsigned char TOSL @ 0xFFD;
"15114
[; ;pic18f248.h: 15114: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f248.h: 15118: extern volatile unsigned char TOSH @ 0xFFE;
"15120
[; ;pic18f248.h: 15120: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f248.h: 15124: extern volatile unsigned char TOSU @ 0xFFF;
"15126
[; ;pic18f248.h: 15126: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f248.h: 15136: extern volatile __bit ABAT @ (((unsigned) &CANCON)*8) + 4;
[; ;pic18f248.h: 15138: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f248.h: 15140: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f248.h: 15142: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f248.h: 15144: extern volatile __bit ADCAL @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f248.h: 15146: extern volatile __bit ADCS0 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f248.h: 15148: extern volatile __bit ADCS1 @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f248.h: 15150: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f248.h: 15152: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f248.h: 15154: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f248.h: 15156: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f248.h: 15158: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f248.h: 15160: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f248.h: 15162: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f248.h: 15164: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f248.h: 15166: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f248.h: 15168: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f248.h: 15170: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f248.h: 15172: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f248.h: 15174: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f248.h: 15176: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f248.h: 15178: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f248.h: 15180: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f248.h: 15182: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f248.h: 15184: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f248.h: 15186: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f248.h: 15188: extern volatile __bit BRP0 @ (((unsigned) &BRGCON1)*8) + 0;
[; ;pic18f248.h: 15190: extern volatile __bit BRP1 @ (((unsigned) &BRGCON1)*8) + 1;
[; ;pic18f248.h: 15192: extern volatile __bit BRP2 @ (((unsigned) &BRGCON1)*8) + 2;
[; ;pic18f248.h: 15194: extern volatile __bit BRP3 @ (((unsigned) &BRGCON1)*8) + 3;
[; ;pic18f248.h: 15196: extern volatile __bit BRP4 @ (((unsigned) &BRGCON1)*8) + 4;
[; ;pic18f248.h: 15198: extern volatile __bit BRP5 @ (((unsigned) &BRGCON1)*8) + 5;
[; ;pic18f248.h: 15200: extern volatile __bit CANCAP @ (((unsigned) &CIOCON)*8) + 4;
[; ;pic18f248.h: 15202: extern volatile __bit CANRX @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f248.h: 15204: extern volatile __bit CANTX @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f248.h: 15206: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f248.h: 15208: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f248.h: 15210: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f248.h: 15212: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f248.h: 15214: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f248.h: 15216: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f248.h: 15218: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f248.h: 15220: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f248.h: 15222: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f248.h: 15224: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f248.h: 15226: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f248.h: 15228: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f248.h: 15230: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f248.h: 15232: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f248.h: 15234: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f248.h: 15236: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f248.h: 15238: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f248.h: 15240: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f248.h: 15242: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f248.h: 15244: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f248.h: 15246: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f248.h: 15248: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f248.h: 15250: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f248.h: 15252: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f248.h: 15254: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f248.h: 15256: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f248.h: 15258: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f248.h: 15260: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f248.h: 15262: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f248.h: 15264: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f248.h: 15266: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f248.h: 15268: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f248.h: 15270: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f248.h: 15272: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f248.h: 15274: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f248.h: 15276: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f248.h: 15278: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f248.h: 15280: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f248.h: 15282: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f248.h: 15284: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f248.h: 15286: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f248.h: 15288: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f248.h: 15290: extern volatile __bit EICODE1 @ (((unsigned) &CANSTAT)*8) + 1;
[; ;pic18f248.h: 15292: extern volatile __bit EICODE2 @ (((unsigned) &CANSTAT)*8) + 2;
[; ;pic18f248.h: 15294: extern volatile __bit EICODE3 @ (((unsigned) &CANSTAT)*8) + 3;
[; ;pic18f248.h: 15296: extern volatile __bit ENDRHI @ (((unsigned) &CIOCON)*8) + 5;
[; ;pic18f248.h: 15298: extern volatile __bit ERRIE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f248.h: 15300: extern volatile __bit ERRIF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f248.h: 15302: extern volatile __bit ERRIP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f248.h: 15304: extern volatile __bit EWARN @ (((unsigned) &COMSTAT)*8) + 0;
[; ;pic18f248.h: 15306: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f248.h: 15308: extern volatile __bit FIFOEMPTY @ (((unsigned) &COMSTAT)*8) + 7;
[; ;pic18f248.h: 15310: extern volatile __bit FILHIT1 @ (((unsigned) &RXB1CON)*8) + 1;
[; ;pic18f248.h: 15312: extern volatile __bit FILHIT2 @ (((unsigned) &RXB1CON)*8) + 2;
[; ;pic18f248.h: 15314: extern volatile __bit FP1 @ (((unsigned) &CANCON)*8) + 1;
[; ;pic18f248.h: 15316: extern volatile __bit FP2 @ (((unsigned) &CANCON)*8) + 2;
[; ;pic18f248.h: 15318: extern volatile __bit FP3 @ (((unsigned) &CANCON)*8) + 3;
[; ;pic18f248.h: 15320: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f248.h: 15322: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f248.h: 15324: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f248.h: 15326: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f248.h: 15328: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f248.h: 15330: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f248.h: 15332: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f248.h: 15334: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f248.h: 15336: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f248.h: 15338: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f248.h: 15340: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f248.h: 15342: extern volatile __bit I2C_DAT @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f248.h: 15344: extern volatile __bit I2C_DATA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f248.h: 15346: extern volatile __bit I2C_READ @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f248.h: 15348: extern volatile __bit I2C_START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f248.h: 15350: extern volatile __bit I2C_STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f248.h: 15352: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f248.h: 15354: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f248.h: 15356: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f248.h: 15358: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f248.h: 15360: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f248.h: 15362: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f248.h: 15364: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f248.h: 15366: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f248.h: 15368: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f248.h: 15370: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f248.h: 15372: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f248.h: 15374: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f248.h: 15376: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f248.h: 15378: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f248.h: 15380: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f248.h: 15382: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f248.h: 15384: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f248.h: 15386: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f248.h: 15388: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f248.h: 15390: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f248.h: 15392: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f248.h: 15394: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f248.h: 15396: extern volatile __bit IRVST @ (((unsigned) &LVDCON)*8) + 5;
[; ;pic18f248.h: 15398: extern volatile __bit IRXIE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f248.h: 15400: extern volatile __bit IRXIF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f248.h: 15402: extern volatile __bit IRXIP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f248.h: 15404: extern volatile __bit IVRE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f248.h: 15406: extern volatile __bit IVRF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f248.h: 15408: extern volatile __bit IVRP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f248.h: 15410: extern volatile __bit IVRST @ (((unsigned) &LVDCON)*8) + 5;
[; ;pic18f248.h: 15412: extern volatile __bit JTOFF @ (((unsigned) &RXB0CON)*8) + 1;
[; ;pic18f248.h: 15414: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f248.h: 15416: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f248.h: 15418: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f248.h: 15420: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f248.h: 15422: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f248.h: 15424: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f248.h: 15426: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f248.h: 15428: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f248.h: 15430: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f248.h: 15432: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f248.h: 15434: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f248.h: 15436: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f248.h: 15438: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f248.h: 15440: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f248.h: 15442: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f248.h: 15444: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f248.h: 15446: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f248.h: 15448: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f248.h: 15450: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f248.h: 15452: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f248.h: 15454: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f248.h: 15456: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f248.h: 15458: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f248.h: 15460: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f248.h: 15462: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f248.h: 15464: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f248.h: 15466: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f248.h: 15468: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f248.h: 15470: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f248.h: 15472: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f248.h: 15474: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f248.h: 15476: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f248.h: 15478: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f248.h: 15480: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f248.h: 15482: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f248.h: 15484: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f248.h: 15486: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f248.h: 15488: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f248.h: 15490: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f248.h: 15492: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f248.h: 15494: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f248.h: 15496: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f248.h: 15498: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f248.h: 15500: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f248.h: 15502: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f248.h: 15504: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f248.h: 15506: extern volatile __bit LVDEN @ (((unsigned) &LVDCON)*8) + 4;
[; ;pic18f248.h: 15508: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f248.h: 15510: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f248.h: 15512: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f248.h: 15514: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f248.h: 15516: extern volatile __bit LVDL0 @ (((unsigned) &LVDCON)*8) + 0;
[; ;pic18f248.h: 15518: extern volatile __bit LVDL1 @ (((unsigned) &LVDCON)*8) + 1;
[; ;pic18f248.h: 15520: extern volatile __bit LVDL2 @ (((unsigned) &LVDCON)*8) + 2;
[; ;pic18f248.h: 15522: extern volatile __bit LVDL3 @ (((unsigned) &LVDCON)*8) + 3;
[; ;pic18f248.h: 15524: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f248.h: 15526: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f248.h: 15528: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f248.h: 15530: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f248.h: 15532: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f248.h: 15534: extern volatile __bit NOT_IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f248.h: 15536: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f248.h: 15538: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f248.h: 15540: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f248.h: 15542: extern volatile __bit NOT_RC8 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f248.h: 15544: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f248.h: 15546: extern volatile __bit NOT_SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f248.h: 15548: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f248.h: 15550: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f248.h: 15552: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f248.h: 15554: extern volatile __bit NOT_TX8 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f248.h: 15556: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f248.h: 15558: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f248.h: 15560: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f248.h: 15562: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f248.h: 15564: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f248.h: 15566: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f248.h: 15568: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f248.h: 15570: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f248.h: 15572: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f248.h: 15574: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f248.h: 15576: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f248.h: 15578: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f248.h: 15580: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f248.h: 15582: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f248.h: 15584: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f248.h: 15586: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f248.h: 15588: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f248.h: 15590: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f248.h: 15592: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f248.h: 15594: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f248.h: 15596: extern volatile __bit PRSEG0 @ (((unsigned) &BRGCON2)*8) + 0;
[; ;pic18f248.h: 15598: extern volatile __bit PRSEG1 @ (((unsigned) &BRGCON2)*8) + 1;
[; ;pic18f248.h: 15600: extern volatile __bit PRSEG2 @ (((unsigned) &BRGCON2)*8) + 2;
[; ;pic18f248.h: 15602: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f248.h: 15604: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f248.h: 15606: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f248.h: 15608: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f248.h: 15610: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f248.h: 15612: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f248.h: 15614: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f248.h: 15616: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f248.h: 15618: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f248.h: 15620: extern volatile __bit RB0D00 @ (((unsigned) &RXB0D0)*8) + 0;
[; ;pic18f248.h: 15622: extern volatile __bit RB0D01 @ (((unsigned) &RXB0D0)*8) + 1;
[; ;pic18f248.h: 15624: extern volatile __bit RB0D02 @ (((unsigned) &RXB0D0)*8) + 2;
[; ;pic18f248.h: 15626: extern volatile __bit RB0D03 @ (((unsigned) &RXB0D0)*8) + 3;
[; ;pic18f248.h: 15628: extern volatile __bit RB0D04 @ (((unsigned) &RXB0D0)*8) + 4;
[; ;pic18f248.h: 15630: extern volatile __bit RB0D05 @ (((unsigned) &RXB0D0)*8) + 5;
[; ;pic18f248.h: 15632: extern volatile __bit RB0D06 @ (((unsigned) &RXB0D0)*8) + 6;
[; ;pic18f248.h: 15634: extern volatile __bit RB0D07 @ (((unsigned) &RXB0D0)*8) + 7;
[; ;pic18f248.h: 15636: extern volatile __bit RB0D10 @ (((unsigned) &RXB0D1)*8) + 0;
[; ;pic18f248.h: 15638: extern volatile __bit RB0D11 @ (((unsigned) &RXB0D1)*8) + 1;
[; ;pic18f248.h: 15640: extern volatile __bit RB0D12 @ (((unsigned) &RXB0D1)*8) + 2;
[; ;pic18f248.h: 15642: extern volatile __bit RB0D13 @ (((unsigned) &RXB0D1)*8) + 3;
[; ;pic18f248.h: 15644: extern volatile __bit RB0D14 @ (((unsigned) &RXB0D1)*8) + 4;
[; ;pic18f248.h: 15646: extern volatile __bit RB0D15 @ (((unsigned) &RXB0D1)*8) + 5;
[; ;pic18f248.h: 15648: extern volatile __bit RB0D16 @ (((unsigned) &RXB0D1)*8) + 6;
[; ;pic18f248.h: 15650: extern volatile __bit RB0D17 @ (((unsigned) &RXB0D1)*8) + 7;
[; ;pic18f248.h: 15652: extern volatile __bit RB0D20 @ (((unsigned) &RXB0D2)*8) + 0;
[; ;pic18f248.h: 15654: extern volatile __bit RB0D21 @ (((unsigned) &RXB0D2)*8) + 1;
[; ;pic18f248.h: 15656: extern volatile __bit RB0D22 @ (((unsigned) &RXB0D2)*8) + 2;
[; ;pic18f248.h: 15658: extern volatile __bit RB0D23 @ (((unsigned) &RXB0D2)*8) + 3;
[; ;pic18f248.h: 15660: extern volatile __bit RB0D24 @ (((unsigned) &RXB0D2)*8) + 4;
[; ;pic18f248.h: 15662: extern volatile __bit RB0D25 @ (((unsigned) &RXB0D2)*8) + 5;
[; ;pic18f248.h: 15664: extern volatile __bit RB0D26 @ (((unsigned) &RXB0D2)*8) + 6;
[; ;pic18f248.h: 15666: extern volatile __bit RB0D27 @ (((unsigned) &RXB0D2)*8) + 7;
[; ;pic18f248.h: 15668: extern volatile __bit RB0D30 @ (((unsigned) &RXB0D3)*8) + 0;
[; ;pic18f248.h: 15670: extern volatile __bit RB0D31 @ (((unsigned) &RXB0D3)*8) + 1;
[; ;pic18f248.h: 15672: extern volatile __bit RB0D32 @ (((unsigned) &RXB0D3)*8) + 2;
[; ;pic18f248.h: 15674: extern volatile __bit RB0D33 @ (((unsigned) &RXB0D3)*8) + 3;
[; ;pic18f248.h: 15676: extern volatile __bit RB0D34 @ (((unsigned) &RXB0D3)*8) + 4;
[; ;pic18f248.h: 15678: extern volatile __bit RB0D35 @ (((unsigned) &RXB0D3)*8) + 5;
[; ;pic18f248.h: 15680: extern volatile __bit RB0D36 @ (((unsigned) &RXB0D3)*8) + 6;
[; ;pic18f248.h: 15682: extern volatile __bit RB0D37 @ (((unsigned) &RXB0D3)*8) + 7;
[; ;pic18f248.h: 15684: extern volatile __bit RB0D40 @ (((unsigned) &RXB0D4)*8) + 0;
[; ;pic18f248.h: 15686: extern volatile __bit RB0D41 @ (((unsigned) &RXB0D4)*8) + 1;
[; ;pic18f248.h: 15688: extern volatile __bit RB0D42 @ (((unsigned) &RXB0D4)*8) + 2;
[; ;pic18f248.h: 15690: extern volatile __bit RB0D43 @ (((unsigned) &RXB0D4)*8) + 3;
[; ;pic18f248.h: 15692: extern volatile __bit RB0D44 @ (((unsigned) &RXB0D4)*8) + 4;
[; ;pic18f248.h: 15694: extern volatile __bit RB0D45 @ (((unsigned) &RXB0D4)*8) + 5;
[; ;pic18f248.h: 15696: extern volatile __bit RB0D46 @ (((unsigned) &RXB0D4)*8) + 6;
[; ;pic18f248.h: 15698: extern volatile __bit RB0D47 @ (((unsigned) &RXB0D4)*8) + 7;
[; ;pic18f248.h: 15700: extern volatile __bit RB0D50 @ (((unsigned) &RXB0D5)*8) + 0;
[; ;pic18f248.h: 15702: extern volatile __bit RB0D51 @ (((unsigned) &RXB0D5)*8) + 1;
[; ;pic18f248.h: 15704: extern volatile __bit RB0D52 @ (((unsigned) &RXB0D5)*8) + 2;
[; ;pic18f248.h: 15706: extern volatile __bit RB0D53 @ (((unsigned) &RXB0D5)*8) + 3;
[; ;pic18f248.h: 15708: extern volatile __bit RB0D54 @ (((unsigned) &RXB0D5)*8) + 4;
[; ;pic18f248.h: 15710: extern volatile __bit RB0D55 @ (((unsigned) &RXB0D5)*8) + 5;
[; ;pic18f248.h: 15712: extern volatile __bit RB0D56 @ (((unsigned) &RXB0D5)*8) + 6;
[; ;pic18f248.h: 15714: extern volatile __bit RB0D57 @ (((unsigned) &RXB0D5)*8) + 7;
[; ;pic18f248.h: 15716: extern volatile __bit RB0D60 @ (((unsigned) &RXB0D6)*8) + 0;
[; ;pic18f248.h: 15718: extern volatile __bit RB0D61 @ (((unsigned) &RXB0D6)*8) + 1;
[; ;pic18f248.h: 15720: extern volatile __bit RB0D62 @ (((unsigned) &RXB0D6)*8) + 2;
[; ;pic18f248.h: 15722: extern volatile __bit RB0D63 @ (((unsigned) &RXB0D6)*8) + 3;
[; ;pic18f248.h: 15724: extern volatile __bit RB0D64 @ (((unsigned) &RXB0D6)*8) + 4;
[; ;pic18f248.h: 15726: extern volatile __bit RB0D65 @ (((unsigned) &RXB0D6)*8) + 5;
[; ;pic18f248.h: 15728: extern volatile __bit RB0D66 @ (((unsigned) &RXB0D6)*8) + 6;
[; ;pic18f248.h: 15730: extern volatile __bit RB0D67 @ (((unsigned) &RXB0D6)*8) + 7;
[; ;pic18f248.h: 15732: extern volatile __bit RB0D70 @ (((unsigned) &RXB0D7)*8) + 0;
[; ;pic18f248.h: 15734: extern volatile __bit RB0D71 @ (((unsigned) &RXB0D7)*8) + 1;
[; ;pic18f248.h: 15736: extern volatile __bit RB0D72 @ (((unsigned) &RXB0D7)*8) + 2;
[; ;pic18f248.h: 15738: extern volatile __bit RB0D73 @ (((unsigned) &RXB0D7)*8) + 3;
[; ;pic18f248.h: 15740: extern volatile __bit RB0D74 @ (((unsigned) &RXB0D7)*8) + 4;
[; ;pic18f248.h: 15742: extern volatile __bit RB0D75 @ (((unsigned) &RXB0D7)*8) + 5;
[; ;pic18f248.h: 15744: extern volatile __bit RB0D76 @ (((unsigned) &RXB0D7)*8) + 6;
[; ;pic18f248.h: 15746: extern volatile __bit RB0D77 @ (((unsigned) &RXB0D7)*8) + 7;
[; ;pic18f248.h: 15748: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f248.h: 15750: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f248.h: 15752: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f248.h: 15754: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f248.h: 15756: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f248.h: 15758: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f248.h: 15760: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f248.h: 15762: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f248.h: 15764: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f248.h: 15766: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f248.h: 15768: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f248.h: 15770: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f248.h: 15772: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f248.h: 15774: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f248.h: 15776: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f248.h: 15778: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f248.h: 15780: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f248.h: 15782: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f248.h: 15784: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f248.h: 15786: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f248.h: 15788: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f248.h: 15790: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f248.h: 15792: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f248.h: 15794: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f248.h: 15796: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f248.h: 15798: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f248.h: 15800: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f248.h: 15802: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f248.h: 15804: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f248.h: 15806: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f248.h: 15808: extern volatile __bit __attribute__((__deprecated__)) RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f248.h: 15810: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f248.h: 15812: extern volatile __bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f248.h: 15814: extern volatile __bit REC0 @ (((unsigned) &RXERRCNT)*8) + 0;
[; ;pic18f248.h: 15816: extern volatile __bit REC1 @ (((unsigned) &RXERRCNT)*8) + 1;
[; ;pic18f248.h: 15818: extern volatile __bit REC2 @ (((unsigned) &RXERRCNT)*8) + 2;
[; ;pic18f248.h: 15820: extern volatile __bit REC3 @ (((unsigned) &RXERRCNT)*8) + 3;
[; ;pic18f248.h: 15822: extern volatile __bit REC4 @ (((unsigned) &RXERRCNT)*8) + 4;
[; ;pic18f248.h: 15824: extern volatile __bit REC5 @ (((unsigned) &RXERRCNT)*8) + 5;
[; ;pic18f248.h: 15826: extern volatile __bit REC6 @ (((unsigned) &RXERRCNT)*8) + 6;
[; ;pic18f248.h: 15828: extern volatile __bit REC7 @ (((unsigned) &RXERRCNT)*8) + 7;
[; ;pic18f248.h: 15830: extern volatile __bit REQOP0 @ (((unsigned) &CANCON)*8) + 5;
[; ;pic18f248.h: 15832: extern volatile __bit REQOP1 @ (((unsigned) &CANCON)*8) + 6;
[; ;pic18f248.h: 15834: extern volatile __bit REQOP2 @ (((unsigned) &CANCON)*8) + 7;
[; ;pic18f248.h: 15836: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f248.h: 15838: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f248.h: 15840: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f248.h: 15842: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f248.h: 15844: extern volatile __bit RX0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f248.h: 15846: extern volatile __bit RX0IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f248.h: 15848: extern volatile __bit RX1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f248.h: 15850: extern volatile __bit RX1IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f248.h: 15852: extern volatile __bit RX1OVFL @ (((unsigned) &COMSTAT)*8) + 7;
[; ;pic18f248.h: 15854: extern volatile __bit RX2OVFL @ (((unsigned) &COMSTAT)*8) + 6;
[; ;pic18f248.h: 15856: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f248.h: 15858: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f248.h: 15860: extern volatile __bit RXB0D00 @ (((unsigned) &RXB0D0)*8) + 0;
[; ;pic18f248.h: 15862: extern volatile __bit RXB0D01 @ (((unsigned) &RXB0D0)*8) + 1;
[; ;pic18f248.h: 15864: extern volatile __bit RXB0D02 @ (((unsigned) &RXB0D0)*8) + 2;
[; ;pic18f248.h: 15866: extern volatile __bit RXB0D03 @ (((unsigned) &RXB0D0)*8) + 3;
[; ;pic18f248.h: 15868: extern volatile __bit RXB0D04 @ (((unsigned) &RXB0D0)*8) + 4;
[; ;pic18f248.h: 15870: extern volatile __bit RXB0D05 @ (((unsigned) &RXB0D0)*8) + 5;
[; ;pic18f248.h: 15872: extern volatile __bit RXB0D06 @ (((unsigned) &RXB0D0)*8) + 6;
[; ;pic18f248.h: 15874: extern volatile __bit RXB0D07 @ (((unsigned) &RXB0D0)*8) + 7;
[; ;pic18f248.h: 15876: extern volatile __bit RXB0D10 @ (((unsigned) &RXB0D1)*8) + 0;
[; ;pic18f248.h: 15878: extern volatile __bit RXB0D11 @ (((unsigned) &RXB0D1)*8) + 1;
[; ;pic18f248.h: 15880: extern volatile __bit RXB0D12 @ (((unsigned) &RXB0D1)*8) + 2;
[; ;pic18f248.h: 15882: extern volatile __bit RXB0D13 @ (((unsigned) &RXB0D1)*8) + 3;
[; ;pic18f248.h: 15884: extern volatile __bit RXB0D14 @ (((unsigned) &RXB0D1)*8) + 4;
[; ;pic18f248.h: 15886: extern volatile __bit RXB0D15 @ (((unsigned) &RXB0D1)*8) + 5;
[; ;pic18f248.h: 15888: extern volatile __bit RXB0D16 @ (((unsigned) &RXB0D1)*8) + 6;
[; ;pic18f248.h: 15890: extern volatile __bit RXB0D17 @ (((unsigned) &RXB0D1)*8) + 7;
[; ;pic18f248.h: 15892: extern volatile __bit RXB0D20 @ (((unsigned) &RXB0D2)*8) + 0;
[; ;pic18f248.h: 15894: extern volatile __bit RXB0D21 @ (((unsigned) &RXB0D2)*8) + 1;
[; ;pic18f248.h: 15896: extern volatile __bit RXB0D22 @ (((unsigned) &RXB0D2)*8) + 2;
[; ;pic18f248.h: 15898: extern volatile __bit RXB0D23 @ (((unsigned) &RXB0D2)*8) + 3;
[; ;pic18f248.h: 15900: extern volatile __bit RXB0D24 @ (((unsigned) &RXB0D2)*8) + 4;
[; ;pic18f248.h: 15902: extern volatile __bit RXB0D25 @ (((unsigned) &RXB0D2)*8) + 5;
[; ;pic18f248.h: 15904: extern volatile __bit RXB0D26 @ (((unsigned) &RXB0D2)*8) + 6;
[; ;pic18f248.h: 15906: extern volatile __bit RXB0D27 @ (((unsigned) &RXB0D2)*8) + 7;
[; ;pic18f248.h: 15908: extern volatile __bit RXB0D30 @ (((unsigned) &RXB0D3)*8) + 0;
[; ;pic18f248.h: 15910: extern volatile __bit RXB0D31 @ (((unsigned) &RXB0D3)*8) + 1;
[; ;pic18f248.h: 15912: extern volatile __bit RXB0D32 @ (((unsigned) &RXB0D3)*8) + 2;
[; ;pic18f248.h: 15914: extern volatile __bit RXB0D33 @ (((unsigned) &RXB0D3)*8) + 3;
[; ;pic18f248.h: 15916: extern volatile __bit RXB0D34 @ (((unsigned) &RXB0D3)*8) + 4;
[; ;pic18f248.h: 15918: extern volatile __bit RXB0D35 @ (((unsigned) &RXB0D3)*8) + 5;
[; ;pic18f248.h: 15920: extern volatile __bit RXB0D36 @ (((unsigned) &RXB0D3)*8) + 6;
[; ;pic18f248.h: 15922: extern volatile __bit RXB0D37 @ (((unsigned) &RXB0D3)*8) + 7;
[; ;pic18f248.h: 15924: extern volatile __bit RXB0D40 @ (((unsigned) &RXB0D4)*8) + 0;
[; ;pic18f248.h: 15926: extern volatile __bit RXB0D41 @ (((unsigned) &RXB0D4)*8) + 1;
[; ;pic18f248.h: 15928: extern volatile __bit RXB0D42 @ (((unsigned) &RXB0D4)*8) + 2;
[; ;pic18f248.h: 15930: extern volatile __bit RXB0D43 @ (((unsigned) &RXB0D4)*8) + 3;
[; ;pic18f248.h: 15932: extern volatile __bit RXB0D44 @ (((unsigned) &RXB0D4)*8) + 4;
[; ;pic18f248.h: 15934: extern volatile __bit RXB0D45 @ (((unsigned) &RXB0D4)*8) + 5;
[; ;pic18f248.h: 15936: extern volatile __bit RXB0D46 @ (((unsigned) &RXB0D4)*8) + 6;
[; ;pic18f248.h: 15938: extern volatile __bit RXB0D47 @ (((unsigned) &RXB0D4)*8) + 7;
[; ;pic18f248.h: 15940: extern volatile __bit RXB0D50 @ (((unsigned) &RXB0D5)*8) + 0;
[; ;pic18f248.h: 15942: extern volatile __bit RXB0D51 @ (((unsigned) &RXB0D5)*8) + 1;
[; ;pic18f248.h: 15944: extern volatile __bit RXB0D52 @ (((unsigned) &RXB0D5)*8) + 2;
[; ;pic18f248.h: 15946: extern volatile __bit RXB0D53 @ (((unsigned) &RXB0D5)*8) + 3;
[; ;pic18f248.h: 15948: extern volatile __bit RXB0D54 @ (((unsigned) &RXB0D5)*8) + 4;
[; ;pic18f248.h: 15950: extern volatile __bit RXB0D55 @ (((unsigned) &RXB0D5)*8) + 5;
[; ;pic18f248.h: 15952: extern volatile __bit RXB0D56 @ (((unsigned) &RXB0D5)*8) + 6;
[; ;pic18f248.h: 15954: extern volatile __bit RXB0D57 @ (((unsigned) &RXB0D5)*8) + 7;
[; ;pic18f248.h: 15956: extern volatile __bit RXB0D60 @ (((unsigned) &RXB0D6)*8) + 0;
[; ;pic18f248.h: 15958: extern volatile __bit RXB0D61 @ (((unsigned) &RXB0D6)*8) + 1;
[; ;pic18f248.h: 15960: extern volatile __bit RXB0D62 @ (((unsigned) &RXB0D6)*8) + 2;
[; ;pic18f248.h: 15962: extern volatile __bit RXB0D63 @ (((unsigned) &RXB0D6)*8) + 3;
[; ;pic18f248.h: 15964: extern volatile __bit RXB0D64 @ (((unsigned) &RXB0D6)*8) + 4;
[; ;pic18f248.h: 15966: extern volatile __bit RXB0D65 @ (((unsigned) &RXB0D6)*8) + 5;
[; ;pic18f248.h: 15968: extern volatile __bit RXB0D66 @ (((unsigned) &RXB0D6)*8) + 6;
[; ;pic18f248.h: 15970: extern volatile __bit RXB0D67 @ (((unsigned) &RXB0D6)*8) + 7;
[; ;pic18f248.h: 15972: extern volatile __bit RXB0D70 @ (((unsigned) &RXB0D7)*8) + 0;
[; ;pic18f248.h: 15974: extern volatile __bit RXB0D71 @ (((unsigned) &RXB0D7)*8) + 1;
[; ;pic18f248.h: 15976: extern volatile __bit RXB0D72 @ (((unsigned) &RXB0D7)*8) + 2;
[; ;pic18f248.h: 15978: extern volatile __bit RXB0D73 @ (((unsigned) &RXB0D7)*8) + 3;
[; ;pic18f248.h: 15980: extern volatile __bit RXB0D74 @ (((unsigned) &RXB0D7)*8) + 4;
[; ;pic18f248.h: 15982: extern volatile __bit RXB0D75 @ (((unsigned) &RXB0D7)*8) + 5;
[; ;pic18f248.h: 15984: extern volatile __bit RXB0D76 @ (((unsigned) &RXB0D7)*8) + 6;
[; ;pic18f248.h: 15986: extern volatile __bit RXB0D77 @ (((unsigned) &RXB0D7)*8) + 7;
[; ;pic18f248.h: 15988: extern volatile __bit RXB0DBEN @ (((unsigned) &RXB0CON)*8) + 2;
[; ;pic18f248.h: 15990: extern volatile __bit RXB0DLC0 @ (((unsigned) &RXB0DLC)*8) + 0;
[; ;pic18f248.h: 15992: extern volatile __bit RXB0DLC1 @ (((unsigned) &RXB0DLC)*8) + 1;
[; ;pic18f248.h: 15994: extern volatile __bit RXB0DLC2 @ (((unsigned) &RXB0DLC)*8) + 2;
[; ;pic18f248.h: 15996: extern volatile __bit RXB0DLC3 @ (((unsigned) &RXB0DLC)*8) + 3;
[; ;pic18f248.h: 15998: extern volatile __bit RXB0EID0 @ (((unsigned) &RXB0EIDL)*8) + 0;
[; ;pic18f248.h: 16000: extern volatile __bit RXB0EID1 @ (((unsigned) &RXB0EIDL)*8) + 1;
[; ;pic18f248.h: 16002: extern volatile __bit RXB0EID10 @ (((unsigned) &RXB0EIDH)*8) + 2;
[; ;pic18f248.h: 16004: extern volatile __bit RXB0EID11 @ (((unsigned) &RXB0EIDH)*8) + 3;
[; ;pic18f248.h: 16006: extern volatile __bit RXB0EID12 @ (((unsigned) &RXB0EIDH)*8) + 4;
[; ;pic18f248.h: 16008: extern volatile __bit RXB0EID13 @ (((unsigned) &RXB0EIDH)*8) + 5;
[; ;pic18f248.h: 16010: extern volatile __bit RXB0EID14 @ (((unsigned) &RXB0EIDH)*8) + 6;
[; ;pic18f248.h: 16012: extern volatile __bit RXB0EID15 @ (((unsigned) &RXB0EIDH)*8) + 7;
[; ;pic18f248.h: 16014: extern volatile __bit RXB0EID16 @ (((unsigned) &RXB0SIDL)*8) + 0;
[; ;pic18f248.h: 16016: extern volatile __bit RXB0EID17 @ (((unsigned) &RXB0SIDL)*8) + 1;
[; ;pic18f248.h: 16018: extern volatile __bit RXB0EID2 @ (((unsigned) &RXB0EIDL)*8) + 2;
[; ;pic18f248.h: 16020: extern volatile __bit RXB0EID3 @ (((unsigned) &RXB0EIDL)*8) + 3;
[; ;pic18f248.h: 16022: extern volatile __bit RXB0EID4 @ (((unsigned) &RXB0EIDL)*8) + 4;
[; ;pic18f248.h: 16024: extern volatile __bit RXB0EID5 @ (((unsigned) &RXB0EIDL)*8) + 5;
[; ;pic18f248.h: 16026: extern volatile __bit RXB0EID6 @ (((unsigned) &RXB0EIDL)*8) + 6;
[; ;pic18f248.h: 16028: extern volatile __bit RXB0EID7 @ (((unsigned) &RXB0EIDL)*8) + 7;
[; ;pic18f248.h: 16030: extern volatile __bit RXB0EID8 @ (((unsigned) &RXB0EIDH)*8) + 0;
[; ;pic18f248.h: 16032: extern volatile __bit RXB0EID9 @ (((unsigned) &RXB0EIDH)*8) + 1;
[; ;pic18f248.h: 16034: extern volatile __bit RXB0EXID @ (((unsigned) &RXB0SIDL)*8) + 3;
[; ;pic18f248.h: 16036: extern volatile __bit RXB0FILHIT0 @ (((unsigned) &RXB0CON)*8) + 0;
[; ;pic18f248.h: 16038: extern volatile __bit RXB0FILHIT1 @ (((unsigned) &RXB0CON)*8) + 1;
[; ;pic18f248.h: 16040: extern volatile __bit RXB0FILHIT2 @ (((unsigned) &RXB0CON)*8) + 2;
[; ;pic18f248.h: 16042: extern volatile __bit RXB0FILHIT3 @ (((unsigned) &RXB0CON)*8) + 3;
[; ;pic18f248.h: 16044: extern volatile __bit RXB0FUL @ (((unsigned) &RXB0CON)*8) + 7;
[; ;pic18f248.h: 16046: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f248.h: 16048: extern volatile __bit RXB0IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f248.h: 16050: extern volatile __bit RXB0IP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f248.h: 16052: extern volatile __bit RXB0M0 @ (((unsigned) &RXB0CON)*8) + 5;
[; ;pic18f248.h: 16054: extern volatile __bit RXB0M1 @ (((unsigned) &RXB0CON)*8) + 6;
[; ;pic18f248.h: 16056: extern volatile __bit RXB0OVFL @ (((unsigned) &COMSTAT)*8) + 7;
[; ;pic18f248.h: 16058: extern volatile __bit RXB0RB0 @ (((unsigned) &RXB0DLC)*8) + 4;
[; ;pic18f248.h: 16060: extern volatile __bit RXB0RB1 @ (((unsigned) &RXB0DLC)*8) + 5;
[; ;pic18f248.h: 16062: extern volatile __bit RXB0RTR @ (((unsigned) &RXB0DLC)*8) + 6;
[; ;pic18f248.h: 16064: extern volatile __bit RXB0RTRR0 @ (((unsigned) &RXB0CON)*8) + 3;
[; ;pic18f248.h: 16066: extern volatile __bit RXB0RTRRO @ (((unsigned) &RXB0CON)*8) + 5;
[; ;pic18f248.h: 16068: extern volatile __bit RXB0SID0 @ (((unsigned) &RXB0SIDL)*8) + 5;
[; ;pic18f248.h: 16070: extern volatile __bit RXB0SID1 @ (((unsigned) &RXB0SIDL)*8) + 6;
[; ;pic18f248.h: 16072: extern volatile __bit RXB0SID10 @ (((unsigned) &RXB0SIDH)*8) + 7;
[; ;pic18f248.h: 16074: extern volatile __bit RXB0SID2 @ (((unsigned) &RXB0SIDL)*8) + 7;
[; ;pic18f248.h: 16076: extern volatile __bit RXB0SID3 @ (((unsigned) &RXB0SIDH)*8) + 0;
[; ;pic18f248.h: 16078: extern volatile __bit RXB0SID4 @ (((unsigned) &RXB0SIDH)*8) + 1;
[; ;pic18f248.h: 16080: extern volatile __bit RXB0SID5 @ (((unsigned) &RXB0SIDH)*8) + 2;
[; ;pic18f248.h: 16082: extern volatile __bit RXB0SID6 @ (((unsigned) &RXB0SIDH)*8) + 3;
[; ;pic18f248.h: 16084: extern volatile __bit RXB0SID7 @ (((unsigned) &RXB0SIDH)*8) + 4;
[; ;pic18f248.h: 16086: extern volatile __bit RXB0SID8 @ (((unsigned) &RXB0SIDH)*8) + 5;
[; ;pic18f248.h: 16088: extern volatile __bit RXB0SID9 @ (((unsigned) &RXB0SIDH)*8) + 6;
[; ;pic18f248.h: 16090: extern volatile __bit RXB0SRR @ (((unsigned) &RXB0SIDL)*8) + 4;
[; ;pic18f248.h: 16092: extern volatile __bit RXB1D00 @ (((unsigned) &RXB1D0)*8) + 0;
[; ;pic18f248.h: 16094: extern volatile __bit RXB1D01 @ (((unsigned) &RXB1D0)*8) + 1;
[; ;pic18f248.h: 16096: extern volatile __bit RXB1D02 @ (((unsigned) &RXB1D0)*8) + 2;
[; ;pic18f248.h: 16098: extern volatile __bit RXB1D03 @ (((unsigned) &RXB1D0)*8) + 3;
[; ;pic18f248.h: 16100: extern volatile __bit RXB1D04 @ (((unsigned) &RXB1D0)*8) + 4;
[; ;pic18f248.h: 16102: extern volatile __bit RXB1D05 @ (((unsigned) &RXB1D0)*8) + 5;
[; ;pic18f248.h: 16104: extern volatile __bit RXB1D06 @ (((unsigned) &RXB1D0)*8) + 6;
[; ;pic18f248.h: 16106: extern volatile __bit RXB1D07 @ (((unsigned) &RXB1D0)*8) + 7;
[; ;pic18f248.h: 16108: extern volatile __bit RXB1D10 @ (((unsigned) &RXB1D1)*8) + 0;
[; ;pic18f248.h: 16110: extern volatile __bit RXB1D11 @ (((unsigned) &RXB1D1)*8) + 1;
[; ;pic18f248.h: 16112: extern volatile __bit RXB1D12 @ (((unsigned) &RXB1D1)*8) + 2;
[; ;pic18f248.h: 16114: extern volatile __bit RXB1D13 @ (((unsigned) &RXB1D1)*8) + 3;
[; ;pic18f248.h: 16116: extern volatile __bit RXB1D14 @ (((unsigned) &RXB1D1)*8) + 4;
[; ;pic18f248.h: 16118: extern volatile __bit RXB1D15 @ (((unsigned) &RXB1D1)*8) + 5;
[; ;pic18f248.h: 16120: extern volatile __bit RXB1D16 @ (((unsigned) &RXB1D1)*8) + 6;
[; ;pic18f248.h: 16122: extern volatile __bit RXB1D17 @ (((unsigned) &RXB1D1)*8) + 7;
[; ;pic18f248.h: 16124: extern volatile __bit RXB1D20 @ (((unsigned) &RXB1D2)*8) + 0;
[; ;pic18f248.h: 16126: extern volatile __bit RXB1D21 @ (((unsigned) &RXB1D2)*8) + 1;
[; ;pic18f248.h: 16128: extern volatile __bit RXB1D22 @ (((unsigned) &RXB1D2)*8) + 2;
[; ;pic18f248.h: 16130: extern volatile __bit RXB1D23 @ (((unsigned) &RXB1D2)*8) + 3;
[; ;pic18f248.h: 16132: extern volatile __bit RXB1D24 @ (((unsigned) &RXB1D2)*8) + 4;
[; ;pic18f248.h: 16134: extern volatile __bit RXB1D25 @ (((unsigned) &RXB1D2)*8) + 5;
[; ;pic18f248.h: 16136: extern volatile __bit RXB1D26 @ (((unsigned) &RXB1D2)*8) + 6;
[; ;pic18f248.h: 16138: extern volatile __bit RXB1D27 @ (((unsigned) &RXB1D2)*8) + 7;
[; ;pic18f248.h: 16140: extern volatile __bit RXB1D30 @ (((unsigned) &RXB1D3)*8) + 0;
[; ;pic18f248.h: 16142: extern volatile __bit RXB1D31 @ (((unsigned) &RXB1D3)*8) + 1;
[; ;pic18f248.h: 16144: extern volatile __bit RXB1D32 @ (((unsigned) &RXB1D3)*8) + 2;
[; ;pic18f248.h: 16146: extern volatile __bit RXB1D33 @ (((unsigned) &RXB1D3)*8) + 3;
[; ;pic18f248.h: 16148: extern volatile __bit RXB1D34 @ (((unsigned) &RXB1D3)*8) + 4;
[; ;pic18f248.h: 16150: extern volatile __bit RXB1D35 @ (((unsigned) &RXB1D3)*8) + 5;
[; ;pic18f248.h: 16152: extern volatile __bit RXB1D36 @ (((unsigned) &RXB1D3)*8) + 6;
[; ;pic18f248.h: 16154: extern volatile __bit RXB1D37 @ (((unsigned) &RXB1D3)*8) + 7;
[; ;pic18f248.h: 16156: extern volatile __bit RXB1D40 @ (((unsigned) &RXB1D4)*8) + 0;
[; ;pic18f248.h: 16158: extern volatile __bit RXB1D41 @ (((unsigned) &RXB1D4)*8) + 1;
[; ;pic18f248.h: 16160: extern volatile __bit RXB1D42 @ (((unsigned) &RXB1D4)*8) + 2;
[; ;pic18f248.h: 16162: extern volatile __bit RXB1D43 @ (((unsigned) &RXB1D4)*8) + 3;
[; ;pic18f248.h: 16164: extern volatile __bit RXB1D44 @ (((unsigned) &RXB1D4)*8) + 4;
[; ;pic18f248.h: 16166: extern volatile __bit RXB1D45 @ (((unsigned) &RXB1D4)*8) + 5;
[; ;pic18f248.h: 16168: extern volatile __bit RXB1D46 @ (((unsigned) &RXB1D4)*8) + 6;
[; ;pic18f248.h: 16170: extern volatile __bit RXB1D47 @ (((unsigned) &RXB1D4)*8) + 7;
[; ;pic18f248.h: 16172: extern volatile __bit RXB1D50 @ (((unsigned) &RXB1D5)*8) + 0;
[; ;pic18f248.h: 16174: extern volatile __bit RXB1D51 @ (((unsigned) &RXB1D5)*8) + 1;
[; ;pic18f248.h: 16176: extern volatile __bit RXB1D52 @ (((unsigned) &RXB1D5)*8) + 2;
[; ;pic18f248.h: 16178: extern volatile __bit RXB1D53 @ (((unsigned) &RXB1D5)*8) + 3;
[; ;pic18f248.h: 16180: extern volatile __bit RXB1D54 @ (((unsigned) &RXB1D5)*8) + 4;
[; ;pic18f248.h: 16182: extern volatile __bit RXB1D55 @ (((unsigned) &RXB1D5)*8) + 5;
[; ;pic18f248.h: 16184: extern volatile __bit RXB1D56 @ (((unsigned) &RXB1D5)*8) + 6;
[; ;pic18f248.h: 16186: extern volatile __bit RXB1D57 @ (((unsigned) &RXB1D5)*8) + 7;
[; ;pic18f248.h: 16188: extern volatile __bit RXB1D60 @ (((unsigned) &RXB1D6)*8) + 0;
[; ;pic18f248.h: 16190: extern volatile __bit RXB1D61 @ (((unsigned) &RXB1D6)*8) + 1;
[; ;pic18f248.h: 16192: extern volatile __bit RXB1D62 @ (((unsigned) &RXB1D6)*8) + 2;
[; ;pic18f248.h: 16194: extern volatile __bit RXB1D63 @ (((unsigned) &RXB1D6)*8) + 3;
[; ;pic18f248.h: 16196: extern volatile __bit RXB1D64 @ (((unsigned) &RXB1D6)*8) + 4;
[; ;pic18f248.h: 16198: extern volatile __bit RXB1D65 @ (((unsigned) &RXB1D6)*8) + 5;
[; ;pic18f248.h: 16200: extern volatile __bit RXB1D66 @ (((unsigned) &RXB1D6)*8) + 6;
[; ;pic18f248.h: 16202: extern volatile __bit RXB1D67 @ (((unsigned) &RXB1D6)*8) + 7;
[; ;pic18f248.h: 16204: extern volatile __bit RXB1D70 @ (((unsigned) &RXB1D7)*8) + 0;
[; ;pic18f248.h: 16206: extern volatile __bit RXB1D71 @ (((unsigned) &RXB1D7)*8) + 1;
[; ;pic18f248.h: 16208: extern volatile __bit RXB1D72 @ (((unsigned) &RXB1D7)*8) + 2;
[; ;pic18f248.h: 16210: extern volatile __bit RXB1D73 @ (((unsigned) &RXB1D7)*8) + 3;
[; ;pic18f248.h: 16212: extern volatile __bit RXB1D74 @ (((unsigned) &RXB1D7)*8) + 4;
[; ;pic18f248.h: 16214: extern volatile __bit RXB1D75 @ (((unsigned) &RXB1D7)*8) + 5;
[; ;pic18f248.h: 16216: extern volatile __bit RXB1D76 @ (((unsigned) &RXB1D7)*8) + 6;
[; ;pic18f248.h: 16218: extern volatile __bit RXB1D77 @ (((unsigned) &RXB1D7)*8) + 7;
[; ;pic18f248.h: 16220: extern volatile __bit RXB1DLC0 @ (((unsigned) &RXB1DLC)*8) + 0;
[; ;pic18f248.h: 16222: extern volatile __bit RXB1DLC1 @ (((unsigned) &RXB1DLC)*8) + 1;
[; ;pic18f248.h: 16224: extern volatile __bit RXB1DLC2 @ (((unsigned) &RXB1DLC)*8) + 2;
[; ;pic18f248.h: 16226: extern volatile __bit RXB1DLC3 @ (((unsigned) &RXB1DLC)*8) + 3;
[; ;pic18f248.h: 16228: extern volatile __bit RXB1EID0 @ (((unsigned) &RXB1EIDL)*8) + 0;
[; ;pic18f248.h: 16230: extern volatile __bit RXB1EID1 @ (((unsigned) &RXB1EIDL)*8) + 1;
[; ;pic18f248.h: 16232: extern volatile __bit RXB1EID10 @ (((unsigned) &RXB1EIDH)*8) + 2;
[; ;pic18f248.h: 16234: extern volatile __bit RXB1EID11 @ (((unsigned) &RXB1EIDH)*8) + 3;
[; ;pic18f248.h: 16236: extern volatile __bit RXB1EID12 @ (((unsigned) &RXB1EIDH)*8) + 4;
[; ;pic18f248.h: 16238: extern volatile __bit RXB1EID13 @ (((unsigned) &RXB1EIDH)*8) + 5;
[; ;pic18f248.h: 16240: extern volatile __bit RXB1EID14 @ (((unsigned) &RXB1EIDH)*8) + 6;
[; ;pic18f248.h: 16242: extern volatile __bit RXB1EID15 @ (((unsigned) &RXB1EIDH)*8) + 7;
[; ;pic18f248.h: 16244: extern volatile __bit RXB1EID16 @ (((unsigned) &RXB1SIDL)*8) + 0;
[; ;pic18f248.h: 16246: extern volatile __bit RXB1EID17 @ (((unsigned) &RXB1SIDL)*8) + 1;
[; ;pic18f248.h: 16248: extern volatile __bit RXB1EID2 @ (((unsigned) &RXB1EIDL)*8) + 2;
[; ;pic18f248.h: 16250: extern volatile __bit RXB1EID3 @ (((unsigned) &RXB1EIDL)*8) + 3;
[; ;pic18f248.h: 16252: extern volatile __bit RXB1EID4 @ (((unsigned) &RXB1EIDL)*8) + 4;
[; ;pic18f248.h: 16254: extern volatile __bit RXB1EID5 @ (((unsigned) &RXB1EIDL)*8) + 5;
[; ;pic18f248.h: 16256: extern volatile __bit RXB1EID6 @ (((unsigned) &RXB1EIDL)*8) + 6;
[; ;pic18f248.h: 16258: extern volatile __bit RXB1EID7 @ (((unsigned) &RXB1EIDL)*8) + 7;
[; ;pic18f248.h: 16260: extern volatile __bit RXB1EID8 @ (((unsigned) &RXB1EIDH)*8) + 0;
[; ;pic18f248.h: 16262: extern volatile __bit RXB1EID9 @ (((unsigned) &RXB1EIDH)*8) + 1;
[; ;pic18f248.h: 16264: extern volatile __bit RXB1EXID @ (((unsigned) &RXB1SIDL)*8) + 3;
[; ;pic18f248.h: 16266: extern volatile __bit RXB1FILHIT0 @ (((unsigned) &RXB1CON)*8) + 0;
[; ;pic18f248.h: 16268: extern volatile __bit RXB1FILHIT1 @ (((unsigned) &RXB1CON)*8) + 1;
[; ;pic18f248.h: 16270: extern volatile __bit RXB1FILHIT2 @ (((unsigned) &RXB1CON)*8) + 2;
[; ;pic18f248.h: 16272: extern volatile __bit RXB1FILHIT3 @ (((unsigned) &RXB1CON)*8) + 3;
[; ;pic18f248.h: 16274: extern volatile __bit RXB1FUL @ (((unsigned) &RXB1CON)*8) + 7;
[; ;pic18f248.h: 16276: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f248.h: 16278: extern volatile __bit RXB1IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f248.h: 16280: extern volatile __bit RXB1IP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f248.h: 16282: extern volatile __bit RXB1M0 @ (((unsigned) &RXB1CON)*8) + 5;
[; ;pic18f248.h: 16284: extern volatile __bit RXB1M1 @ (((unsigned) &RXB1CON)*8) + 6;
[; ;pic18f248.h: 16286: extern volatile __bit RXB1OVFL @ (((unsigned) &COMSTAT)*8) + 6;
[; ;pic18f248.h: 16288: extern volatile __bit RXB1RB0 @ (((unsigned) &RXB1DLC)*8) + 4;
[; ;pic18f248.h: 16290: extern volatile __bit RXB1RB1 @ (((unsigned) &RXB1DLC)*8) + 5;
[; ;pic18f248.h: 16292: extern volatile __bit RXB1RTR @ (((unsigned) &RXB1DLC)*8) + 6;
[; ;pic18f248.h: 16294: extern volatile __bit RXB1RTRR0 @ (((unsigned) &RXB1CON)*8) + 3;
[; ;pic18f248.h: 16296: extern volatile __bit RXB1RTRRO @ (((unsigned) &RXB1CON)*8) + 5;
[; ;pic18f248.h: 16298: extern volatile __bit RXB1SID0 @ (((unsigned) &RXB1SIDL)*8) + 5;
[; ;pic18f248.h: 16300: extern volatile __bit RXB1SID1 @ (((unsigned) &RXB1SIDL)*8) + 6;
[; ;pic18f248.h: 16302: extern volatile __bit RXB1SID10 @ (((unsigned) &RXB1SIDH)*8) + 7;
[; ;pic18f248.h: 16304: extern volatile __bit RXB1SID2 @ (((unsigned) &RXB1SIDL)*8) + 7;
[; ;pic18f248.h: 16306: extern volatile __bit RXB1SID3 @ (((unsigned) &RXB1SIDH)*8) + 0;
[; ;pic18f248.h: 16308: extern volatile __bit RXB1SID4 @ (((unsigned) &RXB1SIDH)*8) + 1;
[; ;pic18f248.h: 16310: extern volatile __bit RXB1SID5 @ (((unsigned) &RXB1SIDH)*8) + 2;
[; ;pic18f248.h: 16312: extern volatile __bit RXB1SID6 @ (((unsigned) &RXB1SIDH)*8) + 3;
[; ;pic18f248.h: 16314: extern volatile __bit RXB1SID7 @ (((unsigned) &RXB1SIDH)*8) + 4;
[; ;pic18f248.h: 16316: extern volatile __bit RXB1SID8 @ (((unsigned) &RXB1SIDH)*8) + 5;
[; ;pic18f248.h: 16318: extern volatile __bit RXB1SID9 @ (((unsigned) &RXB1SIDH)*8) + 6;
[; ;pic18f248.h: 16320: extern volatile __bit RXB1SRR @ (((unsigned) &RXB1SIDL)*8) + 4;
[; ;pic18f248.h: 16322: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f248.h: 16324: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f248.h: 16326: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f248.h: 16328: extern volatile __bit RXBNOVFL @ (((unsigned) &COMSTAT)*8) + 6;
[; ;pic18f248.h: 16330: extern volatile __bit RXBP @ (((unsigned) &COMSTAT)*8) + 3;
[; ;pic18f248.h: 16332: extern volatile __bit RXF0EID0 @ (((unsigned) &RXF0EIDL)*8) + 0;
[; ;pic18f248.h: 16334: extern volatile __bit RXF0EID1 @ (((unsigned) &RXF0EIDL)*8) + 1;
[; ;pic18f248.h: 16336: extern volatile __bit RXF0EID10 @ (((unsigned) &RXF0EIDH)*8) + 2;
[; ;pic18f248.h: 16338: extern volatile __bit RXF0EID11 @ (((unsigned) &RXF0EIDH)*8) + 3;
[; ;pic18f248.h: 16340: extern volatile __bit RXF0EID12 @ (((unsigned) &RXF0EIDH)*8) + 4;
[; ;pic18f248.h: 16342: extern volatile __bit RXF0EID13 @ (((unsigned) &RXF0EIDH)*8) + 5;
[; ;pic18f248.h: 16344: extern volatile __bit RXF0EID14 @ (((unsigned) &RXF0EIDH)*8) + 6;
[; ;pic18f248.h: 16346: extern volatile __bit RXF0EID15 @ (((unsigned) &RXF0EIDH)*8) + 7;
[; ;pic18f248.h: 16348: extern volatile __bit RXF0EID16 @ (((unsigned) &RXF0SIDL)*8) + 0;
[; ;pic18f248.h: 16350: extern volatile __bit RXF0EID17 @ (((unsigned) &RXF0SIDL)*8) + 1;
[; ;pic18f248.h: 16352: extern volatile __bit RXF0EID2 @ (((unsigned) &RXF0EIDL)*8) + 2;
[; ;pic18f248.h: 16354: extern volatile __bit RXF0EID3 @ (((unsigned) &RXF0EIDL)*8) + 3;
[; ;pic18f248.h: 16356: extern volatile __bit RXF0EID4 @ (((unsigned) &RXF0EIDL)*8) + 4;
[; ;pic18f248.h: 16358: extern volatile __bit RXF0EID5 @ (((unsigned) &RXF0EIDL)*8) + 5;
[; ;pic18f248.h: 16360: extern volatile __bit RXF0EID6 @ (((unsigned) &RXF0EIDL)*8) + 6;
[; ;pic18f248.h: 16362: extern volatile __bit RXF0EID7 @ (((unsigned) &RXF0EIDL)*8) + 7;
[; ;pic18f248.h: 16364: extern volatile __bit RXF0EID8 @ (((unsigned) &RXF0EIDH)*8) + 0;
[; ;pic18f248.h: 16366: extern volatile __bit RXF0EID9 @ (((unsigned) &RXF0EIDH)*8) + 1;
[; ;pic18f248.h: 16368: extern volatile __bit RXF0EXIDEN @ (((unsigned) &RXF0SIDL)*8) + 3;
[; ;pic18f248.h: 16370: extern volatile __bit RXF0SID0 @ (((unsigned) &RXF0SIDL)*8) + 5;
[; ;pic18f248.h: 16372: extern volatile __bit RXF0SID1 @ (((unsigned) &RXF0SIDL)*8) + 6;
[; ;pic18f248.h: 16374: extern volatile __bit RXF0SID10 @ (((unsigned) &RXF0SIDH)*8) + 7;
[; ;pic18f248.h: 16376: extern volatile __bit RXF0SID2 @ (((unsigned) &RXF0SIDL)*8) + 7;
[; ;pic18f248.h: 16378: extern volatile __bit RXF0SID3 @ (((unsigned) &RXF0SIDH)*8) + 0;
[; ;pic18f248.h: 16380: extern volatile __bit RXF0SID4 @ (((unsigned) &RXF0SIDH)*8) + 1;
[; ;pic18f248.h: 16382: extern volatile __bit RXF0SID5 @ (((unsigned) &RXF0SIDH)*8) + 2;
[; ;pic18f248.h: 16384: extern volatile __bit RXF0SID6 @ (((unsigned) &RXF0SIDH)*8) + 3;
[; ;pic18f248.h: 16386: extern volatile __bit RXF0SID7 @ (((unsigned) &RXF0SIDH)*8) + 4;
[; ;pic18f248.h: 16388: extern volatile __bit RXF0SID8 @ (((unsigned) &RXF0SIDH)*8) + 5;
[; ;pic18f248.h: 16390: extern volatile __bit RXF0SID9 @ (((unsigned) &RXF0SIDH)*8) + 6;
[; ;pic18f248.h: 16392: extern volatile __bit RXF1EID0 @ (((unsigned) &RXF1EIDL)*8) + 0;
[; ;pic18f248.h: 16394: extern volatile __bit RXF1EID1 @ (((unsigned) &RXF1EIDL)*8) + 1;
[; ;pic18f248.h: 16396: extern volatile __bit RXF1EID10 @ (((unsigned) &RXF1EIDH)*8) + 2;
[; ;pic18f248.h: 16398: extern volatile __bit RXF1EID11 @ (((unsigned) &RXF1EIDH)*8) + 3;
[; ;pic18f248.h: 16400: extern volatile __bit RXF1EID12 @ (((unsigned) &RXF1EIDH)*8) + 4;
[; ;pic18f248.h: 16402: extern volatile __bit RXF1EID13 @ (((unsigned) &RXF1EIDH)*8) + 5;
[; ;pic18f248.h: 16404: extern volatile __bit RXF1EID14 @ (((unsigned) &RXF1EIDH)*8) + 6;
[; ;pic18f248.h: 16406: extern volatile __bit RXF1EID15 @ (((unsigned) &RXF1EIDH)*8) + 7;
[; ;pic18f248.h: 16408: extern volatile __bit RXF1EID16 @ (((unsigned) &RXF1SIDL)*8) + 0;
[; ;pic18f248.h: 16410: extern volatile __bit RXF1EID17 @ (((unsigned) &RXF1SIDL)*8) + 1;
[; ;pic18f248.h: 16412: extern volatile __bit RXF1EID2 @ (((unsigned) &RXF1EIDL)*8) + 2;
[; ;pic18f248.h: 16414: extern volatile __bit RXF1EID3 @ (((unsigned) &RXF1EIDL)*8) + 3;
[; ;pic18f248.h: 16416: extern volatile __bit RXF1EID4 @ (((unsigned) &RXF1EIDL)*8) + 4;
[; ;pic18f248.h: 16418: extern volatile __bit RXF1EID5 @ (((unsigned) &RXF1EIDL)*8) + 5;
[; ;pic18f248.h: 16420: extern volatile __bit RXF1EID6 @ (((unsigned) &RXF1EIDL)*8) + 6;
[; ;pic18f248.h: 16422: extern volatile __bit RXF1EID7 @ (((unsigned) &RXF1EIDL)*8) + 7;
[; ;pic18f248.h: 16424: extern volatile __bit RXF1EID8 @ (((unsigned) &RXF1EIDH)*8) + 0;
[; ;pic18f248.h: 16426: extern volatile __bit RXF1EID9 @ (((unsigned) &RXF1EIDH)*8) + 1;
[; ;pic18f248.h: 16428: extern volatile __bit RXF1EXIDEN @ (((unsigned) &RXF1SIDL)*8) + 3;
[; ;pic18f248.h: 16430: extern volatile __bit RXF1SID0 @ (((unsigned) &RXF1SIDL)*8) + 5;
[; ;pic18f248.h: 16432: extern volatile __bit RXF1SID1 @ (((unsigned) &RXF1SIDL)*8) + 6;
[; ;pic18f248.h: 16434: extern volatile __bit RXF1SID10 @ (((unsigned) &RXF1SIDH)*8) + 7;
[; ;pic18f248.h: 16436: extern volatile __bit RXF1SID2 @ (((unsigned) &RXF1SIDL)*8) + 7;
[; ;pic18f248.h: 16438: extern volatile __bit RXF1SID3 @ (((unsigned) &RXF1SIDH)*8) + 0;
[; ;pic18f248.h: 16440: extern volatile __bit RXF1SID4 @ (((unsigned) &RXF1SIDH)*8) + 1;
[; ;pic18f248.h: 16442: extern volatile __bit RXF1SID5 @ (((unsigned) &RXF1SIDH)*8) + 2;
[; ;pic18f248.h: 16444: extern volatile __bit RXF1SID6 @ (((unsigned) &RXF1SIDH)*8) + 3;
[; ;pic18f248.h: 16446: extern volatile __bit RXF1SID7 @ (((unsigned) &RXF1SIDH)*8) + 4;
[; ;pic18f248.h: 16448: extern volatile __bit RXF1SID8 @ (((unsigned) &RXF1SIDH)*8) + 5;
[; ;pic18f248.h: 16450: extern volatile __bit RXF1SID9 @ (((unsigned) &RXF1SIDH)*8) + 6;
[; ;pic18f248.h: 16452: extern volatile __bit RXF2EID0 @ (((unsigned) &RXF2EIDL)*8) + 0;
[; ;pic18f248.h: 16454: extern volatile __bit RXF2EID1 @ (((unsigned) &RXF2EIDL)*8) + 1;
[; ;pic18f248.h: 16456: extern volatile __bit RXF2EID10 @ (((unsigned) &RXF2EIDH)*8) + 2;
[; ;pic18f248.h: 16458: extern volatile __bit RXF2EID11 @ (((unsigned) &RXF2EIDH)*8) + 3;
[; ;pic18f248.h: 16460: extern volatile __bit RXF2EID12 @ (((unsigned) &RXF2EIDH)*8) + 4;
[; ;pic18f248.h: 16462: extern volatile __bit RXF2EID13 @ (((unsigned) &RXF2EIDH)*8) + 5;
[; ;pic18f248.h: 16464: extern volatile __bit RXF2EID14 @ (((unsigned) &RXF2EIDH)*8) + 6;
[; ;pic18f248.h: 16466: extern volatile __bit RXF2EID15 @ (((unsigned) &RXF2EIDH)*8) + 7;
[; ;pic18f248.h: 16468: extern volatile __bit RXF2EID16 @ (((unsigned) &RXF2SIDL)*8) + 0;
[; ;pic18f248.h: 16470: extern volatile __bit RXF2EID17 @ (((unsigned) &RXF2SIDL)*8) + 1;
[; ;pic18f248.h: 16472: extern volatile __bit RXF2EID2 @ (((unsigned) &RXF2EIDL)*8) + 2;
[; ;pic18f248.h: 16474: extern volatile __bit RXF2EID3 @ (((unsigned) &RXF2EIDL)*8) + 3;
[; ;pic18f248.h: 16476: extern volatile __bit RXF2EID4 @ (((unsigned) &RXF2EIDL)*8) + 4;
[; ;pic18f248.h: 16478: extern volatile __bit RXF2EID5 @ (((unsigned) &RXF2EIDL)*8) + 5;
[; ;pic18f248.h: 16480: extern volatile __bit RXF2EID6 @ (((unsigned) &RXF2EIDL)*8) + 6;
[; ;pic18f248.h: 16482: extern volatile __bit RXF2EID7 @ (((unsigned) &RXF2EIDL)*8) + 7;
[; ;pic18f248.h: 16484: extern volatile __bit RXF2EID8 @ (((unsigned) &RXF2EIDH)*8) + 0;
[; ;pic18f248.h: 16486: extern volatile __bit RXF2EID9 @ (((unsigned) &RXF2EIDH)*8) + 1;
[; ;pic18f248.h: 16488: extern volatile __bit RXF2EXIDEN @ (((unsigned) &RXF2SIDL)*8) + 3;
[; ;pic18f248.h: 16490: extern volatile __bit RXF2SID0 @ (((unsigned) &RXF2SIDL)*8) + 5;
[; ;pic18f248.h: 16492: extern volatile __bit RXF2SID1 @ (((unsigned) &RXF2SIDL)*8) + 6;
[; ;pic18f248.h: 16494: extern volatile __bit RXF2SID10 @ (((unsigned) &RXF2SIDH)*8) + 7;
[; ;pic18f248.h: 16496: extern volatile __bit RXF2SID2 @ (((unsigned) &RXF2SIDL)*8) + 7;
[; ;pic18f248.h: 16498: extern volatile __bit RXF2SID3 @ (((unsigned) &RXF2SIDH)*8) + 0;
[; ;pic18f248.h: 16500: extern volatile __bit RXF2SID4 @ (((unsigned) &RXF2SIDH)*8) + 1;
[; ;pic18f248.h: 16502: extern volatile __bit RXF2SID5 @ (((unsigned) &RXF2SIDH)*8) + 2;
[; ;pic18f248.h: 16504: extern volatile __bit RXF2SID6 @ (((unsigned) &RXF2SIDH)*8) + 3;
[; ;pic18f248.h: 16506: extern volatile __bit RXF2SID7 @ (((unsigned) &RXF2SIDH)*8) + 4;
[; ;pic18f248.h: 16508: extern volatile __bit RXF2SID8 @ (((unsigned) &RXF2SIDH)*8) + 5;
[; ;pic18f248.h: 16510: extern volatile __bit RXF2SID9 @ (((unsigned) &RXF2SIDH)*8) + 6;
[; ;pic18f248.h: 16512: extern volatile __bit RXF3EID0 @ (((unsigned) &RXF3EIDL)*8) + 0;
[; ;pic18f248.h: 16514: extern volatile __bit RXF3EID1 @ (((unsigned) &RXF3EIDL)*8) + 1;
[; ;pic18f248.h: 16516: extern volatile __bit RXF3EID10 @ (((unsigned) &RXF3EIDH)*8) + 2;
[; ;pic18f248.h: 16518: extern volatile __bit RXF3EID11 @ (((unsigned) &RXF3EIDH)*8) + 3;
[; ;pic18f248.h: 16520: extern volatile __bit RXF3EID12 @ (((unsigned) &RXF3EIDH)*8) + 4;
[; ;pic18f248.h: 16522: extern volatile __bit RXF3EID13 @ (((unsigned) &RXF3EIDH)*8) + 5;
[; ;pic18f248.h: 16524: extern volatile __bit RXF3EID14 @ (((unsigned) &RXF3EIDH)*8) + 6;
[; ;pic18f248.h: 16526: extern volatile __bit RXF3EID15 @ (((unsigned) &RXF3EIDH)*8) + 7;
[; ;pic18f248.h: 16528: extern volatile __bit RXF3EID16 @ (((unsigned) &RXF3SIDL)*8) + 0;
[; ;pic18f248.h: 16530: extern volatile __bit RXF3EID17 @ (((unsigned) &RXF3SIDL)*8) + 1;
[; ;pic18f248.h: 16532: extern volatile __bit RXF3EID2 @ (((unsigned) &RXF3EIDL)*8) + 2;
[; ;pic18f248.h: 16534: extern volatile __bit RXF3EID3 @ (((unsigned) &RXF3EIDL)*8) + 3;
[; ;pic18f248.h: 16536: extern volatile __bit RXF3EID4 @ (((unsigned) &RXF3EIDL)*8) + 4;
[; ;pic18f248.h: 16538: extern volatile __bit RXF3EID5 @ (((unsigned) &RXF3EIDL)*8) + 5;
[; ;pic18f248.h: 16540: extern volatile __bit RXF3EID6 @ (((unsigned) &RXF3EIDL)*8) + 6;
[; ;pic18f248.h: 16542: extern volatile __bit RXF3EID7 @ (((unsigned) &RXF3EIDL)*8) + 7;
[; ;pic18f248.h: 16544: extern volatile __bit RXF3EID8 @ (((unsigned) &RXF3EIDH)*8) + 0;
[; ;pic18f248.h: 16546: extern volatile __bit RXF3EID9 @ (((unsigned) &RXF3EIDH)*8) + 1;
[; ;pic18f248.h: 16548: extern volatile __bit RXF3EXIDEN @ (((unsigned) &RXF3SIDL)*8) + 3;
[; ;pic18f248.h: 16550: extern volatile __bit RXF3SID0 @ (((unsigned) &RXF3SIDL)*8) + 5;
[; ;pic18f248.h: 16552: extern volatile __bit RXF3SID1 @ (((unsigned) &RXF3SIDL)*8) + 6;
[; ;pic18f248.h: 16554: extern volatile __bit RXF3SID10 @ (((unsigned) &RXF3SIDH)*8) + 7;
[; ;pic18f248.h: 16556: extern volatile __bit RXF3SID2 @ (((unsigned) &RXF3SIDL)*8) + 7;
[; ;pic18f248.h: 16558: extern volatile __bit RXF3SID3 @ (((unsigned) &RXF3SIDH)*8) + 0;
[; ;pic18f248.h: 16560: extern volatile __bit RXF3SID4 @ (((unsigned) &RXF3SIDH)*8) + 1;
[; ;pic18f248.h: 16562: extern volatile __bit RXF3SID5 @ (((unsigned) &RXF3SIDH)*8) + 2;
[; ;pic18f248.h: 16564: extern volatile __bit RXF3SID6 @ (((unsigned) &RXF3SIDH)*8) + 3;
[; ;pic18f248.h: 16566: extern volatile __bit RXF3SID7 @ (((unsigned) &RXF3SIDH)*8) + 4;
[; ;pic18f248.h: 16568: extern volatile __bit RXF3SID8 @ (((unsigned) &RXF3SIDH)*8) + 5;
[; ;pic18f248.h: 16570: extern volatile __bit RXF3SID9 @ (((unsigned) &RXF3SIDH)*8) + 6;
[; ;pic18f248.h: 16572: extern volatile __bit RXF4EID0 @ (((unsigned) &RXF4EIDL)*8) + 0;
[; ;pic18f248.h: 16574: extern volatile __bit RXF4EID1 @ (((unsigned) &RXF4EIDL)*8) + 1;
[; ;pic18f248.h: 16576: extern volatile __bit RXF4EID10 @ (((unsigned) &RXF4EIDH)*8) + 2;
[; ;pic18f248.h: 16578: extern volatile __bit RXF4EID11 @ (((unsigned) &RXF4EIDH)*8) + 3;
[; ;pic18f248.h: 16580: extern volatile __bit RXF4EID12 @ (((unsigned) &RXF4EIDH)*8) + 4;
[; ;pic18f248.h: 16582: extern volatile __bit RXF4EID13 @ (((unsigned) &RXF4EIDH)*8) + 5;
[; ;pic18f248.h: 16584: extern volatile __bit RXF4EID14 @ (((unsigned) &RXF4EIDH)*8) + 6;
[; ;pic18f248.h: 16586: extern volatile __bit RXF4EID15 @ (((unsigned) &RXF4EIDH)*8) + 7;
[; ;pic18f248.h: 16588: extern volatile __bit RXF4EID16 @ (((unsigned) &RXF4SIDL)*8) + 0;
[; ;pic18f248.h: 16590: extern volatile __bit RXF4EID17 @ (((unsigned) &RXF4SIDL)*8) + 1;
[; ;pic18f248.h: 16592: extern volatile __bit RXF4EID2 @ (((unsigned) &RXF4EIDL)*8) + 2;
[; ;pic18f248.h: 16594: extern volatile __bit RXF4EID3 @ (((unsigned) &RXF4EIDL)*8) + 3;
[; ;pic18f248.h: 16596: extern volatile __bit RXF4EID4 @ (((unsigned) &RXF4EIDL)*8) + 4;
[; ;pic18f248.h: 16598: extern volatile __bit RXF4EID5 @ (((unsigned) &RXF4EIDL)*8) + 5;
[; ;pic18f248.h: 16600: extern volatile __bit RXF4EID6 @ (((unsigned) &RXF4EIDL)*8) + 6;
[; ;pic18f248.h: 16602: extern volatile __bit RXF4EID7 @ (((unsigned) &RXF4EIDL)*8) + 7;
[; ;pic18f248.h: 16604: extern volatile __bit RXF4EID8 @ (((unsigned) &RXF4EIDH)*8) + 0;
[; ;pic18f248.h: 16606: extern volatile __bit RXF4EID9 @ (((unsigned) &RXF4EIDH)*8) + 1;
[; ;pic18f248.h: 16608: extern volatile __bit RXF4EXIDEN @ (((unsigned) &RXF4SIDL)*8) + 3;
[; ;pic18f248.h: 16610: extern volatile __bit RXF4SID0 @ (((unsigned) &RXF4SIDL)*8) + 5;
[; ;pic18f248.h: 16612: extern volatile __bit RXF4SID1 @ (((unsigned) &RXF4SIDL)*8) + 6;
[; ;pic18f248.h: 16614: extern volatile __bit RXF4SID10 @ (((unsigned) &RXF4SIDH)*8) + 7;
[; ;pic18f248.h: 16616: extern volatile __bit RXF4SID2 @ (((unsigned) &RXF4SIDL)*8) + 7;
[; ;pic18f248.h: 16618: extern volatile __bit RXF4SID3 @ (((unsigned) &RXF4SIDH)*8) + 0;
[; ;pic18f248.h: 16620: extern volatile __bit RXF4SID4 @ (((unsigned) &RXF4SIDH)*8) + 1;
[; ;pic18f248.h: 16622: extern volatile __bit RXF4SID5 @ (((unsigned) &RXF4SIDH)*8) + 2;
[; ;pic18f248.h: 16624: extern volatile __bit RXF4SID6 @ (((unsigned) &RXF4SIDH)*8) + 3;
[; ;pic18f248.h: 16626: extern volatile __bit RXF4SID7 @ (((unsigned) &RXF4SIDH)*8) + 4;
[; ;pic18f248.h: 16628: extern volatile __bit RXF4SID8 @ (((unsigned) &RXF4SIDH)*8) + 5;
[; ;pic18f248.h: 16630: extern volatile __bit RXF4SID9 @ (((unsigned) &RXF4SIDH)*8) + 6;
[; ;pic18f248.h: 16632: extern volatile __bit RXF5EID0 @ (((unsigned) &RXF5EIDL)*8) + 0;
[; ;pic18f248.h: 16634: extern volatile __bit RXF5EID1 @ (((unsigned) &RXF5EIDL)*8) + 1;
[; ;pic18f248.h: 16636: extern volatile __bit RXF5EID10 @ (((unsigned) &RXF5EIDH)*8) + 2;
[; ;pic18f248.h: 16638: extern volatile __bit RXF5EID11 @ (((unsigned) &RXF5EIDH)*8) + 3;
[; ;pic18f248.h: 16640: extern volatile __bit RXF5EID12 @ (((unsigned) &RXF5EIDH)*8) + 4;
[; ;pic18f248.h: 16642: extern volatile __bit RXF5EID13 @ (((unsigned) &RXF5EIDH)*8) + 5;
[; ;pic18f248.h: 16644: extern volatile __bit RXF5EID14 @ (((unsigned) &RXF5EIDH)*8) + 6;
[; ;pic18f248.h: 16646: extern volatile __bit RXF5EID15 @ (((unsigned) &RXF5EIDH)*8) + 7;
[; ;pic18f248.h: 16648: extern volatile __bit RXF5EID16 @ (((unsigned) &RXF5SIDL)*8) + 0;
[; ;pic18f248.h: 16650: extern volatile __bit RXF5EID17 @ (((unsigned) &RXF5SIDL)*8) + 1;
[; ;pic18f248.h: 16652: extern volatile __bit RXF5EID2 @ (((unsigned) &RXF5EIDL)*8) + 2;
[; ;pic18f248.h: 16654: extern volatile __bit RXF5EID3 @ (((unsigned) &RXF5EIDL)*8) + 3;
[; ;pic18f248.h: 16656: extern volatile __bit RXF5EID4 @ (((unsigned) &RXF5EIDL)*8) + 4;
[; ;pic18f248.h: 16658: extern volatile __bit RXF5EID5 @ (((unsigned) &RXF5EIDL)*8) + 5;
[; ;pic18f248.h: 16660: extern volatile __bit RXF5EID6 @ (((unsigned) &RXF5EIDL)*8) + 6;
[; ;pic18f248.h: 16662: extern volatile __bit RXF5EID7 @ (((unsigned) &RXF5EIDL)*8) + 7;
[; ;pic18f248.h: 16664: extern volatile __bit RXF5EID8 @ (((unsigned) &RXF5EIDH)*8) + 0;
[; ;pic18f248.h: 16666: extern volatile __bit RXF5EID9 @ (((unsigned) &RXF5EIDH)*8) + 1;
[; ;pic18f248.h: 16668: extern volatile __bit RXF5EXIDEN @ (((unsigned) &RXF5SIDL)*8) + 3;
[; ;pic18f248.h: 16670: extern volatile __bit RXF5SID0 @ (((unsigned) &RXF5SIDL)*8) + 5;
[; ;pic18f248.h: 16672: extern volatile __bit RXF5SID1 @ (((unsigned) &RXF5SIDL)*8) + 6;
[; ;pic18f248.h: 16674: extern volatile __bit RXF5SID10 @ (((unsigned) &RXF5SIDH)*8) + 7;
[; ;pic18f248.h: 16676: extern volatile __bit RXF5SID2 @ (((unsigned) &RXF5SIDL)*8) + 7;
[; ;pic18f248.h: 16678: extern volatile __bit RXF5SID3 @ (((unsigned) &RXF5SIDH)*8) + 0;
[; ;pic18f248.h: 16680: extern volatile __bit RXF5SID4 @ (((unsigned) &RXF5SIDH)*8) + 1;
[; ;pic18f248.h: 16682: extern volatile __bit RXF5SID5 @ (((unsigned) &RXF5SIDH)*8) + 2;
[; ;pic18f248.h: 16684: extern volatile __bit RXF5SID6 @ (((unsigned) &RXF5SIDH)*8) + 3;
[; ;pic18f248.h: 16686: extern volatile __bit RXF5SID7 @ (((unsigned) &RXF5SIDH)*8) + 4;
[; ;pic18f248.h: 16688: extern volatile __bit RXF5SID8 @ (((unsigned) &RXF5SIDH)*8) + 5;
[; ;pic18f248.h: 16690: extern volatile __bit RXF5SID9 @ (((unsigned) &RXF5SIDH)*8) + 6;
[; ;pic18f248.h: 16692: extern volatile __bit RXM0EID0 @ (((unsigned) &RXM0EIDL)*8) + 0;
[; ;pic18f248.h: 16694: extern volatile __bit RXM0EID1 @ (((unsigned) &RXM0EIDL)*8) + 1;
[; ;pic18f248.h: 16696: extern volatile __bit RXM0EID10 @ (((unsigned) &RXM0EIDH)*8) + 2;
[; ;pic18f248.h: 16698: extern volatile __bit RXM0EID11 @ (((unsigned) &RXM0EIDH)*8) + 3;
[; ;pic18f248.h: 16700: extern volatile __bit RXM0EID12 @ (((unsigned) &RXM0EIDH)*8) + 4;
[; ;pic18f248.h: 16702: extern volatile __bit RXM0EID13 @ (((unsigned) &RXM0EIDH)*8) + 5;
[; ;pic18f248.h: 16704: extern volatile __bit RXM0EID14 @ (((unsigned) &RXM0EIDH)*8) + 6;
[; ;pic18f248.h: 16706: extern volatile __bit RXM0EID15 @ (((unsigned) &RXM0EIDH)*8) + 7;
[; ;pic18f248.h: 16708: extern volatile __bit RXM0EID16 @ (((unsigned) &RXM0SIDL)*8) + 0;
[; ;pic18f248.h: 16710: extern volatile __bit RXM0EID17 @ (((unsigned) &RXM0SIDL)*8) + 1;
[; ;pic18f248.h: 16712: extern volatile __bit RXM0EID2 @ (((unsigned) &RXM0EIDL)*8) + 2;
[; ;pic18f248.h: 16714: extern volatile __bit RXM0EID3 @ (((unsigned) &RXM0EIDL)*8) + 3;
[; ;pic18f248.h: 16716: extern volatile __bit RXM0EID4 @ (((unsigned) &RXM0EIDL)*8) + 4;
[; ;pic18f248.h: 16718: extern volatile __bit RXM0EID5 @ (((unsigned) &RXM0EIDL)*8) + 5;
[; ;pic18f248.h: 16720: extern volatile __bit RXM0EID6 @ (((unsigned) &RXM0EIDL)*8) + 6;
[; ;pic18f248.h: 16722: extern volatile __bit RXM0EID7 @ (((unsigned) &RXM0EIDL)*8) + 7;
[; ;pic18f248.h: 16724: extern volatile __bit RXM0EID8 @ (((unsigned) &RXM0EIDH)*8) + 0;
[; ;pic18f248.h: 16726: extern volatile __bit RXM0EID9 @ (((unsigned) &RXM0EIDH)*8) + 1;
[; ;pic18f248.h: 16728: extern volatile __bit RXM0SID0 @ (((unsigned) &RXM0SIDL)*8) + 5;
[; ;pic18f248.h: 16730: extern volatile __bit RXM0SID1 @ (((unsigned) &RXM0SIDL)*8) + 6;
[; ;pic18f248.h: 16732: extern volatile __bit RXM0SID10 @ (((unsigned) &RXM0SIDH)*8) + 7;
[; ;pic18f248.h: 16734: extern volatile __bit RXM0SID2 @ (((unsigned) &RXM0SIDL)*8) + 7;
[; ;pic18f248.h: 16736: extern volatile __bit RXM0SID3 @ (((unsigned) &RXM0SIDH)*8) + 0;
[; ;pic18f248.h: 16738: extern volatile __bit RXM0SID4 @ (((unsigned) &RXM0SIDH)*8) + 1;
[; ;pic18f248.h: 16740: extern volatile __bit RXM0SID5 @ (((unsigned) &RXM0SIDH)*8) + 2;
[; ;pic18f248.h: 16742: extern volatile __bit RXM0SID6 @ (((unsigned) &RXM0SIDH)*8) + 3;
[; ;pic18f248.h: 16744: extern volatile __bit RXM0SID7 @ (((unsigned) &RXM0SIDH)*8) + 4;
[; ;pic18f248.h: 16746: extern volatile __bit RXM0SID8 @ (((unsigned) &RXM0SIDH)*8) + 5;
[; ;pic18f248.h: 16748: extern volatile __bit RXM0SID9 @ (((unsigned) &RXM0SIDH)*8) + 6;
[; ;pic18f248.h: 16750: extern volatile __bit RXM1EID0 @ (((unsigned) &RXM1EIDL)*8) + 0;
[; ;pic18f248.h: 16752: extern volatile __bit RXM1EID1 @ (((unsigned) &RXM1EIDL)*8) + 1;
[; ;pic18f248.h: 16754: extern volatile __bit RXM1EID10 @ (((unsigned) &RXM1EIDH)*8) + 2;
[; ;pic18f248.h: 16756: extern volatile __bit RXM1EID11 @ (((unsigned) &RXM1EIDH)*8) + 3;
[; ;pic18f248.h: 16758: extern volatile __bit RXM1EID12 @ (((unsigned) &RXM1EIDH)*8) + 4;
[; ;pic18f248.h: 16760: extern volatile __bit RXM1EID13 @ (((unsigned) &RXM1EIDH)*8) + 5;
[; ;pic18f248.h: 16762: extern volatile __bit RXM1EID14 @ (((unsigned) &RXM1EIDH)*8) + 6;
[; ;pic18f248.h: 16764: extern volatile __bit RXM1EID15 @ (((unsigned) &RXM1EIDH)*8) + 7;
[; ;pic18f248.h: 16766: extern volatile __bit RXM1EID16 @ (((unsigned) &RXM1SIDL)*8) + 0;
[; ;pic18f248.h: 16768: extern volatile __bit RXM1EID17 @ (((unsigned) &RXM1SIDL)*8) + 1;
[; ;pic18f248.h: 16770: extern volatile __bit RXM1EID2 @ (((unsigned) &RXM1EIDL)*8) + 2;
[; ;pic18f248.h: 16772: extern volatile __bit RXM1EID3 @ (((unsigned) &RXM1EIDL)*8) + 3;
[; ;pic18f248.h: 16774: extern volatile __bit RXM1EID4 @ (((unsigned) &RXM1EIDL)*8) + 4;
[; ;pic18f248.h: 16776: extern volatile __bit RXM1EID5 @ (((unsigned) &RXM1EIDL)*8) + 5;
[; ;pic18f248.h: 16778: extern volatile __bit RXM1EID6 @ (((unsigned) &RXM1EIDL)*8) + 6;
[; ;pic18f248.h: 16780: extern volatile __bit RXM1EID7 @ (((unsigned) &RXM1EIDL)*8) + 7;
[; ;pic18f248.h: 16782: extern volatile __bit RXM1EID8 @ (((unsigned) &RXM1EIDH)*8) + 0;
[; ;pic18f248.h: 16784: extern volatile __bit RXM1EID9 @ (((unsigned) &RXM1EIDH)*8) + 1;
[; ;pic18f248.h: 16786: extern volatile __bit RXM1SID0 @ (((unsigned) &RXM1SIDL)*8) + 5;
[; ;pic18f248.h: 16788: extern volatile __bit RXM1SID1 @ (((unsigned) &RXM1SIDL)*8) + 6;
[; ;pic18f248.h: 16790: extern volatile __bit RXM1SID10 @ (((unsigned) &RXM1SIDH)*8) + 7;
[; ;pic18f248.h: 16792: extern volatile __bit RXM1SID2 @ (((unsigned) &RXM1SIDL)*8) + 7;
[; ;pic18f248.h: 16794: extern volatile __bit RXM1SID3 @ (((unsigned) &RXM1SIDH)*8) + 0;
[; ;pic18f248.h: 16796: extern volatile __bit RXM1SID4 @ (((unsigned) &RXM1SIDH)*8) + 1;
[; ;pic18f248.h: 16798: extern volatile __bit RXM1SID5 @ (((unsigned) &RXM1SIDH)*8) + 2;
[; ;pic18f248.h: 16800: extern volatile __bit RXM1SID6 @ (((unsigned) &RXM1SIDH)*8) + 3;
[; ;pic18f248.h: 16802: extern volatile __bit RXM1SID7 @ (((unsigned) &RXM1SIDH)*8) + 4;
[; ;pic18f248.h: 16804: extern volatile __bit RXM1SID8 @ (((unsigned) &RXM1SIDH)*8) + 5;
[; ;pic18f248.h: 16806: extern volatile __bit RXM1SID9 @ (((unsigned) &RXM1SIDH)*8) + 6;
[; ;pic18f248.h: 16808: extern volatile __bit RXWARN @ (((unsigned) &COMSTAT)*8) + 1;
[; ;pic18f248.h: 16810: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f248.h: 16812: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f248.h: 16814: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f248.h: 16816: extern volatile __bit SAM @ (((unsigned) &BRGCON2)*8) + 6;
[; ;pic18f248.h: 16818: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f248.h: 16820: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f248.h: 16822: extern volatile __bit SCS @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f248.h: 16824: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f248.h: 16826: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f248.h: 16828: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f248.h: 16830: extern volatile __bit SEG1PH0 @ (((unsigned) &BRGCON2)*8) + 3;
[; ;pic18f248.h: 16832: extern volatile __bit SEG1PH1 @ (((unsigned) &BRGCON2)*8) + 4;
[; ;pic18f248.h: 16834: extern volatile __bit SEG1PH2 @ (((unsigned) &BRGCON2)*8) + 5;
[; ;pic18f248.h: 16836: extern volatile __bit SEG2PH0 @ (((unsigned) &BRGCON3)*8) + 0;
[; ;pic18f248.h: 16838: extern volatile __bit SEG2PH1 @ (((unsigned) &BRGCON3)*8) + 1;
[; ;pic18f248.h: 16840: extern volatile __bit SEG2PH2 @ (((unsigned) &BRGCON3)*8) + 2;
[; ;pic18f248.h: 16842: extern volatile __bit SEG2PHT @ (((unsigned) &BRGCON2)*8) + 7;
[; ;pic18f248.h: 16844: extern volatile __bit SEG2PHTS @ (((unsigned) &BRGCON2)*8) + 7;
[; ;pic18f248.h: 16846: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f248.h: 16848: extern volatile __bit SJW0 @ (((unsigned) &BRGCON1)*8) + 6;
[; ;pic18f248.h: 16850: extern volatile __bit SJW1 @ (((unsigned) &BRGCON1)*8) + 7;
[; ;pic18f248.h: 16852: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f248.h: 16854: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f248.h: 16856: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f248.h: 16858: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f248.h: 16860: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f248.h: 16862: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f248.h: 16864: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f248.h: 16866: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f248.h: 16868: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f248.h: 16870: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f248.h: 16872: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f248.h: 16874: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f248.h: 16876: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f248.h: 16878: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f248.h: 16880: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f248.h: 16882: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f248.h: 16884: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f248.h: 16886: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f248.h: 16888: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f248.h: 16890: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f248.h: 16892: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f248.h: 16894: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f248.h: 16896: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f248.h: 16898: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f248.h: 16900: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f248.h: 16902: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f248.h: 16904: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f248.h: 16906: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f248.h: 16908: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f248.h: 16910: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f248.h: 16912: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f248.h: 16914: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f248.h: 16916: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f248.h: 16918: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f248.h: 16920: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f248.h: 16922: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f248.h: 16924: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f248.h: 16926: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f248.h: 16928: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f248.h: 16930: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f248.h: 16932: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f248.h: 16934: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f248.h: 16936: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f248.h: 16938: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f248.h: 16940: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f248.h: 16942: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f248.h: 16944: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f248.h: 16946: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f248.h: 16948: extern volatile __bit T1INSYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f248.h: 16950: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f248.h: 16952: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f248.h: 16954: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f248.h: 16956: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f248.h: 16958: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f248.h: 16960: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f248.h: 16962: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f248.h: 16964: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f248.h: 16966: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f248.h: 16968: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f248.h: 16970: extern volatile __bit T3ECCP1 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f248.h: 16972: extern volatile __bit T3INSYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f248.h: 16974: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f248.h: 16976: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f248.h: 16978: extern volatile __bit TBB1D23 @ (((unsigned) &TXB1D2)*8) + 3;
[; ;pic18f248.h: 16980: extern volatile __bit TEC0 @ (((unsigned) &TXERRCNT)*8) + 0;
[; ;pic18f248.h: 16982: extern volatile __bit TEC1 @ (((unsigned) &TXERRCNT)*8) + 1;
[; ;pic18f248.h: 16984: extern volatile __bit TEC2 @ (((unsigned) &TXERRCNT)*8) + 2;
[; ;pic18f248.h: 16986: extern volatile __bit TEC3 @ (((unsigned) &TXERRCNT)*8) + 3;
[; ;pic18f248.h: 16988: extern volatile __bit TEC4 @ (((unsigned) &TXERRCNT)*8) + 4;
[; ;pic18f248.h: 16990: extern volatile __bit TEC5 @ (((unsigned) &TXERRCNT)*8) + 5;
[; ;pic18f248.h: 16992: extern volatile __bit TEC6 @ (((unsigned) &TXERRCNT)*8) + 6;
[; ;pic18f248.h: 16994: extern volatile __bit TEC7 @ (((unsigned) &TXERRCNT)*8) + 7;
[; ;pic18f248.h: 16996: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f248.h: 16998: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f248.h: 17000: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f248.h: 17002: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f248.h: 17004: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f248.h: 17006: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f248.h: 17008: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f248.h: 17010: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f248.h: 17012: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f248.h: 17014: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f248.h: 17016: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f248.h: 17018: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f248.h: 17020: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f248.h: 17022: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f248.h: 17024: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f248.h: 17026: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f248.h: 17028: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f248.h: 17030: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f248.h: 17032: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f248.h: 17034: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f248.h: 17036: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f248.h: 17038: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f248.h: 17040: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f248.h: 17042: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f248.h: 17044: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f248.h: 17046: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f248.h: 17048: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f248.h: 17050: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f248.h: 17052: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f248.h: 17054: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f248.h: 17056: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f248.h: 17058: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f248.h: 17060: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f248.h: 17062: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f248.h: 17064: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f248.h: 17066: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f248.h: 17068: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f248.h: 17070: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f248.h: 17072: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f248.h: 17074: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f248.h: 17076: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f248.h: 17078: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f248.h: 17080: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f248.h: 17082: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f248.h: 17084: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f248.h: 17086: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f248.h: 17088: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f248.h: 17090: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f248.h: 17092: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f248.h: 17094: extern volatile __bit TX0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f248.h: 17096: extern volatile __bit TX0IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f248.h: 17098: extern volatile __bit __attribute__((__deprecated__)) TX1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f248.h: 17100: extern volatile __bit __attribute__((__deprecated__)) TX1IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f248.h: 17102: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f248.h: 17104: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f248.h: 17106: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f248.h: 17108: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f248.h: 17110: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f248.h: 17112: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f248.h: 17114: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f248.h: 17116: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f248.h: 17118: extern volatile __bit TXB0ABT @ (((unsigned) &TXB0CON)*8) + 6;
[; ;pic18f248.h: 17120: extern volatile __bit TXB0D00 @ (((unsigned) &TXB0D0)*8) + 0;
[; ;pic18f248.h: 17122: extern volatile __bit TXB0D01 @ (((unsigned) &TXB0D0)*8) + 1;
[; ;pic18f248.h: 17124: extern volatile __bit TXB0D02 @ (((unsigned) &TXB0D0)*8) + 2;
[; ;pic18f248.h: 17126: extern volatile __bit TXB0D03 @ (((unsigned) &TXB0D0)*8) + 3;
[; ;pic18f248.h: 17128: extern volatile __bit TXB0D04 @ (((unsigned) &TXB0D0)*8) + 4;
[; ;pic18f248.h: 17130: extern volatile __bit TXB0D05 @ (((unsigned) &TXB0D0)*8) + 5;
[; ;pic18f248.h: 17132: extern volatile __bit TXB0D06 @ (((unsigned) &TXB0D0)*8) + 6;
[; ;pic18f248.h: 17134: extern volatile __bit TXB0D07 @ (((unsigned) &TXB0D0)*8) + 7;
[; ;pic18f248.h: 17136: extern volatile __bit TXB0D10 @ (((unsigned) &TXB0D1)*8) + 0;
[; ;pic18f248.h: 17138: extern volatile __bit TXB0D11 @ (((unsigned) &TXB0D1)*8) + 1;
[; ;pic18f248.h: 17140: extern volatile __bit TXB0D12 @ (((unsigned) &TXB0D1)*8) + 2;
[; ;pic18f248.h: 17142: extern volatile __bit TXB0D13 @ (((unsigned) &TXB0D1)*8) + 3;
[; ;pic18f248.h: 17144: extern volatile __bit TXB0D14 @ (((unsigned) &TXB0D1)*8) + 4;
[; ;pic18f248.h: 17146: extern volatile __bit TXB0D15 @ (((unsigned) &TXB0D1)*8) + 5;
[; ;pic18f248.h: 17148: extern volatile __bit TXB0D16 @ (((unsigned) &TXB0D1)*8) + 6;
[; ;pic18f248.h: 17150: extern volatile __bit TXB0D17 @ (((unsigned) &TXB0D1)*8) + 7;
[; ;pic18f248.h: 17152: extern volatile __bit TXB0D20 @ (((unsigned) &TXB0D2)*8) + 0;
[; ;pic18f248.h: 17154: extern volatile __bit TXB0D21 @ (((unsigned) &TXB0D2)*8) + 1;
[; ;pic18f248.h: 17156: extern volatile __bit TXB0D22 @ (((unsigned) &TXB0D2)*8) + 2;
[; ;pic18f248.h: 17158: extern volatile __bit TXB0D23 @ (((unsigned) &TXB0D2)*8) + 3;
[; ;pic18f248.h: 17160: extern volatile __bit TXB0D24 @ (((unsigned) &TXB0D2)*8) + 4;
[; ;pic18f248.h: 17162: extern volatile __bit TXB0D25 @ (((unsigned) &TXB0D2)*8) + 5;
[; ;pic18f248.h: 17164: extern volatile __bit TXB0D26 @ (((unsigned) &TXB0D2)*8) + 6;
[; ;pic18f248.h: 17166: extern volatile __bit TXB0D27 @ (((unsigned) &TXB0D2)*8) + 7;
[; ;pic18f248.h: 17168: extern volatile __bit TXB0D30 @ (((unsigned) &TXB0D3)*8) + 0;
[; ;pic18f248.h: 17170: extern volatile __bit TXB0D31 @ (((unsigned) &TXB0D3)*8) + 1;
[; ;pic18f248.h: 17172: extern volatile __bit TXB0D32 @ (((unsigned) &TXB0D3)*8) + 2;
[; ;pic18f248.h: 17174: extern volatile __bit TXB0D33 @ (((unsigned) &TXB0D3)*8) + 3;
[; ;pic18f248.h: 17176: extern volatile __bit TXB0D34 @ (((unsigned) &TXB0D3)*8) + 4;
[; ;pic18f248.h: 17178: extern volatile __bit TXB0D35 @ (((unsigned) &TXB0D3)*8) + 5;
[; ;pic18f248.h: 17180: extern volatile __bit TXB0D36 @ (((unsigned) &TXB0D3)*8) + 6;
[; ;pic18f248.h: 17182: extern volatile __bit TXB0D37 @ (((unsigned) &TXB0D3)*8) + 7;
[; ;pic18f248.h: 17184: extern volatile __bit TXB0D40 @ (((unsigned) &TXB0D4)*8) + 0;
[; ;pic18f248.h: 17186: extern volatile __bit TXB0D41 @ (((unsigned) &TXB0D4)*8) + 1;
[; ;pic18f248.h: 17188: extern volatile __bit TXB0D42 @ (((unsigned) &TXB0D4)*8) + 2;
[; ;pic18f248.h: 17190: extern volatile __bit TXB0D43 @ (((unsigned) &TXB0D4)*8) + 3;
[; ;pic18f248.h: 17192: extern volatile __bit TXB0D44 @ (((unsigned) &TXB0D4)*8) + 4;
[; ;pic18f248.h: 17194: extern volatile __bit TXB0D45 @ (((unsigned) &TXB0D4)*8) + 5;
[; ;pic18f248.h: 17196: extern volatile __bit TXB0D46 @ (((unsigned) &TXB0D4)*8) + 6;
[; ;pic18f248.h: 17198: extern volatile __bit TXB0D47 @ (((unsigned) &TXB0D4)*8) + 7;
[; ;pic18f248.h: 17200: extern volatile __bit TXB0D50 @ (((unsigned) &TXB0D5)*8) + 0;
[; ;pic18f248.h: 17202: extern volatile __bit TXB0D51 @ (((unsigned) &TXB0D5)*8) + 1;
[; ;pic18f248.h: 17204: extern volatile __bit TXB0D52 @ (((unsigned) &TXB0D5)*8) + 2;
[; ;pic18f248.h: 17206: extern volatile __bit TXB0D53 @ (((unsigned) &TXB0D5)*8) + 3;
[; ;pic18f248.h: 17208: extern volatile __bit TXB0D54 @ (((unsigned) &TXB0D5)*8) + 4;
[; ;pic18f248.h: 17210: extern volatile __bit TXB0D55 @ (((unsigned) &TXB0D5)*8) + 5;
[; ;pic18f248.h: 17212: extern volatile __bit TXB0D56 @ (((unsigned) &TXB0D5)*8) + 6;
[; ;pic18f248.h: 17214: extern volatile __bit TXB0D57 @ (((unsigned) &TXB0D5)*8) + 7;
[; ;pic18f248.h: 17216: extern volatile __bit TXB0D60 @ (((unsigned) &TXB0D6)*8) + 0;
[; ;pic18f248.h: 17218: extern volatile __bit TXB0D61 @ (((unsigned) &TXB0D6)*8) + 1;
[; ;pic18f248.h: 17220: extern volatile __bit TXB0D62 @ (((unsigned) &TXB0D6)*8) + 2;
[; ;pic18f248.h: 17222: extern volatile __bit TXB0D63 @ (((unsigned) &TXB0D6)*8) + 3;
[; ;pic18f248.h: 17224: extern volatile __bit TXB0D64 @ (((unsigned) &TXB0D6)*8) + 4;
[; ;pic18f248.h: 17226: extern volatile __bit TXB0D65 @ (((unsigned) &TXB0D6)*8) + 5;
[; ;pic18f248.h: 17228: extern volatile __bit TXB0D66 @ (((unsigned) &TXB0D6)*8) + 6;
[; ;pic18f248.h: 17230: extern volatile __bit TXB0D67 @ (((unsigned) &TXB0D6)*8) + 7;
[; ;pic18f248.h: 17232: extern volatile __bit TXB0D70 @ (((unsigned) &TXB0D7)*8) + 0;
[; ;pic18f248.h: 17234: extern volatile __bit TXB0D71 @ (((unsigned) &TXB0D7)*8) + 1;
[; ;pic18f248.h: 17236: extern volatile __bit TXB0D72 @ (((unsigned) &TXB0D7)*8) + 2;
[; ;pic18f248.h: 17238: extern volatile __bit TXB0D73 @ (((unsigned) &TXB0D7)*8) + 3;
[; ;pic18f248.h: 17240: extern volatile __bit TXB0D74 @ (((unsigned) &TXB0D7)*8) + 4;
[; ;pic18f248.h: 17242: extern volatile __bit TXB0D75 @ (((unsigned) &TXB0D7)*8) + 5;
[; ;pic18f248.h: 17244: extern volatile __bit TXB0D76 @ (((unsigned) &TXB0D7)*8) + 6;
[; ;pic18f248.h: 17246: extern volatile __bit TXB0D77 @ (((unsigned) &TXB0D7)*8) + 7;
[; ;pic18f248.h: 17248: extern volatile __bit TXB0DLC0 @ (((unsigned) &TXB0DLC)*8) + 0;
[; ;pic18f248.h: 17250: extern volatile __bit TXB0DLC1 @ (((unsigned) &TXB0DLC)*8) + 1;
[; ;pic18f248.h: 17252: extern volatile __bit TXB0DLC2 @ (((unsigned) &TXB0DLC)*8) + 2;
[; ;pic18f248.h: 17254: extern volatile __bit TXB0DLC3 @ (((unsigned) &TXB0DLC)*8) + 3;
[; ;pic18f248.h: 17256: extern volatile __bit TXB0EID0 @ (((unsigned) &TXB0EIDL)*8) + 0;
[; ;pic18f248.h: 17258: extern volatile __bit TXB0EID1 @ (((unsigned) &TXB0EIDL)*8) + 1;
[; ;pic18f248.h: 17260: extern volatile __bit TXB0EID10 @ (((unsigned) &TXB0EIDH)*8) + 2;
[; ;pic18f248.h: 17262: extern volatile __bit TXB0EID11 @ (((unsigned) &TXB0EIDH)*8) + 3;
[; ;pic18f248.h: 17264: extern volatile __bit TXB0EID12 @ (((unsigned) &TXB0EIDH)*8) + 4;
[; ;pic18f248.h: 17266: extern volatile __bit TXB0EID13 @ (((unsigned) &TXB0EIDH)*8) + 5;
[; ;pic18f248.h: 17268: extern volatile __bit TXB0EID14 @ (((unsigned) &TXB0EIDH)*8) + 6;
[; ;pic18f248.h: 17270: extern volatile __bit TXB0EID15 @ (((unsigned) &TXB0EIDH)*8) + 7;
[; ;pic18f248.h: 17272: extern volatile __bit TXB0EID16 @ (((unsigned) &TXB0SIDL)*8) + 0;
[; ;pic18f248.h: 17274: extern volatile __bit TXB0EID17 @ (((unsigned) &TXB0SIDL)*8) + 1;
[; ;pic18f248.h: 17276: extern volatile __bit TXB0EID2 @ (((unsigned) &TXB0EIDL)*8) + 2;
[; ;pic18f248.h: 17278: extern volatile __bit TXB0EID3 @ (((unsigned) &TXB0EIDL)*8) + 3;
[; ;pic18f248.h: 17280: extern volatile __bit TXB0EID4 @ (((unsigned) &TXB0EIDL)*8) + 4;
[; ;pic18f248.h: 17282: extern volatile __bit TXB0EID5 @ (((unsigned) &TXB0EIDL)*8) + 5;
[; ;pic18f248.h: 17284: extern volatile __bit TXB0EID6 @ (((unsigned) &TXB0EIDL)*8) + 6;
[; ;pic18f248.h: 17286: extern volatile __bit TXB0EID7 @ (((unsigned) &TXB0EIDL)*8) + 7;
[; ;pic18f248.h: 17288: extern volatile __bit TXB0EID8 @ (((unsigned) &TXB0EIDH)*8) + 0;
[; ;pic18f248.h: 17290: extern volatile __bit TXB0EID9 @ (((unsigned) &TXB0EIDH)*8) + 1;
[; ;pic18f248.h: 17292: extern volatile __bit TXB0ERR @ (((unsigned) &TXB0CON)*8) + 4;
[; ;pic18f248.h: 17294: extern volatile __bit TXB0EXIDE @ (((unsigned) &TXB0SIDL)*8) + 3;
[; ;pic18f248.h: 17296: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f248.h: 17298: extern volatile __bit TXB0IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f248.h: 17300: extern volatile __bit TXB0IP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f248.h: 17302: extern volatile __bit TXB0LARB @ (((unsigned) &TXB0CON)*8) + 5;
[; ;pic18f248.h: 17304: extern volatile __bit TXB0PRI0 @ (((unsigned) &TXB0CON)*8) + 0;
[; ;pic18f248.h: 17306: extern volatile __bit TXB0PRI1 @ (((unsigned) &TXB0CON)*8) + 1;
[; ;pic18f248.h: 17308: extern volatile __bit TXB0REQ @ (((unsigned) &TXB0CON)*8) + 3;
[; ;pic18f248.h: 17310: extern volatile __bit TXB0RTR @ (((unsigned) &TXB0DLC)*8) + 6;
[; ;pic18f248.h: 17312: extern volatile __bit TXB0SID0 @ (((unsigned) &TXB0SIDL)*8) + 5;
[; ;pic18f248.h: 17314: extern volatile __bit TXB0SID1 @ (((unsigned) &TXB0SIDL)*8) + 6;
[; ;pic18f248.h: 17316: extern volatile __bit TXB0SID10 @ (((unsigned) &TXB0SIDH)*8) + 7;
[; ;pic18f248.h: 17318: extern volatile __bit TXB0SID2 @ (((unsigned) &TXB0SIDL)*8) + 7;
[; ;pic18f248.h: 17320: extern volatile __bit TXB0SID3 @ (((unsigned) &TXB0SIDH)*8) + 0;
[; ;pic18f248.h: 17322: extern volatile __bit TXB0SID4 @ (((unsigned) &TXB0SIDH)*8) + 1;
[; ;pic18f248.h: 17324: extern volatile __bit TXB0SID5 @ (((unsigned) &TXB0SIDH)*8) + 2;
[; ;pic18f248.h: 17326: extern volatile __bit TXB0SID6 @ (((unsigned) &TXB0SIDH)*8) + 3;
[; ;pic18f248.h: 17328: extern volatile __bit TXB0SID7 @ (((unsigned) &TXB0SIDH)*8) + 4;
[; ;pic18f248.h: 17330: extern volatile __bit TXB0SID8 @ (((unsigned) &TXB0SIDH)*8) + 5;
[; ;pic18f248.h: 17332: extern volatile __bit TXB0SID9 @ (((unsigned) &TXB0SIDH)*8) + 6;
[; ;pic18f248.h: 17334: extern volatile __bit TXB1ABT @ (((unsigned) &TXB1CON)*8) + 6;
[; ;pic18f248.h: 17336: extern volatile __bit TXB1D00 @ (((unsigned) &TXB1D0)*8) + 0;
[; ;pic18f248.h: 17338: extern volatile __bit TXB1D01 @ (((unsigned) &TXB1D0)*8) + 1;
[; ;pic18f248.h: 17340: extern volatile __bit TXB1D02 @ (((unsigned) &TXB1D0)*8) + 2;
[; ;pic18f248.h: 17342: extern volatile __bit TXB1D03 @ (((unsigned) &TXB1D0)*8) + 3;
[; ;pic18f248.h: 17344: extern volatile __bit TXB1D04 @ (((unsigned) &TXB1D0)*8) + 4;
[; ;pic18f248.h: 17346: extern volatile __bit TXB1D05 @ (((unsigned) &TXB1D0)*8) + 5;
[; ;pic18f248.h: 17348: extern volatile __bit TXB1D06 @ (((unsigned) &TXB1D0)*8) + 6;
[; ;pic18f248.h: 17350: extern volatile __bit TXB1D07 @ (((unsigned) &TXB1D0)*8) + 7;
[; ;pic18f248.h: 17352: extern volatile __bit TXB1D10 @ (((unsigned) &TXB1D1)*8) + 0;
[; ;pic18f248.h: 17354: extern volatile __bit TXB1D11 @ (((unsigned) &TXB1D1)*8) + 1;
[; ;pic18f248.h: 17356: extern volatile __bit TXB1D12 @ (((unsigned) &TXB1D1)*8) + 2;
[; ;pic18f248.h: 17358: extern volatile __bit TXB1D13 @ (((unsigned) &TXB1D1)*8) + 3;
[; ;pic18f248.h: 17360: extern volatile __bit TXB1D14 @ (((unsigned) &TXB1D1)*8) + 4;
[; ;pic18f248.h: 17362: extern volatile __bit TXB1D15 @ (((unsigned) &TXB1D1)*8) + 5;
[; ;pic18f248.h: 17364: extern volatile __bit TXB1D16 @ (((unsigned) &TXB1D1)*8) + 6;
[; ;pic18f248.h: 17366: extern volatile __bit TXB1D17 @ (((unsigned) &TXB1D1)*8) + 7;
[; ;pic18f248.h: 17368: extern volatile __bit TXB1D20 @ (((unsigned) &TXB1D2)*8) + 0;
[; ;pic18f248.h: 17370: extern volatile __bit TXB1D21 @ (((unsigned) &TXB1D2)*8) + 1;
[; ;pic18f248.h: 17372: extern volatile __bit TXB1D22 @ (((unsigned) &TXB1D2)*8) + 2;
[; ;pic18f248.h: 17374: extern volatile __bit TXB1D23 @ (((unsigned) &TXB1D2)*8) + 3;
[; ;pic18f248.h: 17376: extern volatile __bit TXB1D24 @ (((unsigned) &TXB1D2)*8) + 4;
[; ;pic18f248.h: 17378: extern volatile __bit TXB1D25 @ (((unsigned) &TXB1D2)*8) + 5;
[; ;pic18f248.h: 17380: extern volatile __bit TXB1D26 @ (((unsigned) &TXB1D2)*8) + 6;
[; ;pic18f248.h: 17382: extern volatile __bit TXB1D27 @ (((unsigned) &TXB1D2)*8) + 7;
[; ;pic18f248.h: 17384: extern volatile __bit TXB1D30 @ (((unsigned) &TXB1D3)*8) + 0;
[; ;pic18f248.h: 17386: extern volatile __bit TXB1D31 @ (((unsigned) &TXB1D3)*8) + 1;
[; ;pic18f248.h: 17388: extern volatile __bit TXB1D32 @ (((unsigned) &TXB1D3)*8) + 2;
[; ;pic18f248.h: 17390: extern volatile __bit TXB1D33 @ (((unsigned) &TXB1D3)*8) + 3;
[; ;pic18f248.h: 17392: extern volatile __bit TXB1D34 @ (((unsigned) &TXB1D3)*8) + 4;
[; ;pic18f248.h: 17394: extern volatile __bit TXB1D35 @ (((unsigned) &TXB1D3)*8) + 5;
[; ;pic18f248.h: 17396: extern volatile __bit TXB1D36 @ (((unsigned) &TXB1D3)*8) + 6;
[; ;pic18f248.h: 17398: extern volatile __bit TXB1D37 @ (((unsigned) &TXB1D3)*8) + 7;
[; ;pic18f248.h: 17400: extern volatile __bit TXB1D40 @ (((unsigned) &TXB1D4)*8) + 0;
[; ;pic18f248.h: 17402: extern volatile __bit TXB1D41 @ (((unsigned) &TXB1D4)*8) + 1;
[; ;pic18f248.h: 17404: extern volatile __bit TXB1D42 @ (((unsigned) &TXB1D4)*8) + 2;
[; ;pic18f248.h: 17406: extern volatile __bit TXB1D43 @ (((unsigned) &TXB1D4)*8) + 3;
[; ;pic18f248.h: 17408: extern volatile __bit TXB1D44 @ (((unsigned) &TXB1D4)*8) + 4;
[; ;pic18f248.h: 17410: extern volatile __bit TXB1D45 @ (((unsigned) &TXB1D4)*8) + 5;
[; ;pic18f248.h: 17412: extern volatile __bit TXB1D46 @ (((unsigned) &TXB1D4)*8) + 6;
[; ;pic18f248.h: 17414: extern volatile __bit TXB1D47 @ (((unsigned) &TXB1D4)*8) + 7;
[; ;pic18f248.h: 17416: extern volatile __bit TXB1D50 @ (((unsigned) &TXB1D5)*8) + 0;
[; ;pic18f248.h: 17418: extern volatile __bit TXB1D51 @ (((unsigned) &TXB1D5)*8) + 1;
[; ;pic18f248.h: 17420: extern volatile __bit TXB1D52 @ (((unsigned) &TXB1D5)*8) + 2;
[; ;pic18f248.h: 17422: extern volatile __bit TXB1D53 @ (((unsigned) &TXB1D5)*8) + 3;
[; ;pic18f248.h: 17424: extern volatile __bit TXB1D54 @ (((unsigned) &TXB1D5)*8) + 4;
[; ;pic18f248.h: 17426: extern volatile __bit TXB1D55 @ (((unsigned) &TXB1D5)*8) + 5;
[; ;pic18f248.h: 17428: extern volatile __bit TXB1D56 @ (((unsigned) &TXB1D5)*8) + 6;
[; ;pic18f248.h: 17430: extern volatile __bit TXB1D57 @ (((unsigned) &TXB1D5)*8) + 7;
[; ;pic18f248.h: 17432: extern volatile __bit TXB1D60 @ (((unsigned) &TXB1D6)*8) + 0;
[; ;pic18f248.h: 17434: extern volatile __bit TXB1D61 @ (((unsigned) &TXB1D6)*8) + 1;
[; ;pic18f248.h: 17436: extern volatile __bit TXB1D62 @ (((unsigned) &TXB1D6)*8) + 2;
[; ;pic18f248.h: 17438: extern volatile __bit TXB1D63 @ (((unsigned) &TXB1D6)*8) + 3;
[; ;pic18f248.h: 17440: extern volatile __bit TXB1D64 @ (((unsigned) &TXB1D6)*8) + 4;
[; ;pic18f248.h: 17442: extern volatile __bit TXB1D65 @ (((unsigned) &TXB1D6)*8) + 5;
[; ;pic18f248.h: 17444: extern volatile __bit TXB1D66 @ (((unsigned) &TXB1D6)*8) + 6;
[; ;pic18f248.h: 17446: extern volatile __bit TXB1D67 @ (((unsigned) &TXB1D6)*8) + 7;
[; ;pic18f248.h: 17448: extern volatile __bit TXB1D70 @ (((unsigned) &TXB1D7)*8) + 0;
[; ;pic18f248.h: 17450: extern volatile __bit TXB1D71 @ (((unsigned) &TXB1D7)*8) + 1;
[; ;pic18f248.h: 17452: extern volatile __bit TXB1D72 @ (((unsigned) &TXB1D7)*8) + 2;
[; ;pic18f248.h: 17454: extern volatile __bit TXB1D73 @ (((unsigned) &TXB1D7)*8) + 3;
[; ;pic18f248.h: 17456: extern volatile __bit TXB1D74 @ (((unsigned) &TXB1D7)*8) + 4;
[; ;pic18f248.h: 17458: extern volatile __bit TXB1D75 @ (((unsigned) &TXB1D7)*8) + 5;
[; ;pic18f248.h: 17460: extern volatile __bit TXB1D76 @ (((unsigned) &TXB1D7)*8) + 6;
[; ;pic18f248.h: 17462: extern volatile __bit TXB1D77 @ (((unsigned) &TXB1D7)*8) + 7;
[; ;pic18f248.h: 17464: extern volatile __bit TXB1DLC0 @ (((unsigned) &TXB1DLC)*8) + 0;
[; ;pic18f248.h: 17466: extern volatile __bit TXB1DLC1 @ (((unsigned) &TXB1DLC)*8) + 1;
[; ;pic18f248.h: 17468: extern volatile __bit TXB1DLC2 @ (((unsigned) &TXB1DLC)*8) + 2;
[; ;pic18f248.h: 17470: extern volatile __bit TXB1DLC3 @ (((unsigned) &TXB1DLC)*8) + 3;
[; ;pic18f248.h: 17472: extern volatile __bit TXB1EID0 @ (((unsigned) &TXB1EIDL)*8) + 0;
[; ;pic18f248.h: 17474: extern volatile __bit TXB1EID1 @ (((unsigned) &TXB1EIDL)*8) + 1;
[; ;pic18f248.h: 17476: extern volatile __bit TXB1EID10 @ (((unsigned) &TXB1EIDH)*8) + 2;
[; ;pic18f248.h: 17478: extern volatile __bit TXB1EID11 @ (((unsigned) &TXB1EIDH)*8) + 3;
[; ;pic18f248.h: 17480: extern volatile __bit TXB1EID12 @ (((unsigned) &TXB1EIDH)*8) + 4;
[; ;pic18f248.h: 17482: extern volatile __bit TXB1EID13 @ (((unsigned) &TXB1EIDH)*8) + 5;
[; ;pic18f248.h: 17484: extern volatile __bit TXB1EID14 @ (((unsigned) &TXB1EIDH)*8) + 6;
[; ;pic18f248.h: 17486: extern volatile __bit TXB1EID15 @ (((unsigned) &TXB1EIDH)*8) + 7;
[; ;pic18f248.h: 17488: extern volatile __bit TXB1EID16 @ (((unsigned) &TXB1SIDL)*8) + 0;
[; ;pic18f248.h: 17490: extern volatile __bit TXB1EID17 @ (((unsigned) &TXB1SIDL)*8) + 1;
[; ;pic18f248.h: 17492: extern volatile __bit TXB1EID2 @ (((unsigned) &TXB1EIDL)*8) + 2;
[; ;pic18f248.h: 17494: extern volatile __bit TXB1EID3 @ (((unsigned) &TXB1EIDL)*8) + 3;
[; ;pic18f248.h: 17496: extern volatile __bit TXB1EID4 @ (((unsigned) &TXB1EIDL)*8) + 4;
[; ;pic18f248.h: 17498: extern volatile __bit TXB1EID5 @ (((unsigned) &TXB1EIDL)*8) + 5;
[; ;pic18f248.h: 17500: extern volatile __bit TXB1EID6 @ (((unsigned) &TXB1EIDL)*8) + 6;
[; ;pic18f248.h: 17502: extern volatile __bit TXB1EID7 @ (((unsigned) &TXB1EIDL)*8) + 7;
[; ;pic18f248.h: 17504: extern volatile __bit TXB1EID8 @ (((unsigned) &TXB1EIDH)*8) + 0;
[; ;pic18f248.h: 17506: extern volatile __bit TXB1EID9 @ (((unsigned) &TXB1EIDH)*8) + 1;
[; ;pic18f248.h: 17508: extern volatile __bit TXB1ERR @ (((unsigned) &TXB1CON)*8) + 4;
[; ;pic18f248.h: 17510: extern volatile __bit TXB1EXIDE @ (((unsigned) &TXB1SIDL)*8) + 3;
[; ;pic18f248.h: 17512: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f248.h: 17514: extern volatile __bit TXB1IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f248.h: 17516: extern volatile __bit TXB1IP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f248.h: 17518: extern volatile __bit TXB1LARB @ (((unsigned) &TXB1CON)*8) + 5;
[; ;pic18f248.h: 17520: extern volatile __bit TXB1PRI0 @ (((unsigned) &TXB1CON)*8) + 0;
[; ;pic18f248.h: 17522: extern volatile __bit TXB1PRI1 @ (((unsigned) &TXB1CON)*8) + 1;
[; ;pic18f248.h: 17524: extern volatile __bit TXB1REQ @ (((unsigned) &TXB1CON)*8) + 3;
[; ;pic18f248.h: 17526: extern volatile __bit TXB1RTR @ (((unsigned) &TXB1DLC)*8) + 6;
[; ;pic18f248.h: 17528: extern volatile __bit TXB1SID0 @ (((unsigned) &TXB1SIDL)*8) + 5;
[; ;pic18f248.h: 17530: extern volatile __bit TXB1SID1 @ (((unsigned) &TXB1SIDL)*8) + 6;
[; ;pic18f248.h: 17532: extern volatile __bit TXB1SID10 @ (((unsigned) &TXB1SIDH)*8) + 7;
[; ;pic18f248.h: 17534: extern volatile __bit TXB1SID2 @ (((unsigned) &TXB1SIDL)*8) + 7;
[; ;pic18f248.h: 17536: extern volatile __bit TXB1SID3 @ (((unsigned) &TXB1SIDH)*8) + 0;
[; ;pic18f248.h: 17538: extern volatile __bit TXB1SID4 @ (((unsigned) &TXB1SIDH)*8) + 1;
[; ;pic18f248.h: 17540: extern volatile __bit TXB1SID5 @ (((unsigned) &TXB1SIDH)*8) + 2;
[; ;pic18f248.h: 17542: extern volatile __bit TXB1SID6 @ (((unsigned) &TXB1SIDH)*8) + 3;
[; ;pic18f248.h: 17544: extern volatile __bit TXB1SID7 @ (((unsigned) &TXB1SIDH)*8) + 4;
[; ;pic18f248.h: 17546: extern volatile __bit TXB1SID8 @ (((unsigned) &TXB1SIDH)*8) + 5;
[; ;pic18f248.h: 17548: extern volatile __bit TXB1SID9 @ (((unsigned) &TXB1SIDH)*8) + 6;
[; ;pic18f248.h: 17550: extern volatile __bit TXB2ABT @ (((unsigned) &TXB2CON)*8) + 6;
[; ;pic18f248.h: 17552: extern volatile __bit TXB2D00 @ (((unsigned) &TXB2D0)*8) + 0;
[; ;pic18f248.h: 17554: extern volatile __bit TXB2D01 @ (((unsigned) &TXB2D0)*8) + 1;
[; ;pic18f248.h: 17556: extern volatile __bit TXB2D02 @ (((unsigned) &TXB2D0)*8) + 2;
[; ;pic18f248.h: 17558: extern volatile __bit TXB2D03 @ (((unsigned) &TXB2D0)*8) + 3;
[; ;pic18f248.h: 17560: extern volatile __bit TXB2D04 @ (((unsigned) &TXB2D0)*8) + 4;
[; ;pic18f248.h: 17562: extern volatile __bit TXB2D05 @ (((unsigned) &TXB2D0)*8) + 5;
[; ;pic18f248.h: 17564: extern volatile __bit TXB2D06 @ (((unsigned) &TXB2D0)*8) + 6;
[; ;pic18f248.h: 17566: extern volatile __bit TXB2D07 @ (((unsigned) &TXB2D0)*8) + 7;
[; ;pic18f248.h: 17568: extern volatile __bit TXB2D10 @ (((unsigned) &TXB2D1)*8) + 0;
[; ;pic18f248.h: 17570: extern volatile __bit TXB2D11 @ (((unsigned) &TXB2D1)*8) + 1;
[; ;pic18f248.h: 17572: extern volatile __bit TXB2D12 @ (((unsigned) &TXB2D1)*8) + 2;
[; ;pic18f248.h: 17574: extern volatile __bit TXB2D13 @ (((unsigned) &TXB2D1)*8) + 3;
[; ;pic18f248.h: 17576: extern volatile __bit TXB2D14 @ (((unsigned) &TXB2D1)*8) + 4;
[; ;pic18f248.h: 17578: extern volatile __bit TXB2D15 @ (((unsigned) &TXB2D1)*8) + 5;
[; ;pic18f248.h: 17580: extern volatile __bit TXB2D16 @ (((unsigned) &TXB2D1)*8) + 6;
[; ;pic18f248.h: 17582: extern volatile __bit TXB2D17 @ (((unsigned) &TXB2D1)*8) + 7;
[; ;pic18f248.h: 17584: extern volatile __bit TXB2D20 @ (((unsigned) &TXB2D2)*8) + 0;
[; ;pic18f248.h: 17586: extern volatile __bit TXB2D21 @ (((unsigned) &TXB2D2)*8) + 1;
[; ;pic18f248.h: 17588: extern volatile __bit TXB2D22 @ (((unsigned) &TXB2D2)*8) + 2;
[; ;pic18f248.h: 17590: extern volatile __bit TXB2D23 @ (((unsigned) &TXB2D2)*8) + 3;
[; ;pic18f248.h: 17592: extern volatile __bit TXB2D24 @ (((unsigned) &TXB2D2)*8) + 4;
[; ;pic18f248.h: 17594: extern volatile __bit TXB2D25 @ (((unsigned) &TXB2D2)*8) + 5;
[; ;pic18f248.h: 17596: extern volatile __bit TXB2D26 @ (((unsigned) &TXB2D2)*8) + 6;
[; ;pic18f248.h: 17598: extern volatile __bit TXB2D27 @ (((unsigned) &TXB2D2)*8) + 7;
[; ;pic18f248.h: 17600: extern volatile __bit TXB2D30 @ (((unsigned) &TXB2D3)*8) + 0;
[; ;pic18f248.h: 17602: extern volatile __bit TXB2D31 @ (((unsigned) &TXB2D3)*8) + 1;
[; ;pic18f248.h: 17604: extern volatile __bit TXB2D32 @ (((unsigned) &TXB2D3)*8) + 2;
[; ;pic18f248.h: 17606: extern volatile __bit TXB2D33 @ (((unsigned) &TXB2D3)*8) + 3;
[; ;pic18f248.h: 17608: extern volatile __bit TXB2D34 @ (((unsigned) &TXB2D3)*8) + 4;
[; ;pic18f248.h: 17610: extern volatile __bit TXB2D35 @ (((unsigned) &TXB2D3)*8) + 5;
[; ;pic18f248.h: 17612: extern volatile __bit TXB2D36 @ (((unsigned) &TXB2D3)*8) + 6;
[; ;pic18f248.h: 17614: extern volatile __bit TXB2D37 @ (((unsigned) &TXB2D3)*8) + 7;
[; ;pic18f248.h: 17616: extern volatile __bit TXB2D40 @ (((unsigned) &TXB2D4)*8) + 0;
[; ;pic18f248.h: 17618: extern volatile __bit TXB2D41 @ (((unsigned) &TXB2D4)*8) + 1;
[; ;pic18f248.h: 17620: extern volatile __bit TXB2D42 @ (((unsigned) &TXB2D4)*8) + 2;
[; ;pic18f248.h: 17622: extern volatile __bit TXB2D43 @ (((unsigned) &TXB2D4)*8) + 3;
[; ;pic18f248.h: 17624: extern volatile __bit TXB2D44 @ (((unsigned) &TXB2D4)*8) + 4;
[; ;pic18f248.h: 17626: extern volatile __bit TXB2D45 @ (((unsigned) &TXB2D4)*8) + 5;
[; ;pic18f248.h: 17628: extern volatile __bit TXB2D46 @ (((unsigned) &TXB2D4)*8) + 6;
[; ;pic18f248.h: 17630: extern volatile __bit TXB2D47 @ (((unsigned) &TXB2D4)*8) + 7;
[; ;pic18f248.h: 17632: extern volatile __bit TXB2D50 @ (((unsigned) &TXB2D5)*8) + 0;
[; ;pic18f248.h: 17634: extern volatile __bit TXB2D51 @ (((unsigned) &TXB2D5)*8) + 1;
[; ;pic18f248.h: 17636: extern volatile __bit TXB2D52 @ (((unsigned) &TXB2D5)*8) + 2;
[; ;pic18f248.h: 17638: extern volatile __bit TXB2D53 @ (((unsigned) &TXB2D5)*8) + 3;
[; ;pic18f248.h: 17640: extern volatile __bit TXB2D54 @ (((unsigned) &TXB2D5)*8) + 4;
[; ;pic18f248.h: 17642: extern volatile __bit TXB2D55 @ (((unsigned) &TXB2D5)*8) + 5;
[; ;pic18f248.h: 17644: extern volatile __bit TXB2D56 @ (((unsigned) &TXB2D5)*8) + 6;
[; ;pic18f248.h: 17646: extern volatile __bit TXB2D57 @ (((unsigned) &TXB2D5)*8) + 7;
[; ;pic18f248.h: 17648: extern volatile __bit TXB2D60 @ (((unsigned) &TXB2D6)*8) + 0;
[; ;pic18f248.h: 17650: extern volatile __bit TXB2D61 @ (((unsigned) &TXB2D6)*8) + 1;
[; ;pic18f248.h: 17652: extern volatile __bit TXB2D62 @ (((unsigned) &TXB2D6)*8) + 2;
[; ;pic18f248.h: 17654: extern volatile __bit TXB2D63 @ (((unsigned) &TXB2D6)*8) + 3;
[; ;pic18f248.h: 17656: extern volatile __bit TXB2D64 @ (((unsigned) &TXB2D6)*8) + 4;
[; ;pic18f248.h: 17658: extern volatile __bit TXB2D65 @ (((unsigned) &TXB2D6)*8) + 5;
[; ;pic18f248.h: 17660: extern volatile __bit TXB2D66 @ (((unsigned) &TXB2D6)*8) + 6;
[; ;pic18f248.h: 17662: extern volatile __bit TXB2D67 @ (((unsigned) &TXB2D6)*8) + 7;
[; ;pic18f248.h: 17664: extern volatile __bit TXB2D70 @ (((unsigned) &TXB2D7)*8) + 0;
[; ;pic18f248.h: 17666: extern volatile __bit TXB2D71 @ (((unsigned) &TXB2D7)*8) + 1;
[; ;pic18f248.h: 17668: extern volatile __bit TXB2D72 @ (((unsigned) &TXB2D7)*8) + 2;
[; ;pic18f248.h: 17670: extern volatile __bit TXB2D73 @ (((unsigned) &TXB2D7)*8) + 3;
[; ;pic18f248.h: 17672: extern volatile __bit TXB2D74 @ (((unsigned) &TXB2D7)*8) + 4;
[; ;pic18f248.h: 17674: extern volatile __bit TXB2D75 @ (((unsigned) &TXB2D7)*8) + 5;
[; ;pic18f248.h: 17676: extern volatile __bit TXB2D76 @ (((unsigned) &TXB2D7)*8) + 6;
[; ;pic18f248.h: 17678: extern volatile __bit TXB2D77 @ (((unsigned) &TXB2D7)*8) + 7;
[; ;pic18f248.h: 17680: extern volatile __bit TXB2DLC0 @ (((unsigned) &TXB2DLC)*8) + 0;
[; ;pic18f248.h: 17682: extern volatile __bit TXB2DLC1 @ (((unsigned) &TXB2DLC)*8) + 1;
[; ;pic18f248.h: 17684: extern volatile __bit TXB2DLC2 @ (((unsigned) &TXB2DLC)*8) + 2;
[; ;pic18f248.h: 17686: extern volatile __bit TXB2DLC3 @ (((unsigned) &TXB2DLC)*8) + 3;
[; ;pic18f248.h: 17688: extern volatile __bit TXB2EID0 @ (((unsigned) &TXB2EIDL)*8) + 0;
[; ;pic18f248.h: 17690: extern volatile __bit TXB2EID1 @ (((unsigned) &TXB2EIDL)*8) + 1;
[; ;pic18f248.h: 17692: extern volatile __bit TXB2EID10 @ (((unsigned) &TXB2EIDH)*8) + 2;
[; ;pic18f248.h: 17694: extern volatile __bit TXB2EID11 @ (((unsigned) &TXB2EIDH)*8) + 3;
[; ;pic18f248.h: 17696: extern volatile __bit TXB2EID12 @ (((unsigned) &TXB2EIDH)*8) + 4;
[; ;pic18f248.h: 17698: extern volatile __bit TXB2EID13 @ (((unsigned) &TXB2EIDH)*8) + 5;
[; ;pic18f248.h: 17700: extern volatile __bit TXB2EID14 @ (((unsigned) &TXB2EIDH)*8) + 6;
[; ;pic18f248.h: 17702: extern volatile __bit TXB2EID15 @ (((unsigned) &TXB2EIDH)*8) + 7;
[; ;pic18f248.h: 17704: extern volatile __bit TXB2EID16 @ (((unsigned) &TXB2SIDL)*8) + 0;
[; ;pic18f248.h: 17706: extern volatile __bit TXB2EID17 @ (((unsigned) &TXB2SIDL)*8) + 1;
[; ;pic18f248.h: 17708: extern volatile __bit TXB2EID2 @ (((unsigned) &TXB2EIDL)*8) + 2;
[; ;pic18f248.h: 17710: extern volatile __bit TXB2EID3 @ (((unsigned) &TXB2EIDL)*8) + 3;
[; ;pic18f248.h: 17712: extern volatile __bit TXB2EID4 @ (((unsigned) &TXB2EIDL)*8) + 4;
[; ;pic18f248.h: 17714: extern volatile __bit TXB2EID5 @ (((unsigned) &TXB2EIDL)*8) + 5;
[; ;pic18f248.h: 17716: extern volatile __bit TXB2EID6 @ (((unsigned) &TXB2EIDL)*8) + 6;
[; ;pic18f248.h: 17718: extern volatile __bit TXB2EID7 @ (((unsigned) &TXB2EIDL)*8) + 7;
[; ;pic18f248.h: 17720: extern volatile __bit TXB2EID8 @ (((unsigned) &TXB2EIDH)*8) + 0;
[; ;pic18f248.h: 17722: extern volatile __bit TXB2EID9 @ (((unsigned) &TXB2EIDH)*8) + 1;
[; ;pic18f248.h: 17724: extern volatile __bit TXB2ERR @ (((unsigned) &TXB2CON)*8) + 4;
[; ;pic18f248.h: 17726: extern volatile __bit TXB2EXIDE @ (((unsigned) &TXB2SIDL)*8) + 3;
[; ;pic18f248.h: 17728: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f248.h: 17730: extern volatile __bit TXB2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f248.h: 17732: extern volatile __bit TXB2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f248.h: 17734: extern volatile __bit TXB2LARB @ (((unsigned) &TXB2CON)*8) + 5;
[; ;pic18f248.h: 17736: extern volatile __bit TXB2PRI0 @ (((unsigned) &TXB2CON)*8) + 0;
[; ;pic18f248.h: 17738: extern volatile __bit TXB2PRI1 @ (((unsigned) &TXB2CON)*8) + 1;
[; ;pic18f248.h: 17740: extern volatile __bit TXB2REQ @ (((unsigned) &TXB2CON)*8) + 3;
[; ;pic18f248.h: 17742: extern volatile __bit TXB2RTR @ (((unsigned) &TXB2DLC)*8) + 6;
[; ;pic18f248.h: 17744: extern volatile __bit TXB2SID0 @ (((unsigned) &TXB2SIDL)*8) + 5;
[; ;pic18f248.h: 17746: extern volatile __bit TXB2SID1 @ (((unsigned) &TXB2SIDL)*8) + 6;
[; ;pic18f248.h: 17748: extern volatile __bit TXB2SID10 @ (((unsigned) &TXB2SIDH)*8) + 7;
[; ;pic18f248.h: 17750: extern volatile __bit TXB2SID2 @ (((unsigned) &TXB2SIDL)*8) + 7;
[; ;pic18f248.h: 17752: extern volatile __bit TXB2SID3 @ (((unsigned) &TXB2SIDH)*8) + 0;
[; ;pic18f248.h: 17754: extern volatile __bit TXB2SID4 @ (((unsigned) &TXB2SIDH)*8) + 1;
[; ;pic18f248.h: 17756: extern volatile __bit TXB2SID5 @ (((unsigned) &TXB2SIDH)*8) + 2;
[; ;pic18f248.h: 17758: extern volatile __bit TXB2SID6 @ (((unsigned) &TXB2SIDH)*8) + 3;
[; ;pic18f248.h: 17760: extern volatile __bit TXB2SID7 @ (((unsigned) &TXB2SIDH)*8) + 4;
[; ;pic18f248.h: 17762: extern volatile __bit TXB2SID8 @ (((unsigned) &TXB2SIDH)*8) + 5;
[; ;pic18f248.h: 17764: extern volatile __bit TXB2SID9 @ (((unsigned) &TXB2SIDH)*8) + 6;
[; ;pic18f248.h: 17766: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f248.h: 17768: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f248.h: 17770: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f248.h: 17772: extern volatile __bit TXBO @ (((unsigned) &COMSTAT)*8) + 5;
[; ;pic18f248.h: 17774: extern volatile __bit TXBP @ (((unsigned) &COMSTAT)*8) + 4;
[; ;pic18f248.h: 17776: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f248.h: 17778: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f248.h: 17780: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f248.h: 17782: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f248.h: 17784: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f248.h: 17786: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f248.h: 17788: extern volatile __bit TXWARN @ (((unsigned) &COMSTAT)*8) + 2;
[; ;pic18f248.h: 17790: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f248.h: 17792: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f248.h: 17794: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f248.h: 17796: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f248.h: 17798: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f248.h: 17800: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f248.h: 17802: extern volatile __bit WAKFIL @ (((unsigned) &BRGCON3)*8) + 6;
[; ;pic18f248.h: 17804: extern volatile __bit WAKIE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f248.h: 17806: extern volatile __bit WAKIF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f248.h: 17808: extern volatile __bit WAKIP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f248.h: 17810: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f248.h: 17812: extern volatile __bit WIN0 @ (((unsigned) &CANCON)*8) + 1;
[; ;pic18f248.h: 17814: extern volatile __bit WIN1 @ (((unsigned) &CANCON)*8) + 2;
[; ;pic18f248.h: 17816: extern volatile __bit WIN2 @ (((unsigned) &CANCON)*8) + 3;
[; ;pic18f248.h: 17818: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f248.h: 17820: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f248.h: 17822: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f248.h: 17824: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f248.h: 17826: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f248.h: 17828: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f248.h: 17830: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f248.h: 17832: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f248.h: 17834: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f248.h: 17836: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f248.h: 17838: extern volatile __bit nIPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f248.h: 17840: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f248.h: 17842: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f248.h: 17844: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f248.h: 17846: extern volatile __bit nRC8 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f248.h: 17848: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f248.h: 17850: extern volatile __bit nSS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f248.h: 17852: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f248.h: 17854: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f248.h: 17856: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f248.h: 17858: extern volatile __bit nTX8 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f248.h: 17860: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f248.h: 17862: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 161: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 163: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 165: extern __nonreentrant void _delay3(unsigned char);
"3 config.h
[p x OSC=HS ]
"4
[p x OSCS=OFF ]
"7
[p x PWRT=OFF ]
"8
[p x BOR=ON ]
"9
[p x BORV=25 ]
"12
[p x WDT=OFF ]
"13
[p x WDTPS=128 ]
"16
[p x STVR=ON ]
"17
[p x LVP=ON ]
"20
[p x CP0=OFF ]
"21
[p x CP1=OFF ]
"24
[p x CPB=OFF ]
"25
[p x CPD=OFF ]
"28
[p x WRT0=OFF ]
"29
[p x WRT1=OFF ]
"32
[p x WRTC=OFF ]
"33
[p x WRTB=OFF ]
"34
[p x WRTD=OFF ]
"37
[p x EBTR0=OFF ]
"38
[p x EBTR1=OFF ]
"41
[p x EBTRB=OFF ]
"18 led.c
[v _sendByte `(v ~T0 @X0 1 ef1`uc ]
{
[; ;led.c: 18: void sendByte (unsigned char b) {
[e :U _sendByte ]
[v _b `uc ~T0 @X0 1 r1 ]
[f ]
[; ;led.c: 20: if (b & 0b10000000) { RC3 = 1 ;__nop();__nop();__nop();RC3=1 ;__nop();__nop();__nop();__nop();RC3=0;__nop();__nop();__nop();__nop();; } else { RC3 = 1 ;__nop();__nop();__nop();RC3=0 ;__nop();__nop();__nop();__nop();RC3=0;__nop();__nop();__nop();__nop
"20
[e $ ! != & -> _b `i -> 128 `i -> 0 `i 521  ]
{
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
}
[e $U 522  ]
[e :U 521 ]
{
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
}
[e :U 522 ]
[; ;led.c: 21: if (b & 0b01000000) { RC3 = 1 ;__nop();__nop();__nop();RC3=1 ;__nop();__nop();__nop();__nop();RC3=0;__nop();__nop();__nop();__nop();; } else { RC3 = 1 ;__nop();__nop();__nop();RC3=0 ;__nop();__nop();__nop();__nop();RC3=0;__nop();__nop();__nop();__nop
"21
[e $ ! != & -> _b `i -> 64 `i -> 0 `i 523  ]
{
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
}
[e $U 524  ]
[e :U 523 ]
{
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
}
[e :U 524 ]
[; ;led.c: 22: if (b & 0b00100000) { RC3 = 1 ;__nop();__nop();__nop();RC3=1 ;__nop();__nop();__nop();__nop();RC3=0;__nop();__nop();__nop();__nop();; } else { RC3 = 1 ;__nop();__nop();__nop();RC3=0 ;__nop();__nop();__nop();__nop();RC3=0;__nop();__nop();__nop();__nop
"22
[e $ ! != & -> _b `i -> 32 `i -> 0 `i 525  ]
{
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
}
[e $U 526  ]
[e :U 525 ]
{
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
}
[e :U 526 ]
[; ;led.c: 23: if (b & 0b00010000) { RC3 = 1 ;__nop();__nop();__nop();RC3=1 ;__nop();__nop();__nop();__nop();RC3=0;__nop();__nop();__nop();__nop();; } else { RC3 = 1 ;__nop();__nop();__nop();RC3=0 ;__nop();__nop();__nop();__nop();RC3=0;__nop();__nop();__nop();__nop
"23
[e $ ! != & -> _b `i -> 16 `i -> 0 `i 527  ]
{
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
}
[e $U 528  ]
[e :U 527 ]
{
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
}
[e :U 528 ]
[; ;led.c: 24: if (b & 0b00001000) { RC3 = 1 ;__nop();__nop();__nop();RC3=1 ;__nop();__nop();__nop();__nop();RC3=0;__nop();__nop();__nop();__nop();; } else { RC3 = 1 ;__nop();__nop();__nop();RC3=0 ;__nop();__nop();__nop();__nop();RC3=0;__nop();__nop();__nop();__nop
"24
[e $ ! != & -> _b `i -> 8 `i -> 0 `i 529  ]
{
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
}
[e $U 530  ]
[e :U 529 ]
{
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
}
[e :U 530 ]
[; ;led.c: 25: if (b & 0b00000100) { RC3 = 1 ;__nop();__nop();__nop();RC3=1 ;__nop();__nop();__nop();__nop();RC3=0;__nop();__nop();__nop();__nop();; } else { RC3 = 1 ;__nop();__nop();__nop();RC3=0 ;__nop();__nop();__nop();__nop();RC3=0;__nop();__nop();__nop();__nop
"25
[e $ ! != & -> _b `i -> 4 `i -> 0 `i 531  ]
{
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
}
[e $U 532  ]
[e :U 531 ]
{
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
}
[e :U 532 ]
[; ;led.c: 26: if (b & 0b00000010) { RC3 = 1 ;__nop();__nop();__nop();RC3=1 ;__nop();__nop();__nop();__nop();RC3=0;__nop();__nop();__nop();__nop();; } else { RC3 = 1 ;__nop();__nop();__nop();RC3=0 ;__nop();__nop();__nop();__nop();RC3=0;__nop();__nop();__nop();__nop
"26
[e $ ! != & -> _b `i -> 2 `i -> 0 `i 533  ]
{
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
}
[e $U 534  ]
[e :U 533 ]
{
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
}
[e :U 534 ]
[; ;led.c: 27: if (b & 0b00000001) { RC3 = 1 ;__nop();__nop();__nop();RC3=1 ;__nop();__nop();__nop();__nop();RC3=0;__nop();__nop();__nop();__nop();; } else { RC3 = 1 ;__nop();__nop();__nop();RC3=0 ;__nop();__nop();__nop();__nop();RC3=0;__nop();__nop();__nop();__nop
"27
[e $ ! != & -> _b `i -> 1 `i -> 0 `i 535  ]
{
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
}
[e $U 536  ]
[e :U 535 ]
{
[e = _RC3 -> -> 1 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e = _RC3 -> -> 0 `i `b ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
}
[e :U 536 ]
[; ;led.c: 29: }
"29
[e :UE 520 ]
}
"31
[v _sendRGB `(v ~T0 @X0 1 ef3`uc`uc`uc ]
{
[; ;led.c: 31: void sendRGB (unsigned char r, unsigned char g, unsigned char b) {
[e :U _sendRGB ]
[v _r `uc ~T0 @X0 1 r1 ]
[v _g `uc ~T0 @X0 1 r2 ]
[v _b `uc ~T0 @X0 1 r3 ]
[f ]
[; ;led.c: 33: sendByte(g);
"33
[e ( _sendByte (1 _g ]
[; ;led.c: 34: sendByte(r);
"34
[e ( _sendByte (1 _r ]
[; ;led.c: 35: sendByte(b);
"35
[e ( _sendByte (1 _b ]
[; ;led.c: 37: }
"37
[e :UE 537 ]
}
"38
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;led.c: 38: void main(void) {
[e :U _main ]
[f ]
[; ;led.c: 39: return;
"39
[e $UE 538  ]
[; ;led.c: 40: }
"40
[e :UE 538 ]
}
