// Seed: 702587012
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input wand id_2,
    input wire id_3,
    input tri0 id_4,
    input wor id_5,
    output tri1 id_6
);
  logic [1 : 1] id_8;
  logic id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  wire ["" : 1  < module_0] id_19;
  initial begin : LABEL_0
    id_15 <= id_3;
    id_18 <= id_14;
    $signed(0);
    ;
  end
endmodule
module module_1 #(
    parameter id_16 = 32'd41
) (
    input tri1 id_0,
    input wire id_1,
    output supply1 id_2,
    output supply1 id_3,
    output wor id_4,
    input tri id_5,
    input tri0 id_6,
    output wand id_7,
    input supply0 id_8,
    input tri0 id_9,
    input supply0 id_10,
    output supply1 id_11
);
  wire \id_13 ;
  wire id_14;
  ;
  assign id_7 = id_1;
  logic id_15;
  ;
  localparam id_16 = -1;
  wire id_17;
  assign id_11 = 1 & id_8;
  wire id_18;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_6,
      id_9,
      id_8,
      id_5,
      id_4
  );
  defparam id_16.id_16 = id_16;
endmodule
