<root><simulation><result_generated_time />2023-11-08 22:04:01<layer><layer_spec />{'B': 1, 'K': 24, 'C': 512, 'OY': 13, 'OX': 13, 'IY': 39, 'IX': 39, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />18690048<total_data_size_element />{'W': 110592, 'I': 778752, 'O': 4056}<total_data_reuse />{'W': 169, 'I': 24.0, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C']}, {'Row': ['K']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [768, 1, 1], 'I': [32, 1, 1], 'O': [24, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 32)], [('K', 24)]], [], []]<I />[[[], [('K', 24)]], [[('C', 32)], []], [], []]<O />[[[('C', 32)], []], [[], [('K', 24)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 2), ('OY', 13), ('OX', 13)], [('FX', 3), ('FY', 3), ('C', 2), ('C', 4)], []]<I />[[('C', 2)], [('OY', 13), ('OX', 13), ('FX', 3), ('FY', 3), ('C', 2), ('C', 4)], []]<O />[[('C', 2)], [('OY', 13), ('OX', 13), ('FX', 3), ('FY', 3), ('C', 2), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 169, 1, 1], 'I': [24.0, 1.0, 1.0, 1.0], 'O': [32.0, 2, 72, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 884736, 884736], 'I': [16, 6230016, 6230016], 'O': [8, 32448, 32448], 'O_partial': [8, 32448, 0], 'O_final': [0, 0, 32448]}<actual_mem_utilization_individual />{'W': [0.03, 0.03, 0.0], 'I': [0.03, 0.19, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.21, 0.0], 'I': [0.03, 0.21, 0.0], 'O': [0.02, 0.21, 0.0]}<effective_mem_size_bit />{'W': [16, 294912, 884736], 'I': [8, 3115008, 6230016], 'O': [8, 32448, 32448], 'O_partial': [8, 32448, 0], 'O_final': [0, 0, 32448]}<total_unit_count />{'W': [768, 768, 1, 1], 'I': [768, 32, 1, 1], 'O': [768, 24, 1, 1]}<unique_unit_count />{'W': [768, 768, 1, 1], 'I': [32, 32, 1, 1], 'O': [24, 24, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [24.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[18690048, 110592], [110592, 110592], [110592, 0]]<I />[[778752, 778752], [778752, 778752], [778752, 0]]<O />[[(580008, 584064), (292032, 287976)], [(287976, 292032), (4056, 0)], [(0, 4056), (0, 0)]]<O_partial />[[(580008, 584064), (292032, 287976)], [(287976, 292032), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (4056, 0)], [(0, 4056), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2336256, 13824], [1728, 1728], [432, 0]]<I />[[97344, 97344], [12168, 12168], [3042, 0]]<O />[[(72501, 73008), (36504, 35997)], [(4500, 4563), (63, 0)], [(0, 16), (0, 0)]]<O_partial />[([72501, 73008], [36504, 35997]), ([4500, 4563], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [63, 0]), ([0, 16], [0, 0])]</mem_access_count_word><mac_count><active />18690048<idle />6230016</mac_count></basic_info><energy><total_energy />41177186.7<mem_energy_breakdown><W />[790.1, 342.5, 575.4]<I />[68.2, 2411.5, 4051.5]<O />[76.4, 904.3, 21.1]</mem_energy_breakdown><MAC_energy><active_MAC />40856444.9<idle_MAC />311500.8<total />41167945.699999996</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4774<utilization_without_data_loading />0.75<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.6365<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />38233<latency_cycle_without_data_loading />24336<ideal_computing_cycle />24336<data_loading><load_cycle_total />13897<load_cycle_individual />{'W': [24, 1728, 0], 'I': [1, 12168, 0]}<load_cycle_combined />{'W': 1728, 'I': 12168}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-24335], [-23998, -22294], [-24336, -24336]], 'I': [[-24335], [-24334, -12167], [-24336, -24336]], 'O': [[-24336], [-24336, -24336], [-24273, -24320]]}<mem_stall_cycle_shared />{'W': [[-24335], [-23998, 0], [0, 0]], 'I': [[-24335], [-24334, 0], [0, 0]], 'O': [[-24336], [-24336, -24336], [-24273, -24320]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 884736, 884736], 'I': [16, 6230016, 6230016], 'O': [8, 32448, 32448], 'O_partial': [8, 32448, 0], 'O_final': [0, 0, 32448]}<data_size_each_level_total />{'W': [12288, 884736, 884736], 'I': [512, 6230016, 6230016], 'O': [192, 32448, 32448]}<loop_cycles_each_level />{'W': [338, 24336, 24336], 'I': [2, 24336, 24336], 'O': [2, 24336, 24336]}<top_ir_loop_size />{'W': [169, 1, 1], 'I': [1, 1, 1], 'O': [2, 72, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [36.4, 36.4], [36.4, 36.4]], 'I': [[8.0, 8.0], [256.0, 256.0], [256.0, 256.0]], 'O': [[8.0, 4.0], [96.0, 1.3], [1.3, 1.3]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [6144.0, 36.4], [36.4, 36.4]], 'I': [[8.0, 8.0], [256.0, 256.0], [256.0, 256.0]], 'O': [[8.0, 8.0], [192.0, 96.0], [96.0, 1.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [36.4, 36.4], [36.4, 0]], 'I': [[8.0, 8.0], [256.0, 256.0], [256.0, 0]], 'O': [[8.0, 4.0], [96.0, 1.3], [1.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [389.7, 388.4], [292.4, 1.3]], 'I': [[8.0, 8.0], [389.7, 388.4], [292.4, 1.3]], 'O': [[8.0, 4.0], [389.7, 388.4], [292.4, 1.3]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 24336], [338, 338, 72], [24336, 24336, 1]], 'I': [[1, 1, 24336], [2, 2, 12168], [24336, 24336, 1]], 'O': [[1, 1, 24336], [2, 2, 12168], [24336, 24336, 1]]}<trans_time_real />{'W': [[0, 1, 24336], [[0, 338, 72], [24, 338, 72]], [[1728, 24336, 1], [432, 24336, 1]]], 'I': [[0, 1, 24336], [[0, 2, 12168], [1, 2, 12168]], [[12168, 24336, 1], [3042, 24336, 1]]], 'O': [[0, 1, 24336], [[0, 2, 12168], [0, 2, 12168]], [[63, 24336, 1], [16, 24336, 1]]]}<single_stall_cycle />{'W': [[-1], [-338, -314], [-22608, -23904]], 'I': [[-1], [-2, -1], [-12168, -21294]], 'O': [[-1], [-2, -2], [-24273, -24320]]}<single_stall_count />{'W': [24335, 71, 0], 'I': [24335, 12167, 0], 'O': [24336, 12168, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [63, 0]}, 1: {'W': [1704, 0], 'I': [12167, 0], 'O': [0, 63]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-24336, -24336], [-24273, -24336]], 1: [[-10465, -24336], [-24336, -24273]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>