{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&citation_for_view=slJdrTgAAAAJ:2osOgNQ5qMEC", "title": "MERS: statistical test generation for side-channel analysis based Trojan detection", "published_by": "Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications\u00a0\u2026, 2016", "authors": ["Y Huang", "S Bhunia", "P Mishra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16543879572253575458", "cited_by": 115.0, "year": 2016}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&citation_for_view=slJdrTgAAAAJ:YsMSGLbcyi4C", "title": "Scalable test generation for Trojan detection using side channel analysis", "published_by": "IEEE Transactions on Information Forensics and Security 13 (11), 2746-2760, 2018", "authors": ["Y Huang", "S Bhunia", "P Mishra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18185078681493332752", "cited_by": 102.0, "year": 2018}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&citation_for_view=slJdrTgAAAAJ:Y0pCki6q_DkC", "title": "An automated configurable Trojan insertion framework for dynamic trust benchmarks", "published_by": "2018 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2018", "authors": ["J Cruz", "Y Huang", "P Mishra", "S Bhunia"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13451521770698243734", "cited_by": 73.0, "year": 2018}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&citation_for_view=slJdrTgAAAAJ:UeHWp8X0CEIC", "title": "Trojan localization using symbolic algebra", "published_by": "2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 591-597, 2017", "authors": ["F Farahmandi", "Y Huang", "P Mishra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3245231286338820118", "cited_by": 66.0, "year": 2017}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&citation_for_view=slJdrTgAAAAJ:_FxGoFyzp5QC", "title": "System-on-chip security", "published_by": "Springer, 2020", "authors": ["F Farahmandi", "Y Huang", "P Mishra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=837433188712494356", "cited_by": 62.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&citation_for_view=slJdrTgAAAAJ:u5HHmVD_uO8C", "title": "Trace buffer attack: Security versus observability study in post-silicon debug", "published_by": "2015 IFIP/IEEE International Conference on Very Large Scale Integration\u00a0\u2026, 2015", "authors": ["Y Huang", "A Chattopadhyay", "P Mishra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=717898360614254091", "cited_by": 20.0, "year": 2015}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&citation_for_view=slJdrTgAAAAJ:WF5omc3nYNoC", "title": "Cache reconfiguration using machine learning for vulnerability-aware energy optimization", "published_by": "ACM Transactions on Embedded Computing Systems (TECS) 18 (2), 1-24, 2019", "authors": ["A Ahmed", "Y Huang", "P Mishra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18245472190443074069", "cited_by": 17.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&citation_for_view=slJdrTgAAAAJ:d1gkVwhDpl0C", "title": "Reliability and energy-aware cache reconfiguration for embedded systems", "published_by": "2016 17th International Symposium on Quality Electronic Design (ISQED), 313-318, 2016", "authors": ["Y Huang", "P Mishra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15864741526630007851", "cited_by": 16.0, "year": 2016}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&citation_for_view=slJdrTgAAAAJ:IjCSPb-OGe4C", "title": "Trace buffer attack on the AES cipher", "published_by": "Journal of Hardware and Systems Security 1, 68-84, 2017", "authors": ["Y Huang", "P Mishra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6236794621899092004", "cited_by": 15.0, "year": 2017}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&citation_for_view=slJdrTgAAAAJ:W7OEmFMy1HYC", "title": "Vulnerability-aware energy optimization for reconfigurable caches in multitasking systems", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2019", "authors": ["Y Huang", "P Mishra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10621589468695170867", "cited_by": 14.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&citation_for_view=slJdrTgAAAAJ:hqOjcs7Dif8C", "title": "Automated test generation for detection of malicious functionality", "published_by": "System-on-Chip Security: Validation and Verification, 153-171, 2020", "authors": ["F Farahmandi", "Y Huang", "P Mishra", "F Farahmandi", "Y Huang", "P Mishra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15297340602165099124", "cited_by": 10.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&citation_for_view=slJdrTgAAAAJ:zYLM7Y9cAGgC", "title": "Vulnerability-aware energy optimization using reconfigurable caches in multicore systems", "published_by": "2017 IEEE International Conference on Computer Design (ICCD), 241-248, 2017", "authors": ["Y Huang", "P Mishra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13395243850277414097", "cited_by": 9.0, "year": 2017}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&citation_for_view=slJdrTgAAAAJ:Tyk-4Ss8FVUC", "title": "Formal approaches to hardware trust verification", "published_by": "The Hardware Trojan War: Attacks, Myths, and Defenses, 183-202, 2018", "authors": ["F Farahmandi", "Y Huang", "P Mishra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4818587750371290168", "cited_by": 6.0, "year": 2018}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&citation_for_view=slJdrTgAAAAJ:roLk4NBRz8UC", "title": "Trojan detection using machine learning", "published_by": "System-on-Chip Security: Validation and Verification, 173-188, 2020", "authors": ["F Farahmandi", "Y Huang", "P Mishra", "F Farahmandi", "Y Huang", "P Mishra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6498706318836890034", "cited_by": 5.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&citation_for_view=slJdrTgAAAAJ:ufrVoPGSRksC", "title": "SoC security verification using property checking", "published_by": "System-on-Chip Security: Validation and Verification, 137-152, 2020", "authors": ["F Farahmandi", "Y Huang", "P Mishra", "F Farahmandi", "Y Huang", "P Mishra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=810207150704983645", "cited_by": 5.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&citation_for_view=slJdrTgAAAAJ:LkGwnXOMwfcC", "title": "Hardware trojan detection schemes using path delay and side-channel analysis", "published_by": "System-on-Chip Security: Validation and Verification, 221-271, 2020", "authors": ["F Farahmandi", "Y Huang", "P Mishra", "F Farahmandi", "Y Huang", "P Mishra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4390696235532971204", "cited_by": 4.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&citation_for_view=slJdrTgAAAAJ:qjMakFHDy7sC", "title": "Test generation for detection of malicious parametric variations", "published_by": "Hardware IP Security and Trust, 325-340, 2017", "authors": ["Y Huang", "P Mishra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15729875352011378934", "cited_by": 3.0, "year": 2017}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&citation_for_view=slJdrTgAAAAJ:Se3iqnhoufwC", "title": "SoC trust metrics and benchmarks", "published_by": "System-on-Chip Security: Validation and Verification, 37-57, 2020", "authors": ["F Farahmandi", "Y Huang", "P Mishra", "F Farahmandi", "Y Huang", "P Mishra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13431993310300012731", "cited_by": 2.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&citation_for_view=slJdrTgAAAAJ:KlAtU1dfN6UC", "title": "Vulnerability-aware Dynamic Reconfiguration of Partially Protected Caches", "published_by": "2020 21st International Symposium on Quality Electronic Design (ISQED), 255-260, 2020", "authors": ["Y Huang", "P Mishra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9127576443837562914", "cited_by": 1.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&citation_for_view=slJdrTgAAAAJ:8k81kl-MbHgC", "title": "SoC Security Verification Challenges", "published_by": "System-on-Chip Security: Validation and Verification, 15-35, 2020", "authors": ["F Farahmandi", "Y Huang", "P Mishra", "F Farahmandi", "Y Huang", "P Mishra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16531293981275082829", "cited_by": 1.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&cstart=20&pagesize=80&citation_for_view=slJdrTgAAAAJ:0EnyYjriUFMC", "title": "The future of security validation and verification", "published_by": "System-on-Chip Security: Validation and Verification, 273-279, 2020", "authors": ["F Farahmandi", "Y Huang", "P Mishra", "F Farahmandi", "Y Huang", "P Mishra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16197347260061295260", "cited_by": 1.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&cstart=20&pagesize=80&citation_for_view=slJdrTgAAAAJ:kNdYIx-mwKoC", "title": "System-on-Chip Vulnerability Analysis and Mitigation Techniques", "published_by": "Ph. D. Dissertation, University of Florida, 2017", "authors": ["Y Huang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15860604004741545719", "cited_by": 1.0, "year": 2017}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&cstart=20&pagesize=80&citation_for_view=slJdrTgAAAAJ:YOwf2qJgpHMC", "title": "System-on-Chip Security: Validation and Verification", "published_by": "Springer, 2020", "authors": ["Y Huang", "P Mishra", "F Farahmandi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&cstart=20&pagesize=80&citation_for_view=slJdrTgAAAAJ:3fE2CSJIrl8C", "title": "Vulnerability Assessment of Controller Designs", "published_by": "System-on-Chip Security: Validation and Verification, 115-135, 2020", "authors": ["F Farahmandi", "Y Huang", "P Mishra", "F Farahmandi", "Y Huang", "P Mishra"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&cstart=20&pagesize=80&citation_for_view=slJdrTgAAAAJ:MXK_kJrjxJIC", "title": "System-on-Chip Security Vulnerabilities", "published_by": "System-on-Chip Security: Validation and Verification, 1-13, 2020", "authors": ["F Farahmandi", "Y Huang", "P Mishra", "F Farahmandi", "Y Huang", "P Mishra"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&cstart=20&pagesize=80&citation_for_view=slJdrTgAAAAJ:5nxA0vEk-isC", "title": "Trojan Detection Using Dynamic Current Analysis", "published_by": "System-on-Chip Security: Validation and Verification, 189-219, 2020", "authors": ["F Farahmandi", "Y Huang", "P Mishra", "F Farahmandi", "Y Huang", "P Mishra"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&cstart=20&pagesize=80&citation_for_view=slJdrTgAAAAJ:UebtZRa9Y70C", "title": "Anomaly Detection Using Symbolic Algebra", "published_by": "System-on-Chip Security: Validation and Verification, 59-97, 2020", "authors": ["F Farahmandi", "Y Huang", "P Mishra", "F Farahmandi", "Y Huang", "P Mishra"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&cstart=20&pagesize=80&citation_for_view=slJdrTgAAAAJ:eQOLeE2rZwMC", "title": "SoC Security Versus Post-Silicon Debug Conflict", "published_by": "Post-Silicon Validation and Debug, 367-384, 2019", "authors": ["Y Lyu", "Y Huang", "P Mishra"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=slJdrTgAAAAJ&cstart=20&pagesize=80&citation_for_view=slJdrTgAAAAJ:ULOm3_A8WrAC", "title": "MERS", "published_by": "Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications\u00a0\u2026, 2016", "authors": ["Y Huang", "S Bhunia", "P Mishra"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["548", "10", "11"], "Since 2018": ["508", "10", "10"]}, "chart": {}}, "co_authors": [{"link": "https://scholar.google.com/citations?user=ZlhpUZoAAAAJ&hl=en", "name": "Prabhat Mishra", "ext": "Professor, Univ. of Florida, IEEE Fellow, AAAS Fellow, ACM Distinguished Member"}, {"link": "https://scholar.google.com/citations?user=ARjAYbcAAAAJ&hl=en", "name": "Farimah Farahmandi", "ext": "Assistant Professor, University of Florida"}, {"link": "https://scholar.google.com/citations?user=z9Lyyf4AAAAJ&hl=en", "name": "Swarup Bhunia", "ext": "University of Florida"}, {"link": "https://scholar.google.com/citations?user=DCsDZP4AAAAJ&hl=en", "name": "Jonathan Cruz", "ext": "PhD, University of Florida"}, {"link": "https://scholar.google.com/citations?user=TIt4ggwAAAAJ&hl=en", "name": "Anupam Chattopadhyay", "ext": "Associate Professor, SCSE, SPMS, NTU, Singapore"}, {"link": "https://scholar.google.com/citations?user=-Q_tbVMAAAAJ&hl=en", "name": "Alif Ahmed", "ext": "Graduate Research Assistant, University of Virginia"}], "interests": ["Computer Architecture", "System Optimization", "System Reliability"], "link": "https://scholar.google.com/citations?hl=en&user=slJdrTgAAAAJ", "name": "Yuanwen Huang", "affiliates": [], "last_updated": "2023/10/31 20:28"}