{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 09 23:28:42 2020 " "Info: Processing started: Mon Nov 09 23:28:42 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dc_4in_16out -c dc_4in_16out " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dc_4in_16out -c dc_4in_16out" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc_4in_16out.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dc_4in_16out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dc_4in_16out-behav " "Info: Found design unit 1: dc_4in_16out-behav" {  } { { "dc_4in_16out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/dc_4in_16out.vhd" 11 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 dc_4in_16out " "Info: Found entity 1: dc_4in_16out" {  } { { "dc_4in_16out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/dc_4in_16out.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "dc_4in_16out " "Info: Elaborating entity \"dc_4in_16out\" for the top level hierarchy" {  } {  } 0}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "shiftedQ dc_4in_16out.vhd(12) " "Warning: VHDL Signal Declaration warning at dc_4in_16out.vhd(12): used explicit default value for signal \"shiftedQ\" because signal was never assigned a value" {  } { { "dc_4in_16out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/dc_4in_16out.vhd" 12 0 0 } }  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "40 " "Info: Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "19 " "Info: Implemented 19 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 09 23:28:44 2020 " "Info: Processing ended: Mon Nov 09 23:28:44 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
