{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531505373530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531505373530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 13 21:09:33 2018 " "Processing started: Fri Jul 13 21:09:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531505373530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531505373530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off de0_tdc -c de0_tdc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off de0_tdc -c de0_tdc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531505373530 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0_tdc_6_1200mv_85c_slow.svo C:/altera/Projects/20180710_DSFD_v4_1ch/DSFD_v4/de0_iii_tdc/simulation/modelsim/ simulation " "Generated file de0_tdc_6_1200mv_85c_slow.svo in folder \"C:/altera/Projects/20180710_DSFD_v4_1ch/DSFD_v4/de0_iii_tdc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531505374275 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0_tdc_6_1200mv_0c_slow.svo C:/altera/Projects/20180710_DSFD_v4_1ch/DSFD_v4/de0_iii_tdc/simulation/modelsim/ simulation " "Generated file de0_tdc_6_1200mv_0c_slow.svo in folder \"C:/altera/Projects/20180710_DSFD_v4_1ch/DSFD_v4/de0_iii_tdc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531505374475 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0_tdc_min_1200mv_0c_fast.svo C:/altera/Projects/20180710_DSFD_v4_1ch/DSFD_v4/de0_iii_tdc/simulation/modelsim/ simulation " "Generated file de0_tdc_min_1200mv_0c_fast.svo in folder \"C:/altera/Projects/20180710_DSFD_v4_1ch/DSFD_v4/de0_iii_tdc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531505374671 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0_tdc.svo C:/altera/Projects/20180710_DSFD_v4_1ch/DSFD_v4/de0_iii_tdc/simulation/modelsim/ simulation " "Generated file de0_tdc.svo in folder \"C:/altera/Projects/20180710_DSFD_v4_1ch/DSFD_v4/de0_iii_tdc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531505374865 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0_tdc_6_1200mv_85c_v_slow.sdo C:/altera/Projects/20180710_DSFD_v4_1ch/DSFD_v4/de0_iii_tdc/simulation/modelsim/ simulation " "Generated file de0_tdc_6_1200mv_85c_v_slow.sdo in folder \"C:/altera/Projects/20180710_DSFD_v4_1ch/DSFD_v4/de0_iii_tdc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531505374988 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0_tdc_6_1200mv_0c_v_slow.sdo C:/altera/Projects/20180710_DSFD_v4_1ch/DSFD_v4/de0_iii_tdc/simulation/modelsim/ simulation " "Generated file de0_tdc_6_1200mv_0c_v_slow.sdo in folder \"C:/altera/Projects/20180710_DSFD_v4_1ch/DSFD_v4/de0_iii_tdc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531505375112 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0_tdc_min_1200mv_0c_v_fast.sdo C:/altera/Projects/20180710_DSFD_v4_1ch/DSFD_v4/de0_iii_tdc/simulation/modelsim/ simulation " "Generated file de0_tdc_min_1200mv_0c_v_fast.sdo in folder \"C:/altera/Projects/20180710_DSFD_v4_1ch/DSFD_v4/de0_iii_tdc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531505375232 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0_tdc_v.sdo C:/altera/Projects/20180710_DSFD_v4_1ch/DSFD_v4/de0_iii_tdc/simulation/modelsim/ simulation " "Generated file de0_tdc_v.sdo in folder \"C:/altera/Projects/20180710_DSFD_v4_1ch/DSFD_v4/de0_iii_tdc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531505375353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531505375427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 13 21:09:35 2018 " "Processing ended: Fri Jul 13 21:09:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531505375427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531505375427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531505375427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531505375427 ""}
