--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MBO_53_top.twx MBO_53_top.ncd -o MBO_53_top.twr
MBO_53_top.pcf -ucf MBO53.ucf

Design file:              MBO_53_top.ncd
Physical constraint file: MBO_53_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
7 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! ipsum11/blk00000001/sig0000003f   LICE_X51Y73.COUT  SLICE_X51Y74.CIN !
 ! ipsum12/blk00000001/sig0000003f   LICE_X49Y73.COUT  SLICE_X49Y74.CIN !
 ! ipsum21/blk00000001/sig0000003f   LICE_X47Y71.COUT  SLICE_X47Y72.CIN !
 ! ipsum13/blk00000001/sig0000003f   LICE_X41Y57.COUT  SLICE_X41Y58.CIN !
 ! ipsum14/blk00000001/sig0000003f   LICE_X43Y54.COUT  SLICE_X43Y55.CIN !
 ! ipsum22/blk00000001/sig0000003f   LICE_X45Y58.COUT  SLICE_X45Y59.CIN !
 ! ipsum31/blk00000001/sig0000003f   LICE_X45Y66.COUT  SLICE_X45Y67.CIN !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 421157 paths analyzed, 5968 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  28.713ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(25)_7 (SLICE_X44Y65.F2), 40857 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.214ns (Levels of Logic = 26)
  Clock Path Skew:      -0.014ns (0.019 - 0.033)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y65.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X42Y62.G2      net (fanout=11)       0.824   ethernet/mpr/anti_loop
    SLICE_X42Y62.Y       Tilo                  0.660   ethernet/mpr/ipp4_anti_loop_AND_87_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_84_o1
    SLICE_X51Y70.BX      net (fanout=1)        1.143   ethernet/mpr/ipp1_anti_loop_AND_84_o
    SLICE_X51Y70.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X51Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X51Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X51Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X51Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X51Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X51Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X51Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X51Y74.Y       Tciny                 0.756   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X47Y72.G2      net (fanout=1)        0.822   ethernet/mpr/ipsum1r(9)
    SLICE_X47Y72.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X47Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X47Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X47Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X47Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X47Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X47Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X44Y64.F1      net (fanout=1)        1.067   ethernet/mpr/ipp5
    SLICE_X44Y64.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_88_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_88_o1
    SLICE_X47Y68.BX      net (fanout=1)        0.572   ethernet/mpr/ipp5_anti_loop_AND_88_o
    SLICE_X47Y68.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X47Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X47Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X47Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X47Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X47Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X47Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X47Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X47Y72.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X45Y67.G2      net (fanout=1)        0.802   ethernet/mpr/ipsum5r(9)
    SLICE_X45Y67.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X45Y68.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X45Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X45Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X45Y71.F4      net (fanout=1)        0.451   ethernet/mpr/ipp7
    SLICE_X45Y71.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_90_o1
    SLICE_X45Y63.BX      net (fanout=1)        0.541   ethernet/mpr/ipp7_anti_loop_AND_90_o
    SLICE_X45Y63.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X45Y64.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X45Y65.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X45Y66.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X44Y65.F2      net (fanout=1)        0.314   ethernet/mpr/ipsum7r(7)
    SLICE_X44Y65.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_5876_o11
                                                       ethernet/mpr/Shift(25)_7
    -------------------------------------------------  ---------------------------
    Total                                     17.214ns (10.678ns logic, 6.536ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.116ns (Levels of Logic = 26)
  Clock Path Skew:      -0.014ns (0.019 - 0.033)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y65.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X42Y62.G2      net (fanout=11)       0.824   ethernet/mpr/anti_loop
    SLICE_X42Y62.Y       Tilo                  0.660   ethernet/mpr/ipp4_anti_loop_AND_87_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_84_o1
    SLICE_X51Y70.BX      net (fanout=1)        1.143   ethernet/mpr/ipp1_anti_loop_AND_84_o
    SLICE_X51Y70.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X51Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X51Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X51Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X51Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X51Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X51Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X51Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X51Y74.Y       Tciny                 0.756   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X47Y72.G2      net (fanout=1)        0.822   ethernet/mpr/ipsum1r(9)
    SLICE_X47Y72.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X47Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X47Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X47Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X47Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X47Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X47Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X44Y64.F1      net (fanout=1)        1.067   ethernet/mpr/ipp5
    SLICE_X44Y64.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_88_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_88_o1
    SLICE_X47Y68.BX      net (fanout=1)        0.572   ethernet/mpr/ipp5_anti_loop_AND_88_o
    SLICE_X47Y68.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X47Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X47Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X47Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X47Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X47Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X47Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X47Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X47Y72.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X45Y67.G2      net (fanout=1)        0.802   ethernet/mpr/ipsum5r(9)
    SLICE_X45Y67.COUT    Topcyg                0.773   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X45Y68.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X45Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X45Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X45Y71.F4      net (fanout=1)        0.451   ethernet/mpr/ipp7
    SLICE_X45Y71.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_90_o1
    SLICE_X45Y63.BX      net (fanout=1)        0.541   ethernet/mpr/ipp7_anti_loop_AND_90_o
    SLICE_X45Y63.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X45Y64.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X45Y65.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X45Y66.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X44Y65.F2      net (fanout=1)        0.314   ethernet/mpr/ipsum7r(7)
    SLICE_X44Y65.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_5876_o11
                                                       ethernet/mpr/Shift(25)_7
    -------------------------------------------------  ---------------------------
    Total                                     17.116ns (10.580ns logic, 6.536ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.116ns (Levels of Logic = 26)
  Clock Path Skew:      -0.014ns (0.019 - 0.033)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y65.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X42Y62.G2      net (fanout=11)       0.824   ethernet/mpr/anti_loop
    SLICE_X42Y62.Y       Tilo                  0.660   ethernet/mpr/ipp4_anti_loop_AND_87_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_84_o1
    SLICE_X51Y70.BX      net (fanout=1)        1.143   ethernet/mpr/ipp1_anti_loop_AND_84_o
    SLICE_X51Y70.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X51Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X51Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X51Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X51Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X51Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X51Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X51Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X51Y74.Y       Tciny                 0.756   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X47Y72.G2      net (fanout=1)        0.822   ethernet/mpr/ipsum1r(9)
    SLICE_X47Y72.COUT    Topcyg                0.773   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X47Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X47Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X47Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X47Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X47Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X47Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X44Y64.F1      net (fanout=1)        1.067   ethernet/mpr/ipp5
    SLICE_X44Y64.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_88_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_88_o1
    SLICE_X47Y68.BX      net (fanout=1)        0.572   ethernet/mpr/ipp5_anti_loop_AND_88_o
    SLICE_X47Y68.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X47Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X47Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X47Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X47Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X47Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X47Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X47Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X47Y72.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X45Y67.G2      net (fanout=1)        0.802   ethernet/mpr/ipsum5r(9)
    SLICE_X45Y67.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X45Y68.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X45Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X45Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X45Y71.F4      net (fanout=1)        0.451   ethernet/mpr/ipp7
    SLICE_X45Y71.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_90_o1
    SLICE_X45Y63.BX      net (fanout=1)        0.541   ethernet/mpr/ipp7_anti_loop_AND_90_o
    SLICE_X45Y63.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X45Y64.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X45Y65.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X45Y66.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X44Y65.F2      net (fanout=1)        0.314   ethernet/mpr/ipsum7r(7)
    SLICE_X44Y65.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_5876_o11
                                                       ethernet/mpr/Shift(25)_7
    -------------------------------------------------  ---------------------------
    Total                                     17.116ns (10.580ns logic, 6.536ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(25)_5 (SLICE_X43Y65.F2), 32871 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.122ns (Levels of Logic = 25)
  Clock Path Skew:      -0.009ns (0.024 - 0.033)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y65.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X42Y62.G2      net (fanout=11)       0.824   ethernet/mpr/anti_loop
    SLICE_X42Y62.Y       Tilo                  0.660   ethernet/mpr/ipp4_anti_loop_AND_87_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_84_o1
    SLICE_X51Y70.BX      net (fanout=1)        1.143   ethernet/mpr/ipp1_anti_loop_AND_84_o
    SLICE_X51Y70.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X51Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X51Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X51Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X51Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X51Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X51Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X51Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X51Y74.Y       Tciny                 0.756   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X47Y72.G2      net (fanout=1)        0.822   ethernet/mpr/ipsum1r(9)
    SLICE_X47Y72.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X47Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X47Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X47Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X47Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X47Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X47Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X44Y64.F1      net (fanout=1)        1.067   ethernet/mpr/ipp5
    SLICE_X44Y64.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_88_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_88_o1
    SLICE_X47Y68.BX      net (fanout=1)        0.572   ethernet/mpr/ipp5_anti_loop_AND_88_o
    SLICE_X47Y68.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X47Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X47Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X47Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X47Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X47Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X47Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X47Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X47Y72.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X45Y67.G2      net (fanout=1)        0.802   ethernet/mpr/ipsum5r(9)
    SLICE_X45Y67.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X45Y68.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X45Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X45Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X45Y71.F4      net (fanout=1)        0.451   ethernet/mpr/ipp7
    SLICE_X45Y71.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_90_o1
    SLICE_X45Y63.BX      net (fanout=1)        0.541   ethernet/mpr/ipp7_anti_loop_AND_90_o
    SLICE_X45Y63.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X45Y64.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X45Y65.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X43Y65.F2      net (fanout=1)        0.373   ethernet/mpr/ipsum7r(5)
    SLICE_X43Y65.CLK     Tfck                  0.728   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_5878_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     17.122ns (10.527ns logic, 6.595ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.024ns (Levels of Logic = 25)
  Clock Path Skew:      -0.009ns (0.024 - 0.033)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y65.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X42Y62.G2      net (fanout=11)       0.824   ethernet/mpr/anti_loop
    SLICE_X42Y62.Y       Tilo                  0.660   ethernet/mpr/ipp4_anti_loop_AND_87_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_84_o1
    SLICE_X51Y70.BX      net (fanout=1)        1.143   ethernet/mpr/ipp1_anti_loop_AND_84_o
    SLICE_X51Y70.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X51Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X51Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X51Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X51Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X51Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X51Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X51Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X51Y74.Y       Tciny                 0.756   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X47Y72.G2      net (fanout=1)        0.822   ethernet/mpr/ipsum1r(9)
    SLICE_X47Y72.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X47Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X47Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X47Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X47Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X47Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X47Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X44Y64.F1      net (fanout=1)        1.067   ethernet/mpr/ipp5
    SLICE_X44Y64.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_88_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_88_o1
    SLICE_X47Y68.BX      net (fanout=1)        0.572   ethernet/mpr/ipp5_anti_loop_AND_88_o
    SLICE_X47Y68.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X47Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X47Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X47Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X47Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X47Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X47Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X47Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X47Y72.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X45Y67.G2      net (fanout=1)        0.802   ethernet/mpr/ipsum5r(9)
    SLICE_X45Y67.COUT    Topcyg                0.773   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X45Y68.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X45Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X45Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X45Y71.F4      net (fanout=1)        0.451   ethernet/mpr/ipp7
    SLICE_X45Y71.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_90_o1
    SLICE_X45Y63.BX      net (fanout=1)        0.541   ethernet/mpr/ipp7_anti_loop_AND_90_o
    SLICE_X45Y63.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X45Y64.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X45Y65.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X43Y65.F2      net (fanout=1)        0.373   ethernet/mpr/ipsum7r(5)
    SLICE_X43Y65.CLK     Tfck                  0.728   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_5878_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     17.024ns (10.429ns logic, 6.595ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.024ns (Levels of Logic = 25)
  Clock Path Skew:      -0.009ns (0.024 - 0.033)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y65.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X42Y62.G2      net (fanout=11)       0.824   ethernet/mpr/anti_loop
    SLICE_X42Y62.Y       Tilo                  0.660   ethernet/mpr/ipp4_anti_loop_AND_87_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_84_o1
    SLICE_X51Y70.BX      net (fanout=1)        1.143   ethernet/mpr/ipp1_anti_loop_AND_84_o
    SLICE_X51Y70.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X51Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X51Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X51Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X51Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X51Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X51Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X51Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X51Y74.Y       Tciny                 0.756   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X47Y72.G2      net (fanout=1)        0.822   ethernet/mpr/ipsum1r(9)
    SLICE_X47Y72.COUT    Topcyg                0.773   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X47Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X47Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X47Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X47Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X47Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X47Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X44Y64.F1      net (fanout=1)        1.067   ethernet/mpr/ipp5
    SLICE_X44Y64.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_88_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_88_o1
    SLICE_X47Y68.BX      net (fanout=1)        0.572   ethernet/mpr/ipp5_anti_loop_AND_88_o
    SLICE_X47Y68.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X47Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X47Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X47Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X47Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X47Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X47Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X47Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X47Y72.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X45Y67.G2      net (fanout=1)        0.802   ethernet/mpr/ipsum5r(9)
    SLICE_X45Y67.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X45Y68.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X45Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X45Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X45Y71.F4      net (fanout=1)        0.451   ethernet/mpr/ipp7
    SLICE_X45Y71.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_90_o1
    SLICE_X45Y63.BX      net (fanout=1)        0.541   ethernet/mpr/ipp7_anti_loop_AND_90_o
    SLICE_X45Y63.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X45Y64.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X45Y65.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X43Y65.F2      net (fanout=1)        0.373   ethernet/mpr/ipsum7r(5)
    SLICE_X43Y65.CLK     Tfck                  0.728   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_5878_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     17.024ns (10.429ns logic, 6.595ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(24)_1 (SLICE_X44Y66.F1), 50607 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.106ns (Levels of Logic = 27)
  Clock Path Skew:      -0.013ns (0.020 - 0.033)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y65.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X42Y62.G2      net (fanout=11)       0.824   ethernet/mpr/anti_loop
    SLICE_X42Y62.Y       Tilo                  0.660   ethernet/mpr/ipp4_anti_loop_AND_87_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_84_o1
    SLICE_X51Y70.BX      net (fanout=1)        1.143   ethernet/mpr/ipp1_anti_loop_AND_84_o
    SLICE_X51Y70.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X51Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X51Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X51Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X51Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X51Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X51Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X51Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X51Y74.Y       Tciny                 0.756   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X47Y72.G2      net (fanout=1)        0.822   ethernet/mpr/ipsum1r(9)
    SLICE_X47Y72.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X47Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X47Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X47Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X47Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X47Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X47Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X44Y64.F1      net (fanout=1)        1.067   ethernet/mpr/ipp5
    SLICE_X44Y64.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_88_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_88_o1
    SLICE_X47Y68.BX      net (fanout=1)        0.572   ethernet/mpr/ipp5_anti_loop_AND_88_o
    SLICE_X47Y68.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X47Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X47Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X47Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X47Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X47Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X47Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X47Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X47Y72.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X45Y67.G2      net (fanout=1)        0.802   ethernet/mpr/ipsum5r(9)
    SLICE_X45Y67.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X45Y68.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X45Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X45Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X45Y71.F4      net (fanout=1)        0.451   ethernet/mpr/ipp7
    SLICE_X45Y71.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_90_o1
    SLICE_X45Y63.BX      net (fanout=1)        0.541   ethernet/mpr/ipp7_anti_loop_AND_90_o
    SLICE_X45Y63.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X45Y64.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X45Y65.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X45Y66.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X45Y67.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X44Y66.F1      net (fanout=1)        0.103   ethernet/mpr/ipsum7r(9)
    SLICE_X44Y66.CLK     Tfck                  0.776   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_5890_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     17.106ns (10.781ns logic, 6.325ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.008ns (Levels of Logic = 27)
  Clock Path Skew:      -0.013ns (0.020 - 0.033)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y65.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X42Y62.G2      net (fanout=11)       0.824   ethernet/mpr/anti_loop
    SLICE_X42Y62.Y       Tilo                  0.660   ethernet/mpr/ipp4_anti_loop_AND_87_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_84_o1
    SLICE_X51Y70.BX      net (fanout=1)        1.143   ethernet/mpr/ipp1_anti_loop_AND_84_o
    SLICE_X51Y70.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X51Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X51Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X51Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X51Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X51Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X51Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X51Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X51Y74.Y       Tciny                 0.756   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X47Y72.G2      net (fanout=1)        0.822   ethernet/mpr/ipsum1r(9)
    SLICE_X47Y72.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X47Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X47Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X47Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X47Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X47Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X47Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X44Y64.F1      net (fanout=1)        1.067   ethernet/mpr/ipp5
    SLICE_X44Y64.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_88_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_88_o1
    SLICE_X47Y68.BX      net (fanout=1)        0.572   ethernet/mpr/ipp5_anti_loop_AND_88_o
    SLICE_X47Y68.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X47Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X47Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X47Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X47Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X47Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X47Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X47Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X47Y72.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X45Y67.G2      net (fanout=1)        0.802   ethernet/mpr/ipsum5r(9)
    SLICE_X45Y67.COUT    Topcyg                0.773   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X45Y68.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X45Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X45Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X45Y71.F4      net (fanout=1)        0.451   ethernet/mpr/ipp7
    SLICE_X45Y71.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_90_o1
    SLICE_X45Y63.BX      net (fanout=1)        0.541   ethernet/mpr/ipp7_anti_loop_AND_90_o
    SLICE_X45Y63.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X45Y64.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X45Y65.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X45Y66.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X45Y67.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X44Y66.F1      net (fanout=1)        0.103   ethernet/mpr/ipsum7r(9)
    SLICE_X44Y66.CLK     Tfck                  0.776   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_5890_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     17.008ns (10.683ns logic, 6.325ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.008ns (Levels of Logic = 27)
  Clock Path Skew:      -0.013ns (0.020 - 0.033)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y65.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X42Y62.G2      net (fanout=11)       0.824   ethernet/mpr/anti_loop
    SLICE_X42Y62.Y       Tilo                  0.660   ethernet/mpr/ipp4_anti_loop_AND_87_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_84_o1
    SLICE_X51Y70.BX      net (fanout=1)        1.143   ethernet/mpr/ipp1_anti_loop_AND_84_o
    SLICE_X51Y70.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X51Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X51Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X51Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X51Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X51Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X51Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X51Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X51Y74.Y       Tciny                 0.756   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X47Y72.G2      net (fanout=1)        0.822   ethernet/mpr/ipsum1r(9)
    SLICE_X47Y72.COUT    Topcyg                0.773   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X47Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X47Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X47Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X47Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X47Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X47Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X44Y64.F1      net (fanout=1)        1.067   ethernet/mpr/ipp5
    SLICE_X44Y64.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_88_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_88_o1
    SLICE_X47Y68.BX      net (fanout=1)        0.572   ethernet/mpr/ipp5_anti_loop_AND_88_o
    SLICE_X47Y68.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X47Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X47Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X47Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X47Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X47Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X47Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X47Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X47Y72.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X45Y67.G2      net (fanout=1)        0.802   ethernet/mpr/ipsum5r(9)
    SLICE_X45Y67.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X45Y68.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X45Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X45Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X45Y71.F4      net (fanout=1)        0.451   ethernet/mpr/ipp7
    SLICE_X45Y71.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_90_o1
    SLICE_X45Y63.BX      net (fanout=1)        0.541   ethernet/mpr/ipp7_anti_loop_AND_90_o
    SLICE_X45Y63.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X45Y64.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X45Y65.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X45Y66.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X45Y67.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X44Y66.F1      net (fanout=1)        0.103   ethernet/mpr/ipsum7r(9)
    SLICE_X44Y66.CLK     Tfck                  0.776   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_5890_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     17.008ns (10.683ns logic, 6.325ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_121 (SLICE_X66Y47.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.586ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(22)_4 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_121 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.018 - 0.017)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(22)_4 to ethernet/aa/Mshreg_Shift_121
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y49.YQ      Tcko                  0.409   ethernet/aa/Shift(22)_5
                                                       ethernet/aa/Shift(22)_4
    SLICE_X66Y47.BX      net (fanout=1)        0.308   ethernet/aa/Shift(22)_4
    SLICE_X66Y47.CLK     Tdh         (-Th)     0.130   ethernet/aa/Shift_1211
                                                       ethernet/aa/Mshreg_Shift_121
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (0.279ns logic, 0.308ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_12 (SLICE_X66Y47.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(22)_7 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.018 - 0.017)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(22)_7 to ethernet/aa/Mshreg_Shift_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y48.XQ      Tcko                  0.411   ethernet/aa/Shift(22)_7
                                                       ethernet/aa/Shift(22)_7
    SLICE_X66Y47.BY      net (fanout=1)        0.308   ethernet/aa/Shift(22)_7
    SLICE_X66Y47.CLK     Tdh         (-Th)     0.110   ethernet/aa/Shift_1211
                                                       ethernet/aa/Mshreg_Shift_12
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.301ns logic, 0.308ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_16 (SLICE_X66Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.625ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(22)_0 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.052 - 0.049)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(22)_0 to ethernet/aa/Mshreg_Shift_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y30.YQ      Tcko                  0.409   ethernet/aa/Shift(22)_1
                                                       ethernet/aa/Shift(22)_0
    SLICE_X66Y30.BY      net (fanout=1)        0.329   ethernet/aa/Shift(22)_0
    SLICE_X66Y30.CLK     Tdh         (-Th)     0.110   ethernet/aa/Mshreg_Shift_16
                                                       ethernet/aa/Mshreg_Shift_16
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (0.299ns logic, 0.329ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y2.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y4.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y2.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpc)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 2.00 to 40 nS 
and duty cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 91 paths analyzed, 73 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point adc_02/en_sck (SLICE_X33Y75.F4), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_counter_cycle_4 (FF)
  Destination:          adc_02/en_sck (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.309ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_counter_cycle_4 to adc_02/en_sck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y74.XQ      Tcko                  0.515   adc_02/adc_counter_cycle(4)
                                                       adc_02/adc_counter_cycle_4
    SLICE_X33Y75.G1      net (fanout=6)        1.434   adc_02/adc_counter_cycle(4)
    SLICE_X33Y75.Y       Tilo                  0.612   adc_02/en_sck
                                                       adc_02/adc_counter_cycle[4]_en_sck_Select_16_o_SW0
    SLICE_X33Y75.F4      net (fanout=1)        0.020   adc_02/N2
    SLICE_X33Y75.CLK     Tfck                  0.728   adc_02/en_sck
                                                       adc_02/adc_counter_cycle[4]_en_sck_Select_16_o
                                                       adc_02/en_sck
    -------------------------------------------------  ---------------------------
    Total                                      3.309ns (1.855ns logic, 1.454ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_counter_cycle_2 (FF)
  Destination:          adc_02/en_sck (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.680ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_counter_cycle_2 to adc_02/en_sck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.YQ      Tcko                  0.567   adc_02/adc_counter_cycle(2)
                                                       adc_02/adc_counter_cycle_2
    SLICE_X33Y75.G2      net (fanout=8)        0.753   adc_02/adc_counter_cycle(2)
    SLICE_X33Y75.Y       Tilo                  0.612   adc_02/en_sck
                                                       adc_02/adc_counter_cycle[4]_en_sck_Select_16_o_SW0
    SLICE_X33Y75.F4      net (fanout=1)        0.020   adc_02/N2
    SLICE_X33Y75.CLK     Tfck                  0.728   adc_02/en_sck
                                                       adc_02/adc_counter_cycle[4]_en_sck_Select_16_o
                                                       adc_02/en_sck
    -------------------------------------------------  ---------------------------
    Total                                      2.680ns (1.907ns logic, 0.773ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_counter_cycle_1 (FF)
  Destination:          adc_02/en_sck (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.652ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.003 - 0.004)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_counter_cycle_1 to adc_02/en_sck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y73.XQ      Tcko                  0.514   adc_02/adc_counter_cycle(1)
                                                       adc_02/adc_counter_cycle_1
    SLICE_X33Y75.G3      net (fanout=10)       0.778   adc_02/adc_counter_cycle(1)
    SLICE_X33Y75.Y       Tilo                  0.612   adc_02/en_sck
                                                       adc_02/adc_counter_cycle[4]_en_sck_Select_16_o_SW0
    SLICE_X33Y75.F4      net (fanout=1)        0.020   adc_02/N2
    SLICE_X33Y75.CLK     Tfck                  0.728   adc_02/en_sck
                                                       adc_02/adc_counter_cycle[4]_en_sck_Select_16_o
                                                       adc_02/en_sck
    -------------------------------------------------  ---------------------------
    Total                                      2.652ns (1.854ns logic, 0.798ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------

Paths for end point adc_01/adc_counter_cycle_3 (SLICE_X28Y73.G2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     36.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/adc_counter_cycle_0 (FF)
  Destination:          adc_01/adc_counter_cycle_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.151ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/adc_counter_cycle_0 to adc_01/adc_counter_cycle_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y72.XQ      Tcko                  0.514   adc_01/adc_counter_cycle(0)
                                                       adc_01/adc_counter_cycle_0
    SLICE_X28Y73.G2      net (fanout=11)       1.521   adc_01/adc_counter_cycle(0)
    SLICE_X28Y73.CLK     Tgck                  1.116   adc_01/adc_counter_cycle(3)
                                                       adc_01/Mcount_adc_counter_cycle_xor(3)12
                                                       adc_01/Mcount_adc_counter_cycle_xor(3)1_f5
                                                       adc_01/adc_counter_cycle_3
    -------------------------------------------------  ---------------------------
    Total                                      3.151ns (1.630ns logic, 1.521ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point adc_01/adc_counter_cycle_4 (SLICE_X28Y72.G2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     36.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/adc_counter_cycle_0 (FF)
  Destination:          adc_01/adc_counter_cycle_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.151ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/adc_counter_cycle_0 to adc_01/adc_counter_cycle_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y72.XQ      Tcko                  0.514   adc_01/adc_counter_cycle(0)
                                                       adc_01/adc_counter_cycle_0
    SLICE_X28Y72.G2      net (fanout=11)       1.521   adc_01/adc_counter_cycle(0)
    SLICE_X28Y72.CLK     Tgck                  1.116   adc_01/adc_counter_cycle(4)
                                                       adc_01/Mcount_adc_counter_cycle_xor(4)12
                                                       adc_01/Mcount_adc_counter_cycle_xor(4)1_f5
                                                       adc_01/adc_counter_cycle_4
    -------------------------------------------------  ---------------------------
    Total                                      3.151ns (1.630ns logic, 1.521ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point adc_01/CS_reg (SLICE_X26Y73.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.225ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_01/CS_reg (FF)
  Destination:          adc_01/CS_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.225ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_01/CS_reg to adc_01/CS_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y73.XQ      Tcko                  0.412   adc_01_cs_OBUF
                                                       adc_01/CS_reg
    SLICE_X26Y73.F4      net (fanout=4)        0.326   adc_01_cs_OBUF
    SLICE_X26Y73.CLK     Tckf        (-Th)    -0.487   adc_01_cs_OBUF
                                                       adc_01/Mmux_PWR_10_o_adc_counter_cycle[4]_MUX_38_o1
                                                       adc_01/CS_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.225ns (0.899ns logic, 0.326ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------

Paths for end point adc_01/adc_counter_cycle_2 (SLICE_X29Y75.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_01/adc_counter_cycle_2 (FF)
  Destination:          adc_01/adc_counter_cycle_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.230ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_01/adc_counter_cycle_2 to adc_01/adc_counter_cycle_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.YQ      Tcko                  0.409   adc_01/adc_counter_cycle(2)
                                                       adc_01/adc_counter_cycle_2
    SLICE_X29Y75.G4      net (fanout=8)        0.373   adc_01/adc_counter_cycle(2)
    SLICE_X29Y75.CLK     Tckg        (-Th)    -0.448   adc_01/adc_counter_cycle(2)
                                                       adc_01/Mcount_adc_counter_cycle_xor(2)11
                                                       adc_01/adc_counter_cycle_2
    -------------------------------------------------  ---------------------------
    Total                                      1.230ns (0.857ns logic, 0.373ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------

Paths for end point adc_02/adc_counter_cycle_3 (SLICE_X33Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_02/adc_counter_cycle_0 (FF)
  Destination:          adc_02/adc_counter_cycle_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.262ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_02/adc_counter_cycle_0 to adc_02/adc_counter_cycle_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y75.XQ      Tcko                  0.412   adc_02/adc_counter_cycle(0)
                                                       adc_02/adc_counter_cycle_0
    SLICE_X33Y74.BX      net (fanout=10)       0.378   adc_02/adc_counter_cycle(0)
    SLICE_X33Y74.CLK     Tckdi       (-Th)    -0.472   adc_02/adc_counter_cycle(3)
                                                       adc_02/Mcount_adc_counter_cycle_xor(3)1
                                                       adc_02/adc_counter_cycle_3
    -------------------------------------------------  ---------------------------
    Total                                      1.262ns (0.884ns logic, 0.378ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clk_dv
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clk_dv
--------------------------------------------------------------------------------
Slack: 34.546ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_1/DCM_SP_INST/CLKDV
  Logical resource: pll_1/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: pll_1/CLKDV_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_2/CLK90_BUF" derived from  
PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS 
and duty cycle corrected to HIGH 20 nS   duty cycle corrected to 40 nS  HIGH 20 
nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 216 paths analyzed, 94 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.176ns.
--------------------------------------------------------------------------------

Paths for end point adc_01/cnt_reg_4 (SLICE_X18Y30.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/CS_reg (FF)
  Destination:          adc_01/cnt_reg_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.147ns (Levels of Logic = 1)
  Clock Path Skew:      -1.147ns (-1.004 - 0.143)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv_90 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/CS_reg to adc_01/cnt_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y73.XQ      Tcko                  0.515   adc_01_cs_OBUF
                                                       adc_01/CS_reg
    SLICE_X18Y31.F1      net (fanout=4)        2.189   adc_01_cs_OBUF
    SLICE_X18Y31.X       Tilo                  0.660   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val
    SLICE_X18Y30.SR      net (fanout=3)        0.989   adc_01/Mcount_cnt_reg_val
    SLICE_X18Y30.CLK     Tsrck                 0.794   adc_01/cnt_reg(4)
                                                       adc_01/cnt_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.147ns (1.969ns logic, 3.178ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/cnt_reg_0 (FF)
  Destination:          adc_01/cnt_reg_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.457ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/cnt_reg_0 to adc_01/cnt_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.XQ      Tcko                  0.514   adc_01/cnt_reg(0)
                                                       adc_01/cnt_reg_0
    SLICE_X18Y31.G3      net (fanout=7)        1.820   adc_01/cnt_reg(0)
    SLICE_X18Y31.Y       Tilo                  0.660   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val_SW0
    SLICE_X18Y31.F3      net (fanout=1)        0.020   adc_01/N12
    SLICE_X18Y31.X       Tilo                  0.660   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val
    SLICE_X18Y30.SR      net (fanout=3)        0.989   adc_01/Mcount_cnt_reg_val
    SLICE_X18Y30.CLK     Tsrck                 0.794   adc_01/cnt_reg(4)
                                                       adc_01/cnt_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.457ns (2.628ns logic, 2.829ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/cnt_reg_1 (FF)
  Destination:          adc_01/cnt_reg_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.334ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/cnt_reg_1 to adc_01/cnt_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.YQ      Tcko                  0.511   adc_01/cnt_reg(0)
                                                       adc_01/cnt_reg_1
    SLICE_X18Y31.G4      net (fanout=7)        0.700   adc_01/cnt_reg(1)
    SLICE_X18Y31.Y       Tilo                  0.660   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val_SW0
    SLICE_X18Y31.F3      net (fanout=1)        0.020   adc_01/N12
    SLICE_X18Y31.X       Tilo                  0.660   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val
    SLICE_X18Y30.SR      net (fanout=3)        0.989   adc_01/Mcount_cnt_reg_val
    SLICE_X18Y30.CLK     Tsrck                 0.794   adc_01/cnt_reg(4)
                                                       adc_01/cnt_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      4.334ns (2.625ns logic, 1.709ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_02/cnt_reg_3 (SLICE_X18Y35.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/CS_reg (FF)
  Destination:          adc_02/cnt_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.798ns (Levels of Logic = 1)
  Clock Path Skew:      -1.149ns (-0.999 - 0.150)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv_90 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/CS_reg to adc_02/cnt_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y72.XQ      Tcko                  0.514   adc_02_cs_OBUF
                                                       adc_02/CS_reg
    SLICE_X19Y34.F2      net (fanout=3)        1.915   adc_02_cs_OBUF
    SLICE_X19Y34.X       Tilo                  0.612   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val
    SLICE_X18Y35.SR      net (fanout=3)        0.963   adc_02/Mcount_cnt_reg_val
    SLICE_X18Y35.CLK     Tsrck                 0.794   adc_02/cnt_reg(3)
                                                       adc_02/cnt_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.798ns (1.920ns logic, 2.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/cnt_reg_0 (FF)
  Destination:          adc_02/cnt_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.035ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/cnt_reg_0 to adc_02/cnt_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.YQ      Tcko                  0.567   adc_02/cnt_reg(1)
                                                       adc_02/cnt_reg_0
    SLICE_X19Y34.G1      net (fanout=7)        1.467   adc_02/cnt_reg(0)
    SLICE_X19Y34.Y       Tilo                  0.612   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val_SW0
    SLICE_X19Y34.F3      net (fanout=1)        0.020   adc_02/N12
    SLICE_X19Y34.X       Tilo                  0.612   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val
    SLICE_X18Y35.SR      net (fanout=3)        0.963   adc_02/Mcount_cnt_reg_val
    SLICE_X18Y35.CLK     Tsrck                 0.794   adc_02/cnt_reg(3)
                                                       adc_02/cnt_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.035ns (2.585ns logic, 2.450ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/cnt_reg_2 (FF)
  Destination:          adc_02/cnt_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.218ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/cnt_reg_2 to adc_02/cnt_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.YQ      Tcko                  0.567   adc_02/cnt_reg(3)
                                                       adc_02/cnt_reg_2
    SLICE_X19Y34.G2      net (fanout=6)        0.650   adc_02/cnt_reg(2)
    SLICE_X19Y34.Y       Tilo                  0.612   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val_SW0
    SLICE_X19Y34.F3      net (fanout=1)        0.020   adc_02/N12
    SLICE_X19Y34.X       Tilo                  0.612   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val
    SLICE_X18Y35.SR      net (fanout=3)        0.963   adc_02/Mcount_cnt_reg_val
    SLICE_X18Y35.CLK     Tsrck                 0.794   adc_02/cnt_reg(3)
                                                       adc_02/cnt_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.218ns (2.585ns logic, 1.633ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point adc_02/cnt_reg_2 (SLICE_X18Y35.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/CS_reg (FF)
  Destination:          adc_02/cnt_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.798ns (Levels of Logic = 1)
  Clock Path Skew:      -1.149ns (-0.999 - 0.150)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv_90 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/CS_reg to adc_02/cnt_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y72.XQ      Tcko                  0.514   adc_02_cs_OBUF
                                                       adc_02/CS_reg
    SLICE_X19Y34.F2      net (fanout=3)        1.915   adc_02_cs_OBUF
    SLICE_X19Y34.X       Tilo                  0.612   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val
    SLICE_X18Y35.SR      net (fanout=3)        0.963   adc_02/Mcount_cnt_reg_val
    SLICE_X18Y35.CLK     Tsrck                 0.794   adc_02/cnt_reg(3)
                                                       adc_02/cnt_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.798ns (1.920ns logic, 2.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/cnt_reg_0 (FF)
  Destination:          adc_02/cnt_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.035ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/cnt_reg_0 to adc_02/cnt_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.YQ      Tcko                  0.567   adc_02/cnt_reg(1)
                                                       adc_02/cnt_reg_0
    SLICE_X19Y34.G1      net (fanout=7)        1.467   adc_02/cnt_reg(0)
    SLICE_X19Y34.Y       Tilo                  0.612   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val_SW0
    SLICE_X19Y34.F3      net (fanout=1)        0.020   adc_02/N12
    SLICE_X19Y34.X       Tilo                  0.612   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val
    SLICE_X18Y35.SR      net (fanout=3)        0.963   adc_02/Mcount_cnt_reg_val
    SLICE_X18Y35.CLK     Tsrck                 0.794   adc_02/cnt_reg(3)
                                                       adc_02/cnt_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.035ns (2.585ns logic, 2.450ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/cnt_reg_2 (FF)
  Destination:          adc_02/cnt_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.218ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/cnt_reg_2 to adc_02/cnt_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.YQ      Tcko                  0.567   adc_02/cnt_reg(3)
                                                       adc_02/cnt_reg_2
    SLICE_X19Y34.G2      net (fanout=6)        0.650   adc_02/cnt_reg(2)
    SLICE_X19Y34.Y       Tilo                  0.612   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val_SW0
    SLICE_X19Y34.F3      net (fanout=1)        0.020   adc_02/N12
    SLICE_X19Y34.X       Tilo                  0.612   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val
    SLICE_X18Y35.SR      net (fanout=3)        0.963   adc_02/Mcount_cnt_reg_val
    SLICE_X18Y35.CLK     Tsrck                 0.794   adc_02/cnt_reg(3)
                                                       adc_02/cnt_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.218ns (2.585ns logic, 1.633ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_2/CLK90_BUF" derived from
 PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point adc_02/adc_data_reg_4 (SLICE_X13Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_02/adc_data_reg_3 (FF)
  Destination:          adc_02/adc_data_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_02/adc_data_reg_3 to adc_02/adc_data_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.YQ      Tcko                  0.409   adc_02_data(4)
                                                       adc_02/adc_data_reg_3
    SLICE_X13Y27.BX      net (fanout=2)        0.353   adc_02_data(3)
    SLICE_X13Y27.CLK     Tckdi       (-Th)    -0.080   adc_02_data(4)
                                                       adc_02/adc_data_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.489ns logic, 0.353ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_01/adc_data_reg_8 (SLICE_X13Y12.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_01/adc_data_reg_7 (FF)
  Destination:          adc_01/adc_data_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_01/adc_data_reg_7 to adc_01/adc_data_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.YQ      Tcko                  0.409   adc_01_data(8)
                                                       adc_01/adc_data_reg_7
    SLICE_X13Y12.BX      net (fanout=2)        0.353   adc_01_data(7)
    SLICE_X13Y12.CLK     Tckdi       (-Th)    -0.080   adc_01_data(8)
                                                       adc_01/adc_data_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.489ns logic, 0.353ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_01/adc_data_reg_5 (SLICE_X12Y13.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.886ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_01/adc_data_reg_4 (FF)
  Destination:          adc_01/adc_data_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.888ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.020 - 0.018)
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_01/adc_data_reg_4 to adc_01/adc_data_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.XQ      Tcko                  0.412   adc_01_data(4)
                                                       adc_01/adc_data_reg_4
    SLICE_X12Y13.BY      net (fanout=2)        0.344   adc_01_data(4)
    SLICE_X12Y13.CLK     Tckdi       (-Th)    -0.132   adc_01_data(6)
                                                       adc_01/adc_data_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.888ns (0.544ns logic, 0.344ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_2/CLK90_BUF" derived from
 PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 36.365ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpco)
  Physical resource: pll_2/DCM_SP_INST/CLK90
  Logical resource: pll_2/DCM_SP_INST/CLK90
  Location pin: DCM_X0Y0.CLK90
  Clock network: pll_2/CLK90_BUF
--------------------------------------------------------------------------------
Slack: 38.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: adc_02/cnt_reg(3)/CLK
  Logical resource: adc_02/cnt_reg_3/CK
  Location pin: SLICE_X18Y35.CLK
  Clock network: clk_dv_90
--------------------------------------------------------------------------------
Slack: 38.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: adc_02/cnt_reg(3)/CLK
  Logical resource: adc_02/cnt_reg_3/CK
  Location pin: SLICE_X18Y35.CLK
  Clock network: clk_dv_90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from  
PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS 
and duty cycle corrected to HIGH 20 nS   multiplied by 2.00 to 80 nS and duty 
cycle corrected to HIGH 40 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6672 paths analyzed, 1488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Paths for end point fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y4.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     25.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_data_reg_0 (FF)
  Destination:          fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          30.000ns
  Data Path Delay:      4.674ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_data_reg_0 to fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C4.IQ1               Tiockiq               0.442   adc_02_sdo
                                                       adc_02/adc_data_reg_0
    RAMB16_X0Y4.DIA0     net (fanout=2)        4.005   adc_02_data(0)
    RAMB16_X0Y4.CLKA     Tbdck                 0.227   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      4.674ns (0.669ns logic, 4.005ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y2.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     25.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/adc_data_reg_0 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          30.000ns
  Data Path Delay:      4.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/adc_data_reg_0 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A8.IQ1               Tiockiq               0.442   adc_01_sdo
                                                       adc_01/adc_data_reg_0
    RAMB16_X0Y2.DIA0     net (fanout=2)        3.601   adc_01_data(0)
    RAMB16_X0Y2.CLKA     Tbdck                 0.227   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      4.270ns (0.669ns logic, 3.601ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y2.DIA11), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/adc_data_reg_7 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          30.000ns
  Data Path Delay:      2.568ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/adc_data_reg_7 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.YQ      Tcko                  0.511   adc_01_data(8)
                                                       adc_01/adc_data_reg_7
    RAMB16_X0Y2.DIA11    net (fanout=2)        1.830   adc_01_data(7)
    RAMB16_X0Y2.CLKA     Tbdck                 0.227   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      2.568ns (0.738ns logic, 1.830ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 
 multiplied by 2.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y4.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_1 (FF)
  Destination:          fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.058 - 0.062)
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_1 to fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y42.XQ       Tcko                  0.411   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<1>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_1
    RAMB16_X0Y4.ADDRA6   net (fanout=3)        0.469   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<1>
    RAMB16_X0Y4.CLKA     Tbcka       (-Th)     0.114   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.297ns logic, 0.469ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7 (SLICE_X13Y33.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.815ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.022 - 0.016)
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.XQ      Tcko                  0.412   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<7>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7
    SLICE_X13Y33.BX      net (fanout=1)        0.329   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<7>
    SLICE_X13Y33.CLK     Tckdi       (-Th)    -0.080   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<7>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.492ns logic, 0.329ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/hc/EOP (SLICE_X35Y15.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.833ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/hc/EOP (FF)
  Destination:          ethernet/hc/EOP (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/hc/EOP to ethernet/hc/EOP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y15.XQ      Tcko                  0.411   ethernet/hc/EOP
                                                       ethernet/hc/EOP
    SLICE_X35Y15.BX      net (fanout=2)        0.342   ethernet/hc/EOP
    SLICE_X35Y15.CLK     Tckdi       (-Th)    -0.080   ethernet/hc/EOP
                                                       ethernet/hc/EOP
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.491ns logic, 0.342ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 
 multiplied by 2.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------
Slack: 60.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 80.000ns
  Low pulse: 40.000ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: pll_3/DCM_SP_INST/CLKIN
  Logical resource: pll_3/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y1.CLKIN
  Clock network: clk_12
--------------------------------------------------------------------------------
Slack: 60.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 80.000ns
  High pulse: 40.000ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: pll_3/DCM_SP_INST/CLKIN
  Logical resource: pll_3/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y1.CLKIN
  Clock network: clk_12
--------------------------------------------------------------------------------
Slack: 74.546ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_2/DCM_SP_INST/CLKDV
  Logical resource: pll_2/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y0.CLKDV
  Clock network: pll_2/CLKDV_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_3/CLKDV_BUF" derived from  
PERIOD analysis for net "pll_2/CLKDV_BUF" derived from PERIOD analysis for net 
"pll_1/CLKDV_BUF" derived from NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 
40%; multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS  
multiplied by 2.00 to 80 nS and duty cycle corrected to HIGH 40 nS   multiplied 
by 7.00 to 560 nS and duty cycle corrected to HIGH 280 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5850 paths analyzed, 1474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  64.722ns.
--------------------------------------------------------------------------------

Paths for end point laser_cntrl/laser_off_comand (SLICE_X15Y70.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/laser_signal (FF)
  Destination:          laser_cntrl/laser_off_comand (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 falling at 520.000ns
  Destination Clock:    clk_laser_uart rising at 560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/laser_signal to laser_cntrl/laser_off_comand
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.XQ      Tcko                  0.515   laser_eth
                                                       ethernet/laser_signal
    SLICE_X17Y71.F1      net (fanout=4)        2.503   laser_eth
    SLICE_X17Y71.X       Tilo                  0.612   laser_cntrl/_n0373_inv
                                                       laser_cntrl/_n0373_inv
    SLICE_X15Y70.CE      net (fanout=1)        0.510   laser_cntrl/_n0373_inv
    SLICE_X15Y70.CLK     Tceck                 0.483   laser_cntrl/laser_off_comand
                                                       laser_cntrl/laser_off_comand
    -------------------------------------------------  ---------------------------
    Total                                      4.623ns (1.610ns logic, 3.013ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     554.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               laser_cntrl/uart_cntrl_st_FSM_FFd2 (FF)
  Destination:          laser_cntrl/laser_off_comand (FF)
  Requirement:          560.000ns
  Data Path Delay:      5.057ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_laser_uart rising at 0.000ns
  Destination Clock:    clk_laser_uart rising at 560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: laser_cntrl/uart_cntrl_st_FSM_FFd2 to laser_cntrl/laser_off_comand
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y68.XQ      Tcko                  0.514   laser_cntrl/uart_cntrl_st_FSM_FFd2
                                                       laser_cntrl/uart_cntrl_st_FSM_FFd2
    SLICE_X17Y72.G4      net (fanout=56)       0.689   laser_cntrl/uart_cntrl_st_FSM_FFd2
    SLICE_X17Y72.Y       Tilo                  0.612   laser_cntrl/_n0373_inv1
                                                       laser_cntrl/_n0373_inv1_SW0
    SLICE_X17Y72.F3      net (fanout=1)        0.020   laser_cntrl/N9
    SLICE_X17Y72.X       Tilo                  0.612   laser_cntrl/_n0373_inv1
                                                       laser_cntrl/_n0373_inv1
    SLICE_X17Y71.G3      net (fanout=4)        0.373   laser_cntrl/_n0373_inv1
    SLICE_X17Y71.Y       Tilo                  0.612   laser_cntrl/_n0373_inv
                                                       laser_cntrl/_n0373_inv_SW0
    SLICE_X17Y71.F4      net (fanout=1)        0.020   laser_cntrl/N17
    SLICE_X17Y71.X       Tilo                  0.612   laser_cntrl/_n0373_inv
                                                       laser_cntrl/_n0373_inv
    SLICE_X15Y70.CE      net (fanout=1)        0.510   laser_cntrl/_n0373_inv
    SLICE_X15Y70.CLK     Tceck                 0.483   laser_cntrl/laser_off_comand
                                                       laser_cntrl/laser_off_comand
    -------------------------------------------------  ---------------------------
    Total                                      5.057ns (3.445ns logic, 1.612ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     555.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               laser_cntrl/cnt_words_3 (FF)
  Destination:          laser_cntrl/laser_off_comand (FF)
  Requirement:          560.000ns
  Data Path Delay:      4.942ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_laser_uart rising at 0.000ns
  Destination Clock:    clk_laser_uart rising at 560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: laser_cntrl/cnt_words_3 to laser_cntrl/laser_off_comand
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y73.XQ      Tcko                  0.515   laser_cntrl/cnt_words(3)
                                                       laser_cntrl/cnt_words_3
    SLICE_X17Y72.G1      net (fanout=6)        0.573   laser_cntrl/cnt_words(3)
    SLICE_X17Y72.Y       Tilo                  0.612   laser_cntrl/_n0373_inv1
                                                       laser_cntrl/_n0373_inv1_SW0
    SLICE_X17Y72.F3      net (fanout=1)        0.020   laser_cntrl/N9
    SLICE_X17Y72.X       Tilo                  0.612   laser_cntrl/_n0373_inv1
                                                       laser_cntrl/_n0373_inv1
    SLICE_X17Y71.G3      net (fanout=4)        0.373   laser_cntrl/_n0373_inv1
    SLICE_X17Y71.Y       Tilo                  0.612   laser_cntrl/_n0373_inv
                                                       laser_cntrl/_n0373_inv_SW0
    SLICE_X17Y71.F4      net (fanout=1)        0.020   laser_cntrl/N17
    SLICE_X17Y71.X       Tilo                  0.612   laser_cntrl/_n0373_inv
                                                       laser_cntrl/_n0373_inv
    SLICE_X15Y70.CE      net (fanout=1)        0.510   laser_cntrl/_n0373_inv
    SLICE_X15Y70.CLK     Tceck                 0.483   laser_cntrl/laser_off_comand
                                                       laser_cntrl/laser_off_comand
    -------------------------------------------------  ---------------------------
    Total                                      4.942ns (3.446ns logic, 1.496ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------

Paths for end point laser_cntrl/laser_init_comand (SLICE_X14Y70.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/laser_signal (FF)
  Destination:          laser_cntrl/laser_init_comand (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.379ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 falling at 520.000ns
  Destination Clock:    clk_laser_uart rising at 560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/laser_signal to laser_cntrl/laser_init_comand
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.XQ      Tcko                  0.515   laser_eth
                                                       ethernet/laser_signal
    SLICE_X16Y70.F1      net (fanout=4)        2.470   laser_eth
    SLICE_X16Y70.X       Tilo                  0.660   laser_cntrl/_n0396_inv
                                                       laser_cntrl/_n0396_inv
    SLICE_X14Y70.CE      net (fanout=1)        0.251   laser_cntrl/_n0396_inv
    SLICE_X14Y70.CLK     Tceck                 0.483   laser_cntrl/laser_init_comand
                                                       laser_cntrl/laser_init_comand
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (1.658ns logic, 2.721ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     555.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               laser_cntrl/uart_cntrl_st_FSM_FFd2 (FF)
  Destination:          laser_cntrl/laser_init_comand (FF)
  Requirement:          560.000ns
  Data Path Delay:      4.942ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_laser_uart rising at 0.000ns
  Destination Clock:    clk_laser_uart rising at 560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: laser_cntrl/uart_cntrl_st_FSM_FFd2 to laser_cntrl/laser_init_comand
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y68.XQ      Tcko                  0.514   laser_cntrl/uart_cntrl_st_FSM_FFd2
                                                       laser_cntrl/uart_cntrl_st_FSM_FFd2
    SLICE_X17Y72.G4      net (fanout=56)       0.689   laser_cntrl/uart_cntrl_st_FSM_FFd2
    SLICE_X17Y72.Y       Tilo                  0.612   laser_cntrl/_n0373_inv1
                                                       laser_cntrl/_n0373_inv1_SW0
    SLICE_X17Y72.F3      net (fanout=1)        0.020   laser_cntrl/N9
    SLICE_X17Y72.X       Tilo                  0.612   laser_cntrl/_n0373_inv1
                                                       laser_cntrl/_n0373_inv1
    SLICE_X16Y70.G2      net (fanout=4)        0.421   laser_cntrl/_n0373_inv1
    SLICE_X16Y70.Y       Tilo                  0.660   laser_cntrl/_n0396_inv
                                                       laser_cntrl/_n0396_inv_SW0
    SLICE_X16Y70.F4      net (fanout=1)        0.020   laser_cntrl/N15
    SLICE_X16Y70.X       Tilo                  0.660   laser_cntrl/_n0396_inv
                                                       laser_cntrl/_n0396_inv
    SLICE_X14Y70.CE      net (fanout=1)        0.251   laser_cntrl/_n0396_inv
    SLICE_X14Y70.CLK     Tceck                 0.483   laser_cntrl/laser_init_comand
                                                       laser_cntrl/laser_init_comand
    -------------------------------------------------  ---------------------------
    Total                                      4.942ns (3.541ns logic, 1.401ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     555.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               laser_cntrl/cnt_words_3 (FF)
  Destination:          laser_cntrl/laser_init_comand (FF)
  Requirement:          560.000ns
  Data Path Delay:      4.827ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_laser_uart rising at 0.000ns
  Destination Clock:    clk_laser_uart rising at 560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: laser_cntrl/cnt_words_3 to laser_cntrl/laser_init_comand
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y73.XQ      Tcko                  0.515   laser_cntrl/cnt_words(3)
                                                       laser_cntrl/cnt_words_3
    SLICE_X17Y72.G1      net (fanout=6)        0.573   laser_cntrl/cnt_words(3)
    SLICE_X17Y72.Y       Tilo                  0.612   laser_cntrl/_n0373_inv1
                                                       laser_cntrl/_n0373_inv1_SW0
    SLICE_X17Y72.F3      net (fanout=1)        0.020   laser_cntrl/N9
    SLICE_X17Y72.X       Tilo                  0.612   laser_cntrl/_n0373_inv1
                                                       laser_cntrl/_n0373_inv1
    SLICE_X16Y70.G2      net (fanout=4)        0.421   laser_cntrl/_n0373_inv1
    SLICE_X16Y70.Y       Tilo                  0.660   laser_cntrl/_n0396_inv
                                                       laser_cntrl/_n0396_inv_SW0
    SLICE_X16Y70.F4      net (fanout=1)        0.020   laser_cntrl/N15
    SLICE_X16Y70.X       Tilo                  0.660   laser_cntrl/_n0396_inv
                                                       laser_cntrl/_n0396_inv
    SLICE_X14Y70.CE      net (fanout=1)        0.251   laser_cntrl/_n0396_inv
    SLICE_X14Y70.CLK     Tceck                 0.483   laser_cntrl/laser_init_comand
                                                       laser_cntrl/laser_init_comand
    -------------------------------------------------  ---------------------------
    Total                                      4.827ns (3.542ns logic, 1.285ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------

Paths for end point laser_cntrl/laser_on_ft (SLICE_X17Y67.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     36.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/laser_signal (FF)
  Destination:          laser_cntrl/laser_on_ft (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.037ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.110 - 0.120)
  Source Clock:         clk_12 falling at 520.000ns
  Destination Clock:    clk_laser_uart rising at 560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/laser_signal to laser_cntrl/laser_on_ft
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.XQ      Tcko                  0.515   laser_eth
                                                       ethernet/laser_signal
    SLICE_X17Y67.BY      net (fanout=4)        2.208   laser_eth
    SLICE_X17Y67.CLK     Tdick                 0.314   laser_cntrl/laser_on_ft
                                                       laser_cntrl/laser_on_ft
    -------------------------------------------------  ---------------------------
    Total                                      3.037ns (0.829ns logic, 2.208ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_3/CLKDV_BUF" derived from
 PERIOD analysis for net "pll_2/CLKDV_BUF" derived from PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS  multiplied by 2.00 to 80 nS and duty cycle corrected to HIGH 40 nS 
 multiplied by 7.00 to 560 nS and duty cycle corrected to HIGH 280 nS 

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.B (RAMB16_X1Y3.DIB1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.533ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.031 - 0.018)
  Source Clock:         clk_laser_uart rising at 560.000ns
  Destination Clock:    clk_laser_uart rising at 560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y28.XQ      Tcko                  0.412   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF
    RAMB16_X1Y3.DIB1     net (fanout=1)        0.231   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<3>
    RAMB16_X1Y3.CLKB     Tbckd       (-Th)     0.110   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.B
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (0.302ns logic, 0.231ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.B (RAMB16_X1Y3.DIB11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.533ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.031 - 0.025)
  Source Clock:         clk_laser_uart rising at 560.000ns
  Destination Clock:    clk_laser_uart rising at 560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y34.XQ      Tcko                  0.412   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<33>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF
    RAMB16_X1Y3.DIB11    net (fanout=1)        0.231   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<33>
    RAMB16_X1Y3.CLKB     Tbckd       (-Th)     0.110   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.B
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (0.302ns logic, 0.231ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X60Y0.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.587ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[43].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.589ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.007 - 0.005)
  Source Clock:         clk_laser_uart rising at 560.000ns
  Destination Clock:    clk_laser_uart rising at 560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[43].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y3.XQ       Tcko                  0.411   U_ila_pro_0/U0/iDATA<43>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[43].U_DQ
    SLICE_X60Y0.BX       net (fanout=1)        0.308   U_ila_pro_0/U0/iDATA<43>
    SLICE_X60Y0.CLK      Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<43>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.589ns (0.281ns logic, 0.308ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_3/CLKDV_BUF" derived from
 PERIOD analysis for net "pll_2/CLKDV_BUF" derived from PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS  multiplied by 2.00 to 80 nS and duty cycle corrected to HIGH 40 nS 
 multiplied by 7.00 to 560 nS and duty cycle corrected to HIGH 280 nS 

--------------------------------------------------------------------------------
Slack: 554.546ns (period - min period limit)
  Period: 560.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_3/DCM_SP_INST/CLKDV
  Logical resource: pll_3/DCM_SP_INST/CLKDV
  Location pin: DCM_X1Y1.CLKDV
  Clock network: pll_3/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 557.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 560.000ns
  Low pulse: 280.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram/CLKA
  Logical resource: laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A/CLKA
  Location pin: RAMB16_X0Y5.CLKA
  Clock network: clk_laser_uart
--------------------------------------------------------------------------------
Slack: 557.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 560.000ns
  High pulse: 280.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram/CLKA
  Logical resource: laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A/CLKA
  Location pin: RAMB16_X0Y5.CLKA
  Clock network: clk_laser_uart
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 343 paths analyzed, 182 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.410ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_7 (SLICE_X33Y10.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_7 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.YQ      Tcko                  0.567   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X33Y10.SR      net (fanout=7)        2.803   ethernet/fte/ena_posedge
    SLICE_X33Y10.CLK     Tsrck                 0.794   ethernet/fte/datastorage(7)
                                                       ethernet/fte/datastorage_7
    -------------------------------------------------  ---------------------------
    Total                                      4.164ns (1.361ns logic, 2.803ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_6 (SLICE_X33Y10.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_6 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.YQ      Tcko                  0.567   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X33Y10.SR      net (fanout=7)        2.803   ethernet/fte/ena_posedge
    SLICE_X33Y10.CLK     Tsrck                 0.794   ethernet/fte/datastorage(7)
                                                       ethernet/fte/datastorage_6
    -------------------------------------------------  ---------------------------
    Total                                      4.164ns (1.361ns logic, 2.803ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_5 (SLICE_X23Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_5 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.559ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.YQ      Tcko                  0.567   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X23Y2.SR       net (fanout=7)        2.198   ethernet/fte/ena_posedge
    SLICE_X23Y2.CLK      Tsrck                 0.794   ethernet/fte/datastorage(5)
                                                       ethernet/fte/datastorage_5
    -------------------------------------------------  ---------------------------
    Total                                      3.559ns (1.361ns logic, 2.198ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2 (SLICE_X3Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.YQ       Tcko                  0.409   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X3Y13.BX       net (fanout=1)        0.317   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X3Y13.CLK      Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.489ns logic, 0.317ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1 (SLICE_X0Y5.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.882ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.013 - 0.011)
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.YQ        Tcko                  0.409   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<0>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1
    SLICE_X0Y5.BX        net (fanout=6)        0.359   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<1>
    SLICE_X0Y5.CLK       Tckdi       (-Th)    -0.116   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<1>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.525ns logic, 0.359ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3 (SLICE_X3Y7.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.891ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_3 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.888ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.057 - 0.060)
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_3 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.XQ        Tcko                  0.411   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<3>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_3
    SLICE_X3Y7.BX        net (fanout=5)        0.397   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<3>
    SLICE_X3Y7.CLK       Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<3>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.888ns (0.491ns logic, 0.397ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.697ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 24.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X54Y54.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.279ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.279ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y61.YQ      Tcklo                 0.580   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X54Y61.F1      net (fanout=1)        0.400   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X54Y61.X       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X55Y57.G2      net (fanout=2)        0.303   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X55Y57.X       Tif5x                 0.890   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X54Y53.G2      net (fanout=1)        0.314   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X54Y53.X       Tif5x                 1.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X54Y54.F1      net (fanout=1)        0.356   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X54Y54.CLK     Tfck                  0.776   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O50
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.279ns (3.906ns logic, 1.373ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X54Y60.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.858ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.858ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y61.YQ      Tcklo                 0.580   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X54Y61.F1      net (fanout=1)        0.400   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X54Y61.X       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X54Y60.BY      net (fanout=2)        0.885   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X54Y60.CLK     Tdick                 0.333   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.858ns (1.573ns logic, 1.285ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X54Y61.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.756ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y61.YQ      Tcklo                 0.580   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X54Y61.F1      net (fanout=1)        0.400   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X54Y61.CLK     Tfck                  0.776   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.756ns (1.356ns logic, 0.400ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X54Y61.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.271ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y61.YQ      Tcklo                 0.464   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X54Y61.F1      net (fanout=1)        0.320   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X54Y61.CLK     Tckf        (-Th)    -0.487   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.951ns logic, 0.320ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X54Y60.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.152ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.152ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y61.YQ      Tcklo                 0.464   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X54Y61.F1      net (fanout=1)        0.320   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X54Y61.X       Tilo                  0.528   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X54Y60.BY      net (fanout=2)        0.708   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X54Y60.CLK     Tckdi       (-Th)    -0.132   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.152ns (1.124ns logic, 1.028ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X54Y54.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.088ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.088ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y61.YQ      Tcklo                 0.464   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X54Y61.F1      net (fanout=1)        0.320   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X54Y61.X       Tilo                  0.528   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X55Y57.G2      net (fanout=2)        0.242   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X55Y57.X       Tif5x                 0.712   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X54Y53.G2      net (fanout=1)        0.251   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X54Y53.X       Tif5x                 0.800   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X54Y54.F1      net (fanout=1)        0.284   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X54Y54.CLK     Tckf        (-Th)    -0.487   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O50
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.088ns (2.991ns logic, 1.097ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X55Y61.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.483ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.483ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y77.XQ      Tcko                  0.515   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X64Y76.G2      net (fanout=5)        0.773   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X64Y76.Y       Tilo                  0.660   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X55Y64.G1      net (fanout=13)       1.587   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X55Y64.Y       Tilo                  0.612   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X55Y61.CLK     net (fanout=4)        0.336   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.483ns (1.787ns logic, 2.696ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.389ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.389ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y77.YQ      Tcko                  0.567   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X64Y76.G4      net (fanout=5)        0.627   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X64Y76.Y       Tilo                  0.660   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X55Y64.G1      net (fanout=13)       1.587   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X55Y64.Y       Tilo                  0.612   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X55Y61.CLK     net (fanout=4)        0.336   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.389ns (1.839ns logic, 2.550ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.305ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.305ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y77.YQ      Tcko                  0.511   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X64Y76.G1      net (fanout=5)        0.599   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X64Y76.Y       Tilo                  0.660   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X55Y64.G1      net (fanout=13)       1.587   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X55Y64.Y       Tilo                  0.612   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X55Y61.CLK     net (fanout=4)        0.336   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.305ns (1.783ns logic, 2.522ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.739ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X67Y86.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.739ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y86.YQ      Tcko                  0.511   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X67Y86.BY      net (fanout=7)        0.914   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X67Y86.CLK     Tdick                 0.314   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (0.825ns logic, 0.914ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X67Y86.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.257ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y86.YQ      Tcko                  0.409   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X67Y86.BY      net (fanout=7)        0.731   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X67Y86.CLK     Tckdi       (-Th)    -0.117   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.257ns (0.526ns logic, 0.731ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.776ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X28Y13.SR
  Clock network: locked_2_INV_119_o
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X28Y13.SR
  Clock network: locked_2_INV_119_o
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X21Y59.SR
  Clock network: locked_2_INV_119_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_3/DCM_SP_INST/CLKIN
  Logical resource: pll_3/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y1.CLKIN
  Clock network: clk_12
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_3/DCM_SP_INST/CLKIN
  Logical resource: pll_3/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y1.CLKIN
  Clock network: clk_12
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpc)
  Physical resource: pll_3/DCM_SP_INST/CLKIN
  Logical resource: pll_3/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y1.CLKIN
  Clock network: clk_12
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_3_CLKDV_BUF = PERIOD TIMEGRP "pll_3_CLKDV_BUF" 
TS_WR_CLK / 7 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.776ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_3_CLKDV_BUF = PERIOD TIMEGRP "pll_3_CLKDV_BUF" TS_WR_CLK / 7 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 137.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 140.000ns
  Low pulse: 70.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: laser_cntrl/tx_done/SR
  Logical resource: laser_cntrl/uart_tx/o_Tx_Done/SR
  Location pin: SLICE_X22Y64.SR
  Clock network: locked_3_INV_24_o
--------------------------------------------------------------------------------
Slack: 137.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 140.000ns
  High pulse: 70.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: laser_cntrl/tx_done/SR
  Logical resource: laser_cntrl/uart_tx/o_Tx_Done/SR
  Location pin: SLICE_X22Y64.SR
  Clock network: locked_3_INV_24_o
--------------------------------------------------------------------------------
Slack: 137.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 140.000ns
  Low pulse: 70.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: laser_cntrl/uart_tx/r_SM_Main_FSM_FFd3/SR
  Logical resource: laser_cntrl/uart_tx/r_SM_Main_FSM_FFd3/SR
  Location pin: SLICE_X27Y64.SR
  Clock network: locked_3_INV_24_o
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for pll_1/CLKIN_IBUFG_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|pll_1/CLKIN_IBUFG_OUT          |     20.000ns|      7.500ns|     12.588ns|            0|            0|            0|        12829|
| pll_1/CLKDV_BUF               |     40.000ns|     10.000ns|     25.176ns|            0|            0|           91|        12738|
|  pll_2/CLK90_BUF              |     40.000ns|     25.176ns|          N/A|            0|            0|          216|            0|
|  pll_2/CLKDV_BUF              |     80.000ns|     20.000ns|      9.246ns|            0|            0|         6672|         5850|
|   pll_3/CLKDV_BUF             |    560.000ns|     64.722ns|          N/A|            0|            0|         5850|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_WR_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_WR_CLK                      |     20.000ns|      6.000ns|      0.397ns|            0|            0|            0|            0|
| TS_pll_3_CLKDV_BUF            |    140.000ns|      2.776ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.711|    9.012|    4.950|    4.494|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_rx_clk       |         |         |    4.164|    6.302|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_tx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_tx_clk       |   20.291|   17.228|    7.965|    5.760|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 434344 paths, 0 nets, and 12667 connections

Design statistics:
   Minimum period:  64.722ns{1}   (Maximum frequency:  15.451MHz)
   Maximum path delay from/to any node:   1.739ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 28 17:54:47 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 250 MB



