$date
	Thu Mar 17 13:31:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module comparator_tb $end
$var wire 1 ! z $end
$var reg 1 " x $end
$var reg 1 # y $end
$scope module uut $end
$var wire 1 $ p $end
$var wire 1 % q $end
$var wire 1 " x $end
$var wire 1 & x_ $end
$var wire 1 # y $end
$var wire 1 ' y_ $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
1&
1%
0$
0#
0"
1!
$end
#20
0!
0%
0&
1"
#40
1!
0'
1$
1#
#60
0!
1'
0$
0#
#120
