{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1714498610512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714498610513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 19:36:50 2024 " "Processing started: Tue Apr 30 19:36:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714498610513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1714498610513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mu0_mem -c mu0_mem " "Command: quartus_map --read_settings_files=on --write_settings_files=off mu0_mem -c mu0_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1714498610513 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1714498610733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mu0_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mu0_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mu0_mem-arch_mu0_mem " "Found design unit 1: mu0_mem-arch_mu0_mem" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714498611008 ""} { "Info" "ISGN_ENTITY_NAME" "1 mu0_mem " "Found entity 1: mu0_mem" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714498611008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714498611008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-arch_ram " "Found design unit 1: ram-arch_ram" {  } { { "ram.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/ram.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714498611009 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714498611009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714498611009 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mu0_mem " "Elaborating entity \"mu0_mem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1714498611027 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mu0.vhd 2 1 " "Using design file mu0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mu0-arch_mu0 " "Found design unit 1: mu0-arch_mu0" {  } { { "mu0.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714498611033 ""} { "Info" "ISGN_ENTITY_NAME" "1 mu0 " "Found entity 1: mu0" {  } { { "mu0.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714498611033 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1714498611033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mu0 mu0:processeur " "Elaborating entity \"mu0\" for hierarchy \"mu0:processeur\"" {  } { { "mu0_mem.vhd" "processeur" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714498611034 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_out mu0.vhd(16) " "VHDL Signal Declaration warning at mu0.vhd(16): used implicit default value for signal \"pc_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mu0.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1714498611035 "|mu0_mem|mu0:processeur"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_ld mu0.vhd(23) " "Verilog HDL or VHDL warning at mu0.vhd(23): object \"pc_ld\" assigned a value but never read" {  } { { "mu0.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1714498611035 "|mu0_mem|mu0:processeur"}
{ "Warning" "WSGN_SEARCH_FILE" "sequenceur.vhd 2 1 " "Using design file sequenceur.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequenceur-arch_seq " "Found design unit 1: sequenceur-arch_seq" {  } { { "sequenceur.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/sequenceur.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714498611040 ""} { "Info" "ISGN_ENTITY_NAME" "1 sequenceur " "Found entity 1: sequenceur" {  } { { "sequenceur.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/sequenceur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714498611040 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1714498611040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequenceur mu0:processeur\|sequenceur:seq " "Elaborating entity \"sequenceur\" for hierarchy \"mu0:processeur\|sequenceur:seq\"" {  } { { "mu0.vhd" "seq" { Text "E:/fst/vhdl_project/projet vhdl/mu0.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714498611041 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_a.vhd 2 1 " "Using design file mux_a.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_A-arch_mux_A " "Found design unit 1: mux_A-arch_mux_A" {  } { { "mux_a.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mux_a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714498611045 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_A " "Found entity 1: mux_A" {  } { { "mux_a.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mux_a.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714498611045 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1714498611045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_A mu0:processeur\|mux_A:MA " "Elaborating entity \"mux_A\" for hierarchy \"mu0:processeur\|mux_A:MA\"" {  } { { "mu0.vhd" "MA" { Text "E:/fst/vhdl_project/projet vhdl/mu0.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714498611046 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_b.vhd 2 1 " "Using design file mux_b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_B-arch_mux_B " "Found design unit 1: mux_B-arch_mux_B" {  } { { "mux_b.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mux_b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714498611051 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_B " "Found entity 1: mux_B" {  } { { "mux_b.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mux_b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714498611051 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1714498611051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_B mu0:processeur\|mux_B:MB " "Elaborating entity \"mux_B\" for hierarchy \"mu0:processeur\|mux_B:MB\"" {  } { { "mu0.vhd" "MB" { Text "E:/fst/vhdl_project/projet vhdl/mu0.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714498611052 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tristate.vhd 2 1 " "Using design file tristate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-arch_tristate " "Found design unit 1: tristate-arch_tristate" {  } { { "tristate.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/tristate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714498611057 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/tristate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714498611057 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1714498611057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate mu0:processeur\|tristate:P3 " "Elaborating entity \"tristate\" for hierarchy \"mu0:processeur\|tristate:P3\"" {  } { { "mu0.vhd" "P3" { Text "E:/fst/vhdl_project/projet vhdl/mu0.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714498611058 ""}
{ "Warning" "WSGN_SEARCH_FILE" "accumulator.vhd 2 1 " "Using design file accumulator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator-arch_acc " "Found design unit 1: accumulator-arch_acc" {  } { { "accumulator.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/accumulator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714498611063 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/accumulator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714498611063 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1714498611063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator mu0:processeur\|accumulator:ACC " "Elaborating entity \"accumulator\" for hierarchy \"mu0:processeur\|accumulator:ACC\"" {  } { { "mu0.vhd" "ACC" { Text "E:/fst/vhdl_project/projet vhdl/mu0.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714498611064 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "acc15 accumulator.vhd(15) " "VHDL Process Statement warning at accumulator.vhd(15): inferring latch(es) for signal or variable \"acc15\", which holds its previous value in one or more paths through the process" {  } { { "accumulator.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/accumulator.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1714498611065 "|mu0_mem|mu0:processeur|accumulator:ACC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "accz accumulator.vhd(15) " "VHDL Process Statement warning at accumulator.vhd(15): inferring latch(es) for signal or variable \"accz\", which holds its previous value in one or more paths through the process" {  } { { "accumulator.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/accumulator.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1714498611065 "|mu0_mem|mu0:processeur|accumulator:ACC"}
{ "Error" "EVRFX_VHDL_OTHERS_ILLEGAL_AGGREGATE_CHOICE_UNCONST_TARGET" "accumulator.vhd(31) " "VHDL aggregate error at accumulator.vhd(31): OTHERS choice used in aggregate for unconstrained record or array type is not supported" {  } { { "accumulator.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/accumulator.vhd" 31 0 0 } }  } 0 10427 "VHDL aggregate error at %1!s!: OTHERS choice used in aggregate for unconstrained record or array type is not supported" 0 0 "Quartus II" 0 -1 1714498611066 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE accumulator.vhd(31) " "VHDL warning at accumulator.vhd(31): comparison between unequal length operands always returns FALSE" {  } { { "accumulator.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/accumulator.vhd" 31 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1714498611066 "|mu0_mem|mu0:processeur|accumulator:ACC"}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"=\" accumulator.vhd(31) " "VHDL Operator error at accumulator.vhd(31): failed to evaluate call to operator \"\"=\"\"" {  } { { "accumulator.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/accumulator.vhd" 31 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714498611066 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "mu0:processeur\|accumulator:ACC " "Can't elaborate user hierarchy \"mu0:processeur\|accumulator:ACC\"" {  } { { "mu0.vhd" "ACC" { Text "E:/fst/vhdl_project/projet vhdl/mu0.vhd" 93 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714498611066 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714498611170 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 30 19:36:51 2024 " "Processing ended: Tue Apr 30 19:36:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714498611170 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714498611170 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714498611170 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714498611170 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 12 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 12 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714498611724 ""}
