 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : fp_add
Version: U-2022.12
Date   : Mon Jun 30 19:48:49 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: pip2_op_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[55]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_op_reg/CK (DFFSX1)                  0.00       0.50 r
  pip2_op_reg/QN (DFFSX1)                  1.85       2.35 r
  U4919/Y (NOR2XL)                         0.20       2.56 f
  U4483/Y (XOR2XL)                         0.31       2.87 f
  U4923/Y (NOR2XL)                         0.13       2.99 r
  U4298/Y (NAND2XL)                        0.08       3.07 f
  U4252/Y (NAND2XL)                        0.12       3.19 r
  U4245/Y (INVXL)                          0.08       3.27 f
  U4929/Y (AOI22XL)                        0.26       3.53 r
  U3610/Y (MXI2XL)                         0.21       3.73 f
  U4206/Y (OAI22XL)                        0.16       3.90 r
  U4933/Y (OAI21XL)                        0.18       4.07 f
  U3608/Y (MXI2XL)                         0.24       4.32 r
  U3604/Y (NAND2XL)                        0.15       4.47 f
  U4162/Y (OAI22XL)                        0.16       4.62 r
  U4938/Y (OAI21XL)                        0.20       4.82 f
  U4127/Y (AOI22XL)                        0.25       5.07 r
  U4123/Y (OAI22XL)                        0.14       5.21 f
  U3595/Y (AOI2BB2XL)                      0.30       5.51 f
  U3593/Y (MXI2XL)                         0.22       5.73 r
  U4096/Y (AOI21XL)                        0.18       5.91 f
  U3588/Y (AOI2BB2XL)                      0.30       6.21 f
  U3485/Y (AOI2BB2X1)                      0.28       6.49 f
  U3484/Y (AOI2BB2X1)                      0.29       6.78 f
  U5002/Y (OAI22X1)                        0.20       6.98 r
  U5007/Y (NAND2X1)                        0.13       7.11 f
  U3581/Y (NOR2XL)                         0.19       7.30 r
  U3481/Y (NAND2X1)                        0.13       7.44 f
  U5027/Y (AOI21X1)                        0.18       7.62 r
  U3574/Y (MXI2XL)                         0.19       7.80 f
  U5040/Y (AOI21X1)                        0.23       8.03 r
  U3993/Y (NAND2XL)                        0.11       8.15 f
  U4870/Y (OAI21XL)                        0.18       8.32 r
  U4874/Y (OAI21XL)                        0.15       8.47 f
  U3917/Y (OAI2BB1XL)                      0.22       8.68 f
  U5382/Y (NAND2X1)                        0.13       8.81 r
  U3444/Y (NAND2X1)                        0.09       8.91 f
  U3433/Y (NAND2X1)                        0.10       9.00 r
  U4875/Y (AOI21X1)                        0.14       9.14 f
  U3778/Y (OAI21X1)                        0.27       9.41 r
  U3762/Y (NAND2XL)                        0.12       9.53 f
  U3426/Y (INVXL)                          0.17       9.71 r
  U3664/Y (AOI33XL)                        0.14       9.85 f
  U6418/Y (MXI2X1)                         0.18      10.02 r
  U3639/Y (AOI31XL)                        0.07      10.09 f
  pip3_frac_reg[55]/D (DFFSX1)             0.00      10.09 f
  data arrival time                                  10.09

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  pip3_frac_reg[55]/CK (DFFSX1)            0.00      10.40 r
  library setup time                      -0.30      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                 -10.09
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pip4_frac_reg[49]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[40]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[49]/CK (DFFSX1)            0.00       0.50 r
  pip4_frac_reg[49]/QN (DFFSX1)            0.51       1.01 f
  U3520/Y (NAND4BBXL)                      0.26       1.27 f
  U4853/Y (NOR2X1)                         0.20       1.48 r
  U4595/Y (NAND4X1)                        0.26       1.73 f
  U4883/Y (NOR2X4)                         0.27       2.00 r
  U4887/Y (INVX1)                          0.14       2.15 f
  U4381/Y (NOR2X1)                         0.25       2.39 r
  U4889/Y (AOI22X1)                        0.19       2.59 f
  U4287/Y (NAND3X1)                        0.20       2.78 r
  U4241/Y (NOR3X2)                         0.13       2.91 f
  U3611/Y (NAND2XL)                        0.11       3.02 r
  U4215/Y (AOI21XL)                        0.10       3.12 f
  U4209/Y (AOI211XL)                       0.24       3.36 r
  U4892/Y (OAI21XL)                        0.16       3.53 f
  U3606/Y (NOR2XL)                         0.14       3.67 r
  U3408/Y (AND3X1)                         0.32       3.99 r
  U3602/Y (AOI32XL)                        0.17       4.16 f
  U3492/Y (NAND2XL)                        0.18       4.33 r
  U4129/Y (NOR3X1)                         0.12       4.46 f
  U4114/Y (INVX1)                          0.11       4.57 r
  U3597/Y (AOI21XL)                        0.06       4.63 f
  U3592/Y (NAND2BX1)                       0.22       4.85 f
  U4867/Y (NOR2X1)                         0.19       5.05 r
  intadd_0/U6/CO (ADDFX1)                  0.29       5.34 r
  intadd_0/U5/CO (ADDFHX1)                 0.25       5.58 r
  intadd_0/U4/CO (ADDFX2)                  0.29       5.87 r
  intadd_0/U3/CO (ADDFHX1)                 0.22       6.09 r
  intadd_0/U2/CO (ADDFHX1)                 0.24       6.33 r
  U3482/Y (INVX2)                          0.06       6.38 f
  U4073/Y (NOR2X2)                         0.11       6.49 r
  U3480/Y (INVX2)                          0.06       6.55 f
  U4052/Y (NOR2X2)                         0.13       6.68 r
  U4040/Y (NAND2X2)                        0.09       6.77 f
  U4030/Y (NOR2X2)                         0.14       6.91 r
  U4872/Y (NAND2X2)                        0.11       7.02 f
  U3572/Y (NOR2X4)                         0.17       7.19 r
  U3412/Y (CLKINVX3)                       0.12       7.31 f
  U5107/Y (AOI22X1)                        1.24       8.55 r
  U3559/Y (INVX4)                          0.33       8.88 f
  U4859/Y (NOR2X1)                         0.54       9.42 r
  U3473/Y (INVX1)                          0.17       9.59 f
  U6514/Y (OAI222XL)                       0.21       9.80 r
  U6515/Y (OAI21XL)                        0.20      10.00 f
  U3750/Y (AOI22XL)                        0.25      10.25 r
  pip5_frac_reg[40]/D (DFFSX1)             0.00      10.25 r
  data arrival time                                  10.25

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  pip5_frac_reg[40]/CK (DFFSX1)            0.00      10.40 r
  library setup time                      -0.13      10.27
  data required time                                 10.27
  -----------------------------------------------------------
  data required time                                 10.27
  data arrival time                                 -10.25
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: pip2_op_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_op_reg/CK (DFFSX1)                  0.00       0.50 r
  pip2_op_reg/QN (DFFSX1)                  1.85       2.35 r
  U4919/Y (NOR2XL)                         0.20       2.56 f
  U4483/Y (XOR2XL)                         0.31       2.87 f
  U4923/Y (NOR2XL)                         0.13       2.99 r
  U4298/Y (NAND2XL)                        0.08       3.07 f
  U4252/Y (NAND2XL)                        0.12       3.19 r
  U4245/Y (INVXL)                          0.08       3.27 f
  U4929/Y (AOI22XL)                        0.26       3.53 r
  U3610/Y (MXI2XL)                         0.21       3.73 f
  U4206/Y (OAI22XL)                        0.16       3.90 r
  U4933/Y (OAI21XL)                        0.18       4.07 f
  U3608/Y (MXI2XL)                         0.24       4.32 r
  U3604/Y (NAND2XL)                        0.15       4.47 f
  U4162/Y (OAI22XL)                        0.16       4.62 r
  U4938/Y (OAI21XL)                        0.20       4.82 f
  U4127/Y (AOI22XL)                        0.25       5.07 r
  U4123/Y (OAI22XL)                        0.14       5.21 f
  U3595/Y (AOI2BB2XL)                      0.30       5.51 f
  U3593/Y (MXI2XL)                         0.22       5.73 r
  U4096/Y (AOI21XL)                        0.18       5.91 f
  U3588/Y (AOI2BB2XL)                      0.30       6.21 f
  U3485/Y (AOI2BB2X1)                      0.28       6.49 f
  U3484/Y (AOI2BB2X1)                      0.29       6.78 f
  U5002/Y (OAI22X1)                        0.20       6.98 r
  U5007/Y (NAND2X1)                        0.13       7.11 f
  U3581/Y (NOR2XL)                         0.19       7.30 r
  U3481/Y (NAND2X1)                        0.13       7.44 f
  U5027/Y (AOI21X1)                        0.18       7.62 r
  U3574/Y (MXI2XL)                         0.19       7.80 f
  U5040/Y (AOI21X1)                        0.23       8.03 r
  U3993/Y (NAND2XL)                        0.11       8.15 f
  U4870/Y (OAI21XL)                        0.18       8.32 r
  U4874/Y (OAI21XL)                        0.15       8.47 f
  U3917/Y (OAI2BB1XL)                      0.22       8.68 f
  U5382/Y (NAND2X1)                        0.13       8.81 r
  U3444/Y (NAND2X1)                        0.09       8.91 f
  U3433/Y (NAND2X1)                        0.10       9.00 r
  U4875/Y (AOI21X1)                        0.14       9.14 f
  U3778/Y (OAI21X1)                        0.27       9.41 r
  U5399/Y (NAND2X1)                        0.15       9.55 f
  U3696/Y (NOR3XL)                         0.19       9.74 r
  U3658/Y (NOR3XL)                         0.12       9.86 f
  U3646/Y (XOR2XL)                         0.25      10.11 f
  pip3_frac_reg[51]/D (DFFSX1)             0.00      10.11 f
  data arrival time                                  10.11

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  pip3_frac_reg[51]/CK (DFFSX1)            0.00      10.40 r
  library setup time                      -0.27      10.13
  data required time                                 10.13
  -----------------------------------------------------------
  data required time                                 10.13
  data arrival time                                 -10.11
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: pip4_frac_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[24]/CK (DFFSX1)            0.00       0.50 r
  pip4_frac_reg[24]/QN (DFFSX1)            0.53       1.03 f
  U3513/Y (NOR4X1)                         0.31       1.34 r
  U4882/Y (NAND4X1)                        0.24       1.58 f
  U3625/Y (INVX1)                          0.16       1.74 r
  U4854/Y (AOI21X2)                        0.18       1.91 f
  U3503/Y (INVX1)                          0.17       2.09 r
  U3616/Y (NOR2BXL)                        0.09       2.17 f
  U3501/Y (AOI211XL)                       0.32       2.50 r
  U4891/Y (NAND3X1)                        0.15       2.64 f
  U4241/Y (NOR3X2)                         0.36       3.01 r
  U3611/Y (NAND2XL)                        0.10       3.11 f
  U4215/Y (AOI21XL)                        0.18       3.29 r
  U4209/Y (AOI211XL)                       0.10       3.38 f
  U4892/Y (OAI21XL)                        0.16       3.54 r
  U3606/Y (NOR2XL)                         0.09       3.64 f
  U3408/Y (AND3X1)                         0.31       3.95 f
  U3602/Y (AOI32XL)                        0.26       4.21 r
  U3492/Y (NAND2XL)                        0.12       4.33 f
  U4129/Y (NOR3X1)                         0.29       4.62 r
  U4114/Y (INVX1)                          0.09       4.71 f
  U3597/Y (AOI21XL)                        0.13       4.84 r
  U3592/Y (NAND2BX1)                       0.20       5.04 r
  U4867/Y (NOR2X1)                         0.11       5.15 f
  intadd_0/U6/CO (ADDFX1)                  0.31       5.45 f
  intadd_0/U5/CO (ADDFHX1)                 0.28       5.74 f
  intadd_0/U4/CO (ADDFX2)                  0.33       6.07 f
  intadd_0/U3/CO (ADDFHX1)                 0.27       6.34 f
  intadd_0/U2/CO (ADDFHX1)                 0.28       6.62 f
  U3482/Y (INVX2)                          0.09       6.71 r
  U4073/Y (NOR2X2)                         0.06       6.76 f
  U3480/Y (INVX2)                          0.08       6.84 r
  U4052/Y (NOR2X2)                         0.07       6.91 f
  U4040/Y (NAND2X2)                        0.12       7.03 r
  U4030/Y (NOR2X2)                         0.07       7.10 f
  U4872/Y (NAND2X2)                        0.13       7.23 r
  U3572/Y (NOR2X4)                         0.09       7.32 f
  U5111/Y (NOR2X1)                         0.20       7.52 r
  U3971/Y (INVX1)                          0.08       7.61 f
  U4873/Y (NOR2X1)                         0.19       7.79 r
  U5115/Y (INVX1)                          0.14       7.93 f
  U5117/Y (AOI211X1)                       0.32       8.25 r
  U6397/Y (NAND2X1)                        0.10       8.35 f
  U3417/Y (INVX1)                          0.79       9.14 r
  U3436/Y (OAI21XL)                        0.23       9.37 f
  U3399/Y (NOR2X1)                         0.51       9.88 r
  U6642/Y (AOI22XL)                        0.21      10.08 f
  pip5_frac_reg[11]/D (DFFSX1)             0.00      10.08 f
  data arrival time                                  10.08

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  pip5_frac_reg[11]/CK (DFFSX1)            0.00      10.40 r
  library setup time                      -0.29      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                 -10.08
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: pip4_frac_reg[49]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[49]/CK (DFFSX1)            0.00       0.50 r
  pip4_frac_reg[49]/QN (DFFSX1)            0.51       1.01 f
  U3520/Y (NAND4BBXL)                      0.26       1.27 f
  U4853/Y (NOR2X1)                         0.20       1.48 r
  U4595/Y (NAND4X1)                        0.26       1.73 f
  U4883/Y (NOR2X4)                         0.27       2.00 r
  U4887/Y (INVX1)                          0.14       2.15 f
  U4381/Y (NOR2X1)                         0.25       2.39 r
  U4889/Y (AOI22X1)                        0.19       2.59 f
  U4287/Y (NAND3X1)                        0.20       2.78 r
  U4241/Y (NOR3X2)                         0.13       2.91 f
  U3611/Y (NAND2XL)                        0.11       3.02 r
  U4215/Y (AOI21XL)                        0.10       3.12 f
  U4209/Y (AOI211XL)                       0.24       3.36 r
  U4892/Y (OAI21XL)                        0.16       3.53 f
  U3606/Y (NOR2XL)                         0.14       3.67 r
  U3408/Y (AND3X1)                         0.32       3.99 r
  U3602/Y (AOI32XL)                        0.17       4.16 f
  U3492/Y (NAND2XL)                        0.18       4.33 r
  U4129/Y (NOR3X1)                         0.12       4.46 f
  U4114/Y (INVX1)                          0.11       4.57 r
  U3597/Y (AOI21XL)                        0.06       4.63 f
  U3592/Y (NAND2BX1)                       0.22       4.85 f
  U4867/Y (NOR2X1)                         0.19       5.05 r
  intadd_0/U6/CO (ADDFX1)                  0.29       5.34 r
  intadd_0/U5/CO (ADDFHX1)                 0.25       5.58 r
  intadd_0/U4/CO (ADDFX2)                  0.29       5.87 r
  intadd_0/U3/CO (ADDFHX1)                 0.22       6.09 r
  intadd_0/U2/CO (ADDFHX1)                 0.24       6.33 r
  U3482/Y (INVX2)                          0.06       6.38 f
  U4073/Y (NOR2X2)                         0.11       6.49 r
  U3480/Y (INVX2)                          0.06       6.55 f
  U4052/Y (NOR2X2)                         0.13       6.68 r
  U4040/Y (NAND2X2)                        0.09       6.77 f
  U4030/Y (NOR2X2)                         0.14       6.91 r
  U4872/Y (NAND2X2)                        0.11       7.02 f
  U3572/Y (NOR2X4)                         0.17       7.19 r
  U3412/Y (CLKINVX3)                       0.12       7.31 f
  U5107/Y (AOI22X1)                        1.24       8.55 r
  U3559/Y (INVX4)                          0.33       8.88 f
  U4859/Y (NOR2X1)                         0.54       9.42 r
  U3473/Y (INVX1)                          0.17       9.59 f
  U3849/Y (OAI22XL)                        0.25       9.84 r
  U3803/Y (OAI2BB2XL)                      0.16      10.00 f
  U3740/Y (AOI22XL)                        0.25      10.25 r
  pip5_frac_reg[48]/D (DFFSX1)             0.00      10.25 r
  data arrival time                                  10.25

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  pip5_frac_reg[48]/CK (DFFSX1)            0.00      10.40 r
  library setup time                      -0.13      10.27
  data required time                                 10.27
  -----------------------------------------------------------
  data required time                                 10.27
  data arrival time                                 -10.25
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: pip2_sticky1_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[40]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_sticky1_reg/CK (DFFSX1)             0.00       0.50 r
  pip2_sticky1_reg/QN (DFFSX1)             0.52       1.02 f
  U3512/Y (NOR2XL)                         0.32       1.33 r
  U4861/Y (OAI21XL)                        0.18       1.51 f
  U3626/Y (NAND3XL)                        0.16       1.68 r
  U4530/Y (NAND2XL)                        0.08       1.76 f
  U4862/Y (OAI21XL)                        0.12       1.88 r
  U3615/Y (NAND2XL)                        0.12       2.00 f
  U3614/Y (AOI21XL)                        0.22       2.22 r
  U3500/Y (OAI21XL)                        0.15       2.37 f
  U3499/Y (OAI21XL)                        0.27       2.65 r
  U4856/Y (OAI21XL)                        0.15       2.80 f
  U4218/Y (OAI2BB1XL)                      0.21       3.00 f
  U4863/Y (OAI21XL)                        0.16       3.16 r
  U3609/Y (OAI21XL)                        0.12       3.28 f
  U3494/Y (NAND2X1)                        0.14       3.42 r
  U3493/Y (OAI2BB1XL)                      0.22       3.64 r
  U3603/Y (OAI21XL)                        0.12       3.76 f
  U4135/Y (OAI2BB1XL)                      0.20       3.96 f
  U4868/Y (OAI21XL)                        0.14       4.10 r
  U3598/Y (OAI2BB1X1)                      0.24       4.34 r
  U3596/Y (OAI22X1)                        0.11       4.45 f
  U3594/Y (AOI2BB2X1)                      0.29       4.74 f
  U3590/Y (NAND2X1)                        0.16       4.89 r
  U3486/Y (NAND2X1)                        0.07       4.96 f
  U4857/Y (OAI21XL)                        0.10       5.06 r
  U3586/Y (OAI21XL)                        0.15       5.21 f
  U4864/Y (NOR2X1)                         0.16       5.37 r
  U4869/Y (NAND2X1)                        0.09       5.46 f
  U4865/Y (NOR2X1)                         0.15       5.61 r
  U4066/Y (NAND2X1)                        0.09       5.70 f
  U4866/Y (NOR2X1)                         0.15       5.85 r
  U4054/Y (NAND2X1)                        0.11       5.96 f
  U4858/Y (NOR2X1)                         0.15       6.11 r
  U5052/Y (NAND2X1)                        0.08       6.19 f
  U4023/Y (NAND3X1)                        0.12       6.31 r
  U4871/Y (AOI21X1)                        0.12       6.42 f
  U3568/Y (AOI21X1)                        0.19       6.62 r
  U3566/Y (OAI22X1)                        0.13       6.74 f
  U3561/Y (OAI22X1)                        0.17       6.92 r
  U3560/Y (OAI22X1)                        0.18       7.09 f
  U3556/Y (OAI22X1)                        0.22       7.31 r
  U4876/Y (NAND2X1)                        0.12       7.44 f
  U3415/Y (OAI21XL)                        0.21       7.65 r
  U4877/Y (AOI2BB2X1)                      0.17       7.82 f
  U3418/Y (OAI2BB1X1)                      0.33       8.15 f
  U3400/Y (NAND2X2)                        0.32       8.47 r
  U3419/Y (INVX1)                          0.49       8.95 f
  U3414/Y (INVX1)                          0.60       9.55 r
  U3697/Y (MXI2XL)                         0.33       9.88 f
  U3666/Y (OR2XL)                          0.23      10.11 f
  pip3_frac_reg[40]/D (DFFSX1)             0.00      10.11 f
  data arrival time                                  10.11

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  pip3_frac_reg[40]/CK (DFFSX1)            0.00      10.40 r
  library setup time                      -0.26      10.14
  data required time                                 10.14
  -----------------------------------------------------------
  data required time                                 10.14
  data arrival time                                 -10.11
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: pip4_frac_reg[49]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[42]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[49]/CK (DFFSX1)            0.00       0.50 r
  pip4_frac_reg[49]/QN (DFFSX1)            0.51       1.01 f
  U3520/Y (NAND4BBXL)                      0.26       1.27 f
  U4853/Y (NOR2X1)                         0.20       1.48 r
  U4595/Y (NAND4X1)                        0.26       1.73 f
  U4883/Y (NOR2X4)                         0.27       2.00 r
  U4887/Y (INVX1)                          0.14       2.15 f
  U4381/Y (NOR2X1)                         0.25       2.39 r
  U4889/Y (AOI22X1)                        0.19       2.59 f
  U4287/Y (NAND3X1)                        0.20       2.78 r
  U4241/Y (NOR3X2)                         0.13       2.91 f
  U3611/Y (NAND2XL)                        0.11       3.02 r
  U4215/Y (AOI21XL)                        0.10       3.12 f
  U4209/Y (AOI211XL)                       0.24       3.36 r
  U4892/Y (OAI21XL)                        0.16       3.53 f
  U3606/Y (NOR2XL)                         0.14       3.67 r
  U3408/Y (AND3X1)                         0.32       3.99 r
  U3602/Y (AOI32XL)                        0.17       4.16 f
  U3492/Y (NAND2XL)                        0.18       4.33 r
  U4129/Y (NOR3X1)                         0.12       4.46 f
  U4114/Y (INVX1)                          0.11       4.57 r
  U3597/Y (AOI21XL)                        0.06       4.63 f
  U3592/Y (NAND2BX1)                       0.22       4.85 f
  U4867/Y (NOR2X1)                         0.19       5.05 r
  intadd_0/U6/CO (ADDFX1)                  0.29       5.34 r
  intadd_0/U5/CO (ADDFHX1)                 0.25       5.58 r
  intadd_0/U4/CO (ADDFX2)                  0.29       5.87 r
  intadd_0/U3/CO (ADDFHX1)                 0.22       6.09 r
  intadd_0/U2/CO (ADDFHX1)                 0.24       6.33 r
  U3482/Y (INVX2)                          0.06       6.38 f
  U4073/Y (NOR2X2)                         0.11       6.49 r
  U3480/Y (INVX2)                          0.06       6.55 f
  U4052/Y (NOR2X2)                         0.13       6.68 r
  U4040/Y (NAND2X2)                        0.09       6.77 f
  U4030/Y (NOR2X2)                         0.14       6.91 r
  U4872/Y (NAND2X2)                        0.11       7.02 f
  U3572/Y (NOR2X4)                         0.17       7.19 r
  U3412/Y (CLKINVX3)                       0.12       7.31 f
  U5107/Y (AOI22X1)                        1.24       8.55 r
  U3559/Y (INVX4)                          0.33       8.88 f
  U4859/Y (NOR2X1)                         0.54       9.42 r
  U3473/Y (INVX1)                          0.17       9.59 f
  U6501/Y (OAI222XL)                       0.20       9.79 r
  U6502/Y (OAI21XL)                        0.20       9.99 f
  U3744/Y (AOI22XL)                        0.25      10.24 r
  pip5_frac_reg[42]/D (DFFSX1)             0.00      10.24 r
  data arrival time                                  10.24

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  pip5_frac_reg[42]/CK (DFFSX1)            0.00      10.40 r
  library setup time                      -0.13      10.27
  data required time                                 10.27
  -----------------------------------------------------------
  data required time                                 10.27
  data arrival time                                 -10.24
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: pip4_frac_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[24]/CK (DFFSX1)            0.00       0.50 r
  pip4_frac_reg[24]/QN (DFFSX1)            0.53       1.03 f
  U3513/Y (NOR4X1)                         0.31       1.34 r
  U4882/Y (NAND4X1)                        0.24       1.58 f
  U3625/Y (INVX1)                          0.16       1.74 r
  U4854/Y (AOI21X2)                        0.18       1.91 f
  U3503/Y (INVX1)                          0.17       2.09 r
  U3616/Y (NOR2BXL)                        0.09       2.17 f
  U3501/Y (AOI211XL)                       0.32       2.50 r
  U4891/Y (NAND3X1)                        0.15       2.64 f
  U4241/Y (NOR3X2)                         0.36       3.01 r
  U3611/Y (NAND2XL)                        0.10       3.11 f
  U4215/Y (AOI21XL)                        0.18       3.29 r
  U4209/Y (AOI211XL)                       0.10       3.38 f
  U4892/Y (OAI21XL)                        0.16       3.54 r
  U3606/Y (NOR2XL)                         0.09       3.64 f
  U3408/Y (AND3X1)                         0.31       3.95 f
  U3602/Y (AOI32XL)                        0.26       4.21 r
  U3492/Y (NAND2XL)                        0.12       4.33 f
  U4129/Y (NOR3X1)                         0.29       4.62 r
  U4114/Y (INVX1)                          0.09       4.71 f
  U3597/Y (AOI21XL)                        0.13       4.84 r
  U3592/Y (NAND2BX1)                       0.20       5.04 r
  U4867/Y (NOR2X1)                         0.11       5.15 f
  intadd_0/U6/CO (ADDFX1)                  0.31       5.45 f
  intadd_0/U5/CO (ADDFHX1)                 0.28       5.74 f
  intadd_0/U4/CO (ADDFX2)                  0.33       6.07 f
  intadd_0/U3/CO (ADDFHX1)                 0.27       6.34 f
  intadd_0/U2/CO (ADDFHX1)                 0.28       6.62 f
  U3482/Y (INVX2)                          0.09       6.71 r
  U4073/Y (NOR2X2)                         0.06       6.76 f
  U3480/Y (INVX2)                          0.08       6.84 r
  U4052/Y (NOR2X2)                         0.07       6.91 f
  U4040/Y (NAND2X2)                        0.12       7.03 r
  U4030/Y (NOR2X2)                         0.07       7.10 f
  U4872/Y (NAND2X2)                        0.13       7.23 r
  U3572/Y (NOR2X4)                         0.09       7.32 f
  U5111/Y (NOR2X1)                         0.20       7.52 r
  U3971/Y (INVX1)                          0.08       7.61 f
  U4873/Y (NOR2X1)                         0.19       7.79 r
  U5115/Y (INVX1)                          0.14       7.93 f
  U5117/Y (AOI211X1)                       0.32       8.25 r
  U6397/Y (NAND2X1)                        0.10       8.35 f
  U3417/Y (INVX1)                          0.79       9.14 r
  U3436/Y (OAI21XL)                        0.23       9.37 f
  U3399/Y (NOR2X1)                         0.51       9.88 r
  U6641/Y (AOI22XL)                        0.19      10.06 f
  pip5_frac_reg[12]/D (DFFSX4)             0.00      10.06 f
  data arrival time                                  10.06

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  pip5_frac_reg[12]/CK (DFFSX4)            0.00      10.40 r
  library setup time                      -0.29      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                 -10.06
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: pip2_op_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[54]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_op_reg/CK (DFFSX1)                  0.00       0.50 r
  pip2_op_reg/QN (DFFSX1)                  1.85       2.35 r
  U4919/Y (NOR2XL)                         0.20       2.56 f
  U4483/Y (XOR2XL)                         0.31       2.87 f
  U4923/Y (NOR2XL)                         0.13       2.99 r
  U4298/Y (NAND2XL)                        0.08       3.07 f
  U4252/Y (NAND2XL)                        0.12       3.19 r
  U4245/Y (INVXL)                          0.08       3.27 f
  U4929/Y (AOI22XL)                        0.26       3.53 r
  U3610/Y (MXI2XL)                         0.21       3.73 f
  U4206/Y (OAI22XL)                        0.16       3.90 r
  U4933/Y (OAI21XL)                        0.18       4.07 f
  U3608/Y (MXI2XL)                         0.24       4.32 r
  U3604/Y (NAND2XL)                        0.15       4.47 f
  U4162/Y (OAI22XL)                        0.16       4.62 r
  U4938/Y (OAI21XL)                        0.20       4.82 f
  U4127/Y (AOI22XL)                        0.25       5.07 r
  U4123/Y (OAI22XL)                        0.14       5.21 f
  U3595/Y (AOI2BB2XL)                      0.30       5.51 f
  U3593/Y (MXI2XL)                         0.22       5.73 r
  U4096/Y (AOI21XL)                        0.18       5.91 f
  U3588/Y (AOI2BB2XL)                      0.30       6.21 f
  U3485/Y (AOI2BB2X1)                      0.28       6.49 f
  U3484/Y (AOI2BB2X1)                      0.29       6.78 f
  U5002/Y (OAI22X1)                        0.20       6.98 r
  U5007/Y (NAND2X1)                        0.13       7.11 f
  U3581/Y (NOR2XL)                         0.19       7.30 r
  U3481/Y (NAND2X1)                        0.13       7.44 f
  U5027/Y (AOI21X1)                        0.18       7.62 r
  U3574/Y (MXI2XL)                         0.19       7.80 f
  U5040/Y (AOI21X1)                        0.23       8.03 r
  U3993/Y (NAND2XL)                        0.11       8.15 f
  U4870/Y (OAI21XL)                        0.18       8.32 r
  U4874/Y (OAI21XL)                        0.15       8.47 f
  U3917/Y (OAI2BB1XL)                      0.22       8.68 f
  U5382/Y (NAND2X1)                        0.13       8.81 r
  U3444/Y (NAND2X1)                        0.09       8.91 f
  U3433/Y (NAND2X1)                        0.10       9.00 r
  U4875/Y (AOI21X1)                        0.14       9.14 f
  U3778/Y (OAI21X1)                        0.27       9.41 r
  U3762/Y (NAND2XL)                        0.12       9.53 f
  U3426/Y (INVXL)                          0.17       9.71 r
  U3674/Y (AOI21XL)                        0.11       9.82 f
  U3652/Y (MXI2XL)                         0.18       9.99 r
  U3642/Y (AOI21XL)                        0.07      10.07 f
  pip3_frac_reg[54]/D (DFFSX1)             0.00      10.07 f
  data arrival time                                  10.07

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  pip3_frac_reg[54]/CK (DFFSX1)            0.00      10.40 r
  library setup time                      -0.29      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                 -10.07
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: pip4_frac_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[24]/CK (DFFSX1)            0.00       0.50 r
  pip4_frac_reg[24]/QN (DFFSX1)            0.53       1.03 f
  U3513/Y (NOR4X1)                         0.31       1.34 r
  U4882/Y (NAND4X1)                        0.24       1.58 f
  U3625/Y (INVX1)                          0.16       1.74 r
  U4854/Y (AOI21X2)                        0.18       1.91 f
  U3503/Y (INVX1)                          0.17       2.09 r
  U3616/Y (NOR2BXL)                        0.09       2.17 f
  U3501/Y (AOI211XL)                       0.32       2.50 r
  U4891/Y (NAND3X1)                        0.15       2.64 f
  U4241/Y (NOR3X2)                         0.36       3.01 r
  U3611/Y (NAND2XL)                        0.10       3.11 f
  U4215/Y (AOI21XL)                        0.18       3.29 r
  U4209/Y (AOI211XL)                       0.10       3.38 f
  U4892/Y (OAI21XL)                        0.16       3.54 r
  U3606/Y (NOR2XL)                         0.09       3.64 f
  U3408/Y (AND3X1)                         0.31       3.95 f
  U3602/Y (AOI32XL)                        0.26       4.21 r
  U3492/Y (NAND2XL)                        0.12       4.33 f
  U4129/Y (NOR3X1)                         0.29       4.62 r
  U4114/Y (INVX1)                          0.09       4.71 f
  U3597/Y (AOI21XL)                        0.13       4.84 r
  U3592/Y (NAND2BX1)                       0.20       5.04 r
  U4867/Y (NOR2X1)                         0.11       5.15 f
  intadd_0/U6/CO (ADDFX1)                  0.31       5.45 f
  intadd_0/U5/CO (ADDFHX1)                 0.28       5.74 f
  intadd_0/U4/CO (ADDFX2)                  0.33       6.07 f
  intadd_0/U3/CO (ADDFHX1)                 0.27       6.34 f
  intadd_0/U2/CO (ADDFHX1)                 0.28       6.62 f
  U3482/Y (INVX2)                          0.09       6.71 r
  U4073/Y (NOR2X2)                         0.06       6.76 f
  U3480/Y (INVX2)                          0.08       6.84 r
  U4052/Y (NOR2X2)                         0.07       6.91 f
  U4040/Y (NAND2X2)                        0.12       7.03 r
  U4030/Y (NOR2X2)                         0.07       7.10 f
  U4872/Y (NAND2X2)                        0.13       7.23 r
  U3572/Y (NOR2X4)                         0.09       7.32 f
  U5111/Y (NOR2X1)                         0.20       7.52 r
  U3971/Y (INVX1)                          0.08       7.61 f
  U4873/Y (NOR2X1)                         0.19       7.79 r
  U5115/Y (INVX1)                          0.14       7.93 f
  U5117/Y (AOI211X1)                       0.32       8.25 r
  U6397/Y (NAND2X1)                        0.10       8.35 f
  U3417/Y (INVX1)                          0.79       9.14 r
  U3436/Y (OAI21XL)                        0.23       9.37 f
  U3399/Y (NOR2X1)                         0.51       9.88 r
  U6647/Y (AOI22XL)                        0.18      10.06 f
  pip5_frac_reg[2]/D (DFFSX1)              0.00      10.06 f
  data arrival time                                  10.06

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  pip5_frac_reg[2]/CK (DFFSX1)             0.00      10.40 r
  library setup time                      -0.29      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                 -10.06
  -----------------------------------------------------------
  slack (MET)                                         0.05


1
