{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750118896938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750118896940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 18:08:16 2025 " "Processing started: Mon Jun 16 18:08:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750118896940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1750118896940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto2 -c Proyecto2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto2 -c Proyecto2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1750118896940 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1750118897411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1750118897411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum_N " "Found entity 1: sum_N" {  } { { "sum_N.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/sum_N.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750118907341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750118907341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto2.sv 1 1 " "Found 1 design units, including 1 entities, in source file proyecto2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Proyecto2 " "Found entity 1: Proyecto2" {  } { { "Proyecto2.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750118907343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750118907343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitssubstractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitssubstractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nBitsSubstractor " "Found entity 1: nBitsSubstractor" {  } { { "nBitsSubstractor.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/nBitsSubstractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750118907344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750118907344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/mux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750118907345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750118907345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/fullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750118907346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750118907346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750118907348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750118907348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.sv 1 1 " "Found 1 design units, including 1 entities, in source file division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/division.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750118907349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750118907349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/DataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750118907351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750118907351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750118907352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750118907352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Deco " "Found entity 1: Deco" {  } { { "Deco.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Deco.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750118907353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750118907353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesadorarmv4.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesadorarmv4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProcesadorARMv4 " "Found entity 1: ProcesadorARMv4" {  } { { "ProcesadorARMv4.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ProcesadorARMv4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750118907355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750118907355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/InstMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750118907356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750118907356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750118907358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750118907358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750118907359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750118907359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionallogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditionallogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionalLogic " "Found entity 1: ConditionalLogic" {  } { { "ConditionalLogic.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ConditionalLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750118907360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750118907360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750118907362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750118907362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "MainDecoder.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/MainDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750118907363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750118907363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "ALUDecoder.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ALUDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750118907365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750118907365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCLogic " "Found entity 1: PCLogic" {  } { { "PCLogic.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/PCLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750118907366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750118907366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditioncheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "ConditionCheck.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ConditionCheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750118907367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750118907367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proyecto2 " "Elaborating entity \"Proyecto2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1750118907436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:inst_mem " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:inst_mem\"" {  } { { "Proyecto2.sv" "inst_mem" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750118907498 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionMemory.data_a 0 InstMemory.sv(6) " "Net \"instructionMemory.data_a\" at InstMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstMemory.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/InstMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1750118907526 "|Proyecto2|InstMemory:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionMemory.waddr_a 0 InstMemory.sv(6) " "Net \"instructionMemory.waddr_a\" at InstMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstMemory.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/InstMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1750118907526 "|Proyecto2|InstMemory:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionMemory.we_a 0 InstMemory.sv(6) " "Net \"instructionMemory.we_a\" at InstMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstMemory.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/InstMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1750118907526 "|Proyecto2|InstMemory:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcesadorARMv4 ProcesadorARMv4:proc " "Elaborating entity \"ProcesadorARMv4\" for hierarchy \"ProcesadorARMv4:proc\"" {  } { { "Proyecto2.sv" "proc" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750118907537 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCPlus8 ProcesadorARMv4.sv(26) " "Verilog HDL or VHDL warning at ProcesadorARMv4.sv(26): object \"PCPlus8\" assigned a value but never read" {  } { { "ProcesadorARMv4.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ProcesadorARMv4.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1750118907564 "|Proyecto2|ProcesadorARMv4:proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ProcesadorARMv4:proc\|ControlUnit:ctrl_unit " "Elaborating entity \"ControlUnit\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\"" {  } { { "ProcesadorARMv4.sv" "ctrl_unit" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ProcesadorARMv4.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750118907565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\"" {  } { { "ControlUnit.sv" "decoder" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ControlUnit.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750118907585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|MainDecoder:main_decoder " "Elaborating entity \"MainDecoder\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|MainDecoder:main_decoder\"" {  } { { "Decoder.sv" "main_decoder" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Decoder.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750118907605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCLogic ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|PCLogic:pc_logic " "Elaborating entity \"PCLogic\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|PCLogic:pc_logic\"" {  } { { "Decoder.sv" "pc_logic" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Decoder.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750118907625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDecoder ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|ALUDecoder:alu_decoder " "Elaborating entity \"ALUDecoder\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|ALUDecoder:alu_decoder\"" {  } { { "Decoder.sv" "alu_decoder" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Decoder.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750118907641 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUDecoder.sv(20) " "Verilog HDL Case Statement warning at ALUDecoder.sv(20): incomplete case statement has no default case item" {  } { { "ALUDecoder.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ALUDecoder.sv" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1750118907661 "|Proyecto2|ProcesadorARMv4:proc|ControlUnit:ctrl_unit|Decoder:decoder|ALUDecoder:alu_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionalLogic ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|ConditionalLogic:conditional_logic " "Elaborating entity \"ConditionalLogic\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|ConditionalLogic:conditional_logic\"" {  } { { "ControlUnit.sv" "conditional_logic" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ControlUnit.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750118907662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|ConditionalLogic:conditional_logic\|ConditionCheck:condition_check " "Elaborating entity \"ConditionCheck\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|ConditionalLogic:conditional_logic\|ConditionCheck:condition_check\"" {  } { { "ConditionalLogic.sv" "condition_check" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ConditionalLogic.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750118907683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 ProcesadorARMv4:proc\|mux2to1:mux_PC " "Elaborating entity \"mux2to1\" for hierarchy \"ProcesadorARMv4:proc\|mux2to1:mux_PC\"" {  } { { "ProcesadorARMv4.sv" "mux_PC" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ProcesadorARMv4.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750118907706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 ProcesadorARMv4:proc\|mux2to1:mux_regA1 " "Elaborating entity \"mux2to1\" for hierarchy \"ProcesadorARMv4:proc\|mux2to1:mux_regA1\"" {  } { { "ProcesadorARMv4.sv" "mux_regA1" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ProcesadorARMv4.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750118907724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ProcesadorARMv4:proc\|RegisterFile:reg_file " "Elaborating entity \"RegisterFile\" for hierarchy \"ProcesadorARMv4:proc\|RegisterFile:reg_file\"" {  } { { "ProcesadorARMv4.sv" "reg_file" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ProcesadorARMv4.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750118907743 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "RegisterFile.sv(21) " "Verilog HDL warning at RegisterFile.sv(21): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RegisterFile.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/RegisterFile.sv" 21 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Design Software" 0 -1 1750118907765 "|Proyecto2|ProcesadorARMv4:proc|RegisterFile:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend ProcesadorARMv4:proc\|extend:ext_unit " "Elaborating entity \"extend\" for hierarchy \"ProcesadorARMv4:proc\|extend:ext_unit\"" {  } { { "ProcesadorARMv4.sv" "ext_unit" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ProcesadorARMv4.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750118907766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu ProcesadorARMv4:proc\|alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"ProcesadorARMv4:proc\|alu:alu_unit\"" {  } { { "ProcesadorARMv4.sv" "alu_unit" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ProcesadorARMv4.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750118907791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_N ProcesadorARMv4:proc\|alu:alu_unit\|sum_N:sumN " "Elaborating entity \"sum_N\" for hierarchy \"ProcesadorARMv4:proc\|alu:alu_unit\|sum_N:sumN\"" {  } { { "alu.sv" "sumN" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/alu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750118907813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitsSubstractor ProcesadorARMv4:proc\|alu:alu_unit\|nBitsSubstractor:subs " "Elaborating entity \"nBitsSubstractor\" for hierarchy \"ProcesadorARMv4:proc\|alu:alu_unit\|nBitsSubstractor:subs\"" {  } { { "alu.sv" "subs" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/alu.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750118907837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder ProcesadorARMv4:proc\|alu:alu_unit\|nBitsSubstractor:subs\|fullAdder:adder_loop\[0\].adder " "Elaborating entity \"fullAdder\" for hierarchy \"ProcesadorARMv4:proc\|alu:alu_unit\|nBitsSubstractor:subs\|fullAdder:adder_loop\[0\].adder\"" {  } { { "nBitsSubstractor.sv" "adder_loop\[0\].adder" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/nBitsSubstractor.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750118907868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750118908258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 18:08:28 2025 " "Processing ended: Mon Jun 16 18:08:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750118908258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750118908258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750118908258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1750118908258 ""}
