# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:35 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 14:13:35 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:35 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 14:13:35 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:35 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 14:13:35 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:35 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/state_machine_five_states.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity state_machine_five_states
# -- Compiling architecture beh of state_machine_five_states
# End time: 14:13:35 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:35 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 14:13:35 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:35 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 14:13:35 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:35 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../src/blink_block_mem_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity blink_block_mem_tb
# -- Compiling architecture arch of blink_block_mem_tb
# ** Warning: ../src/blink_block_mem_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(62): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(66): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(68): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(72): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(74): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 14:13:35 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# vsim -voptargs="+acc" blink_block_mem_tb 
# Start time: 14:13:36 on Dec 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.blink_block_mem_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.dj_roomba_3000(beh)
# Loading work.rising_edge_synchronizer(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# Loading work.state_machine_five_states(beh)
# Loading work.generic_counter(beh)
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb
# ** Note: ****************** sequential testbench start ****************
#    Time: 1200 ns  Iteration: 0  Instance: /blink_block_mem_tb
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:19 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 14:22:19 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:19 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 14:22:19 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:19 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 14:22:19 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:19 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/state_machine_five_states.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity state_machine_five_states
# -- Compiling architecture beh of state_machine_five_states
# End time: 14:22:20 on Dec 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:20 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 14:22:20 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:20 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 14:22:20 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:20 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../src/blink_block_mem_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity blink_block_mem_tb
# -- Compiling architecture arch of blink_block_mem_tb
# ** Warning: ../src/blink_block_mem_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(62): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(66): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(68): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(72): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(74): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 14:22:20 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 14:22:21 on Dec 15,2024, Elapsed time: 0:08:45
# Errors: 0, Warnings: 13
# vsim -voptargs="+acc" blink_block_mem_tb 
# Start time: 14:22:21 on Dec 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.blink_block_mem_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.dj_roomba_3000(beh)
# Loading work.rising_edge_synchronizer(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# Loading work.state_machine_five_states(beh)
# Loading work.generic_counter(beh)
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb
# ** Note: ****************** sequential testbench start ****************
#    Time: 1200 ns  Iteration: 0  Instance: /blink_block_mem_tb
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:48 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 14:23:48 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:48 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 14:23:48 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:48 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 14:23:48 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:48 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/state_machine_five_states.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity state_machine_five_states
# -- Compiling architecture beh of state_machine_five_states
# End time: 14:23:48 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:48 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 14:23:48 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:48 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 14:23:48 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:48 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../src/blink_block_mem_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity blink_block_mem_tb
# -- Compiling architecture arch of blink_block_mem_tb
# ** Warning: ../src/blink_block_mem_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(62): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(66): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(68): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(72): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(74): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 14:23:48 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 14:23:49 on Dec 15,2024, Elapsed time: 0:01:28
# Errors: 0, Warnings: 13
# vsim -voptargs="+acc" blink_block_mem_tb 
# Start time: 14:23:49 on Dec 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.blink_block_mem_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.dj_roomba_3000(beh)
# Loading work.rising_edge_synchronizer(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# Loading work.state_machine_five_states(beh)
# Loading work.generic_counter(beh)
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb
# ** Note: ****************** sequential testbench start ****************
#    Time: 1200 ns  Iteration: 0  Instance: /blink_block_mem_tb
# WARNING: No extended dataflow license exists
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:18 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 14:30:18 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:18 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 14:30:18 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:18 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 14:30:18 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:18 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/state_machine_five_states.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity state_machine_five_states
# -- Compiling architecture beh of state_machine_five_states
# End time: 14:30:18 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:18 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 14:30:18 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:18 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 14:30:18 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:18 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../src/blink_block_mem_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity blink_block_mem_tb
# -- Compiling architecture arch of blink_block_mem_tb
# ** Warning: ../src/blink_block_mem_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(62): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(66): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(68): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(72): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(74): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 14:30:18 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 14:30:19 on Dec 15,2024, Elapsed time: 0:06:30
# Errors: 0, Warnings: 14
# vsim -voptargs="+acc" blink_block_mem_tb 
# Start time: 14:30:19 on Dec 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.blink_block_mem_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.dj_roomba_3000(beh)
# Loading work.rising_edge_synchronizer(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# Loading work.state_machine_five_states(beh)
# Loading work.generic_counter(beh)
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb
# ** Note: ****************** sequential testbench start ****************
#    Time: 1200 ns  Iteration: 0  Instance: /blink_block_mem_tb
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:47 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 14:31:47 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:47 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 14:31:47 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:47 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 14:31:47 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:47 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/state_machine_five_states.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity state_machine_five_states
# -- Compiling architecture beh of state_machine_five_states
# End time: 14:31:47 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:47 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 14:31:47 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:47 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 14:31:47 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:47 on Dec 15,2024
# vcom -reportprogress 300 -93 -work work ../src/blink_block_mem_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity blink_block_mem_tb
# -- Compiling architecture arch of blink_block_mem_tb
# ** Warning: ../src/blink_block_mem_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(62): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(66): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(68): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(72): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(74): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 14:31:47 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 14:31:48 on Dec 15,2024, Elapsed time: 0:01:29
# Errors: 0, Warnings: 13
# vsim -voptargs="+acc" blink_block_mem_tb 
# Start time: 14:31:48 on Dec 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.blink_block_mem_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.dj_roomba_3000(beh)
# Loading work.rising_edge_synchronizer(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# Loading work.state_machine_five_states(beh)
# Loading work.generic_counter(beh)
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb
# ** Note: ****************** sequential testbench start ****************
#    Time: 1200 ns  Iteration: 0  Instance: /blink_block_mem_tb
# End time: 14:33:15 on Dec 15,2024, Elapsed time: 0:01:27
# Errors: 0, Warnings: 0
