	component HostSystem is
		port (
			clk_clk                           : in    std_logic                     := 'X';             -- clk
			hex_0_external_connection_export  : out   std_logic_vector(7 downto 0);                     -- export
			hex_1_external_connection_export  : out   std_logic_vector(7 downto 0);                     -- export
			hex_2_external_connection_export  : out   std_logic_vector(7 downto 0);                     -- export
			hex_3_external_connection_export  : out   std_logic_vector(7 downto 0);                     -- export
			hex_4_external_connection_export  : out   std_logic_vector(7 downto 0);                     -- export
			hex_5_external_connection_export  : out   std_logic_vector(7 downto 0);                     -- export
			hex_6_external_connection_export  : out   std_logic_vector(7 downto 0);                     -- export
			hex_7_external_connection_export  : out   std_logic_vector(7 downto 0);                     -- export
			keys_external_connection_export   : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			lcd_external_RS                   : out   std_logic;                                        -- RS
			lcd_external_RW                   : out   std_logic;                                        -- RW
			lcd_external_data                 : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- data
			lcd_external_E                    : out   std_logic;                                        -- E
			switch_external_connection_export : in    std_logic_vector(17 downto 0) := (others => 'X')  -- export
		);
	end component HostSystem;

