
SHIFTER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e90  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000144  08006fa0  08006fa0  00016fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080070e4  080070e4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080070e4  080070e4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080070e4  080070e4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080070e4  080070e4  000170e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080070e8  080070e8  000170e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080070ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002508  2000000c  080070f8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002514  080070f8  00022514  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001303f  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002dbd  00000000  00000000  000330b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010b8  00000000  00000000  00035e78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d05  00000000  00000000  00036f30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019f51  00000000  00000000  00037c35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001468b  00000000  00000000  00051b86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00093e10  00000000  00000000  00066211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004824  00000000  00000000  000fa024  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000fe848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000000c 	.word	0x2000000c
 800012c:	00000000 	.word	0x00000000
 8000130:	08006f88 	.word	0x08006f88

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000010 	.word	0x20000010
 800014c:	08006f88 	.word	0x08006f88

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <__aeabi_d2uiz>:
 800093c:	004a      	lsls	r2, r1, #1
 800093e:	d211      	bcs.n	8000964 <__aeabi_d2uiz+0x28>
 8000940:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000944:	d211      	bcs.n	800096a <__aeabi_d2uiz+0x2e>
 8000946:	d50d      	bpl.n	8000964 <__aeabi_d2uiz+0x28>
 8000948:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800094c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000950:	d40e      	bmi.n	8000970 <__aeabi_d2uiz+0x34>
 8000952:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000956:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800095a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800095e:	fa23 f002 	lsr.w	r0, r3, r2
 8000962:	4770      	bx	lr
 8000964:	f04f 0000 	mov.w	r0, #0
 8000968:	4770      	bx	lr
 800096a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800096e:	d102      	bne.n	8000976 <__aeabi_d2uiz+0x3a>
 8000970:	f04f 30ff 	mov.w	r0, #4294967295
 8000974:	4770      	bx	lr
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	4770      	bx	lr

0800097c <__aeabi_d2f>:
 800097c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000980:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000984:	bf24      	itt	cs
 8000986:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800098a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800098e:	d90d      	bls.n	80009ac <__aeabi_d2f+0x30>
 8000990:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000994:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000998:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800099c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009a0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009a4:	bf08      	it	eq
 80009a6:	f020 0001 	biceq.w	r0, r0, #1
 80009aa:	4770      	bx	lr
 80009ac:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009b0:	d121      	bne.n	80009f6 <__aeabi_d2f+0x7a>
 80009b2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009b6:	bfbc      	itt	lt
 80009b8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009bc:	4770      	bxlt	lr
 80009be:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009c6:	f1c2 0218 	rsb	r2, r2, #24
 80009ca:	f1c2 0c20 	rsb	ip, r2, #32
 80009ce:	fa10 f30c 	lsls.w	r3, r0, ip
 80009d2:	fa20 f002 	lsr.w	r0, r0, r2
 80009d6:	bf18      	it	ne
 80009d8:	f040 0001 	orrne.w	r0, r0, #1
 80009dc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009e0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009e4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009e8:	ea40 000c 	orr.w	r0, r0, ip
 80009ec:	fa23 f302 	lsr.w	r3, r3, r2
 80009f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009f4:	e7cc      	b.n	8000990 <__aeabi_d2f+0x14>
 80009f6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009fa:	d107      	bne.n	8000a0c <__aeabi_d2f+0x90>
 80009fc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a00:	bf1e      	ittt	ne
 8000a02:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a06:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a0a:	4770      	bxne	lr
 8000a0c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop

08000a1c <__aeabi_frsub>:
 8000a1c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a20:	e002      	b.n	8000a28 <__addsf3>
 8000a22:	bf00      	nop

08000a24 <__aeabi_fsub>:
 8000a24:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a28 <__addsf3>:
 8000a28:	0042      	lsls	r2, r0, #1
 8000a2a:	bf1f      	itttt	ne
 8000a2c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a30:	ea92 0f03 	teqne	r2, r3
 8000a34:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a38:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a3c:	d06a      	beq.n	8000b14 <__addsf3+0xec>
 8000a3e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a42:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a46:	bfc1      	itttt	gt
 8000a48:	18d2      	addgt	r2, r2, r3
 8000a4a:	4041      	eorgt	r1, r0
 8000a4c:	4048      	eorgt	r0, r1
 8000a4e:	4041      	eorgt	r1, r0
 8000a50:	bfb8      	it	lt
 8000a52:	425b      	neglt	r3, r3
 8000a54:	2b19      	cmp	r3, #25
 8000a56:	bf88      	it	hi
 8000a58:	4770      	bxhi	lr
 8000a5a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000a5e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a62:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000a66:	bf18      	it	ne
 8000a68:	4240      	negne	r0, r0
 8000a6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a6e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000a72:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000a76:	bf18      	it	ne
 8000a78:	4249      	negne	r1, r1
 8000a7a:	ea92 0f03 	teq	r2, r3
 8000a7e:	d03f      	beq.n	8000b00 <__addsf3+0xd8>
 8000a80:	f1a2 0201 	sub.w	r2, r2, #1
 8000a84:	fa41 fc03 	asr.w	ip, r1, r3
 8000a88:	eb10 000c 	adds.w	r0, r0, ip
 8000a8c:	f1c3 0320 	rsb	r3, r3, #32
 8000a90:	fa01 f103 	lsl.w	r1, r1, r3
 8000a94:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a98:	d502      	bpl.n	8000aa0 <__addsf3+0x78>
 8000a9a:	4249      	negs	r1, r1
 8000a9c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000aa0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000aa4:	d313      	bcc.n	8000ace <__addsf3+0xa6>
 8000aa6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000aaa:	d306      	bcc.n	8000aba <__addsf3+0x92>
 8000aac:	0840      	lsrs	r0, r0, #1
 8000aae:	ea4f 0131 	mov.w	r1, r1, rrx
 8000ab2:	f102 0201 	add.w	r2, r2, #1
 8000ab6:	2afe      	cmp	r2, #254	; 0xfe
 8000ab8:	d251      	bcs.n	8000b5e <__addsf3+0x136>
 8000aba:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000abe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ac2:	bf08      	it	eq
 8000ac4:	f020 0001 	biceq.w	r0, r0, #1
 8000ac8:	ea40 0003 	orr.w	r0, r0, r3
 8000acc:	4770      	bx	lr
 8000ace:	0049      	lsls	r1, r1, #1
 8000ad0:	eb40 0000 	adc.w	r0, r0, r0
 8000ad4:	3a01      	subs	r2, #1
 8000ad6:	bf28      	it	cs
 8000ad8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000adc:	d2ed      	bcs.n	8000aba <__addsf3+0x92>
 8000ade:	fab0 fc80 	clz	ip, r0
 8000ae2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000ae6:	ebb2 020c 	subs.w	r2, r2, ip
 8000aea:	fa00 f00c 	lsl.w	r0, r0, ip
 8000aee:	bfaa      	itet	ge
 8000af0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000af4:	4252      	neglt	r2, r2
 8000af6:	4318      	orrge	r0, r3
 8000af8:	bfbc      	itt	lt
 8000afa:	40d0      	lsrlt	r0, r2
 8000afc:	4318      	orrlt	r0, r3
 8000afe:	4770      	bx	lr
 8000b00:	f092 0f00 	teq	r2, #0
 8000b04:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b08:	bf06      	itte	eq
 8000b0a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b0e:	3201      	addeq	r2, #1
 8000b10:	3b01      	subne	r3, #1
 8000b12:	e7b5      	b.n	8000a80 <__addsf3+0x58>
 8000b14:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b18:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b1c:	bf18      	it	ne
 8000b1e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b22:	d021      	beq.n	8000b68 <__addsf3+0x140>
 8000b24:	ea92 0f03 	teq	r2, r3
 8000b28:	d004      	beq.n	8000b34 <__addsf3+0x10c>
 8000b2a:	f092 0f00 	teq	r2, #0
 8000b2e:	bf08      	it	eq
 8000b30:	4608      	moveq	r0, r1
 8000b32:	4770      	bx	lr
 8000b34:	ea90 0f01 	teq	r0, r1
 8000b38:	bf1c      	itt	ne
 8000b3a:	2000      	movne	r0, #0
 8000b3c:	4770      	bxne	lr
 8000b3e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b42:	d104      	bne.n	8000b4e <__addsf3+0x126>
 8000b44:	0040      	lsls	r0, r0, #1
 8000b46:	bf28      	it	cs
 8000b48:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b4c:	4770      	bx	lr
 8000b4e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000b52:	bf3c      	itt	cc
 8000b54:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000b58:	4770      	bxcc	lr
 8000b5a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b5e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000b62:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b66:	4770      	bx	lr
 8000b68:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b6c:	bf16      	itet	ne
 8000b6e:	4608      	movne	r0, r1
 8000b70:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b74:	4601      	movne	r1, r0
 8000b76:	0242      	lsls	r2, r0, #9
 8000b78:	bf06      	itte	eq
 8000b7a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b7e:	ea90 0f01 	teqeq	r0, r1
 8000b82:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_ui2f>:
 8000b88:	f04f 0300 	mov.w	r3, #0
 8000b8c:	e004      	b.n	8000b98 <__aeabi_i2f+0x8>
 8000b8e:	bf00      	nop

08000b90 <__aeabi_i2f>:
 8000b90:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b94:	bf48      	it	mi
 8000b96:	4240      	negmi	r0, r0
 8000b98:	ea5f 0c00 	movs.w	ip, r0
 8000b9c:	bf08      	it	eq
 8000b9e:	4770      	bxeq	lr
 8000ba0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ba4:	4601      	mov	r1, r0
 8000ba6:	f04f 0000 	mov.w	r0, #0
 8000baa:	e01c      	b.n	8000be6 <__aeabi_l2f+0x2a>

08000bac <__aeabi_ul2f>:
 8000bac:	ea50 0201 	orrs.w	r2, r0, r1
 8000bb0:	bf08      	it	eq
 8000bb2:	4770      	bxeq	lr
 8000bb4:	f04f 0300 	mov.w	r3, #0
 8000bb8:	e00a      	b.n	8000bd0 <__aeabi_l2f+0x14>
 8000bba:	bf00      	nop

08000bbc <__aeabi_l2f>:
 8000bbc:	ea50 0201 	orrs.w	r2, r0, r1
 8000bc0:	bf08      	it	eq
 8000bc2:	4770      	bxeq	lr
 8000bc4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000bc8:	d502      	bpl.n	8000bd0 <__aeabi_l2f+0x14>
 8000bca:	4240      	negs	r0, r0
 8000bcc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bd0:	ea5f 0c01 	movs.w	ip, r1
 8000bd4:	bf02      	ittt	eq
 8000bd6:	4684      	moveq	ip, r0
 8000bd8:	4601      	moveq	r1, r0
 8000bda:	2000      	moveq	r0, #0
 8000bdc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000be0:	bf08      	it	eq
 8000be2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000be6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000bea:	fabc f28c 	clz	r2, ip
 8000bee:	3a08      	subs	r2, #8
 8000bf0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000bf4:	db10      	blt.n	8000c18 <__aeabi_l2f+0x5c>
 8000bf6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000bfa:	4463      	add	r3, ip
 8000bfc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c00:	f1c2 0220 	rsb	r2, r2, #32
 8000c04:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c08:	fa20 f202 	lsr.w	r2, r0, r2
 8000c0c:	eb43 0002 	adc.w	r0, r3, r2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f102 0220 	add.w	r2, r2, #32
 8000c1c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c20:	f1c2 0220 	rsb	r2, r2, #32
 8000c24:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c28:	fa21 f202 	lsr.w	r2, r1, r2
 8000c2c:	eb43 0002 	adc.w	r0, r3, r2
 8000c30:	bf08      	it	eq
 8000c32:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_fmul>:
 8000c38:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c3c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c40:	bf1e      	ittt	ne
 8000c42:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c46:	ea92 0f0c 	teqne	r2, ip
 8000c4a:	ea93 0f0c 	teqne	r3, ip
 8000c4e:	d06f      	beq.n	8000d30 <__aeabi_fmul+0xf8>
 8000c50:	441a      	add	r2, r3
 8000c52:	ea80 0c01 	eor.w	ip, r0, r1
 8000c56:	0240      	lsls	r0, r0, #9
 8000c58:	bf18      	it	ne
 8000c5a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000c5e:	d01e      	beq.n	8000c9e <__aeabi_fmul+0x66>
 8000c60:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000c64:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000c68:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000c6c:	fba0 3101 	umull	r3, r1, r0, r1
 8000c70:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000c74:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000c78:	bf3e      	ittt	cc
 8000c7a:	0049      	lslcc	r1, r1, #1
 8000c7c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c80:	005b      	lslcc	r3, r3, #1
 8000c82:	ea40 0001 	orr.w	r0, r0, r1
 8000c86:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000c8a:	2afd      	cmp	r2, #253	; 0xfd
 8000c8c:	d81d      	bhi.n	8000cca <__aeabi_fmul+0x92>
 8000c8e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000c92:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c96:	bf08      	it	eq
 8000c98:	f020 0001 	biceq.w	r0, r0, #1
 8000c9c:	4770      	bx	lr
 8000c9e:	f090 0f00 	teq	r0, #0
 8000ca2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ca6:	bf08      	it	eq
 8000ca8:	0249      	lsleq	r1, r1, #9
 8000caa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000cae:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000cb2:	3a7f      	subs	r2, #127	; 0x7f
 8000cb4:	bfc2      	ittt	gt
 8000cb6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000cba:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000cbe:	4770      	bxgt	lr
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	3a01      	subs	r2, #1
 8000cca:	dc5d      	bgt.n	8000d88 <__aeabi_fmul+0x150>
 8000ccc:	f112 0f19 	cmn.w	r2, #25
 8000cd0:	bfdc      	itt	le
 8000cd2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000cd6:	4770      	bxle	lr
 8000cd8:	f1c2 0200 	rsb	r2, r2, #0
 8000cdc:	0041      	lsls	r1, r0, #1
 8000cde:	fa21 f102 	lsr.w	r1, r1, r2
 8000ce2:	f1c2 0220 	rsb	r2, r2, #32
 8000ce6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cea:	ea5f 0031 	movs.w	r0, r1, rrx
 8000cee:	f140 0000 	adc.w	r0, r0, #0
 8000cf2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000cf6:	bf08      	it	eq
 8000cf8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cfc:	4770      	bx	lr
 8000cfe:	f092 0f00 	teq	r2, #0
 8000d02:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d06:	bf02      	ittt	eq
 8000d08:	0040      	lsleq	r0, r0, #1
 8000d0a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d0e:	3a01      	subeq	r2, #1
 8000d10:	d0f9      	beq.n	8000d06 <__aeabi_fmul+0xce>
 8000d12:	ea40 000c 	orr.w	r0, r0, ip
 8000d16:	f093 0f00 	teq	r3, #0
 8000d1a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d1e:	bf02      	ittt	eq
 8000d20:	0049      	lsleq	r1, r1, #1
 8000d22:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d26:	3b01      	subeq	r3, #1
 8000d28:	d0f9      	beq.n	8000d1e <__aeabi_fmul+0xe6>
 8000d2a:	ea41 010c 	orr.w	r1, r1, ip
 8000d2e:	e78f      	b.n	8000c50 <__aeabi_fmul+0x18>
 8000d30:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d34:	ea92 0f0c 	teq	r2, ip
 8000d38:	bf18      	it	ne
 8000d3a:	ea93 0f0c 	teqne	r3, ip
 8000d3e:	d00a      	beq.n	8000d56 <__aeabi_fmul+0x11e>
 8000d40:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d44:	bf18      	it	ne
 8000d46:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d4a:	d1d8      	bne.n	8000cfe <__aeabi_fmul+0xc6>
 8000d4c:	ea80 0001 	eor.w	r0, r0, r1
 8000d50:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d54:	4770      	bx	lr
 8000d56:	f090 0f00 	teq	r0, #0
 8000d5a:	bf17      	itett	ne
 8000d5c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000d60:	4608      	moveq	r0, r1
 8000d62:	f091 0f00 	teqne	r1, #0
 8000d66:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000d6a:	d014      	beq.n	8000d96 <__aeabi_fmul+0x15e>
 8000d6c:	ea92 0f0c 	teq	r2, ip
 8000d70:	d101      	bne.n	8000d76 <__aeabi_fmul+0x13e>
 8000d72:	0242      	lsls	r2, r0, #9
 8000d74:	d10f      	bne.n	8000d96 <__aeabi_fmul+0x15e>
 8000d76:	ea93 0f0c 	teq	r3, ip
 8000d7a:	d103      	bne.n	8000d84 <__aeabi_fmul+0x14c>
 8000d7c:	024b      	lsls	r3, r1, #9
 8000d7e:	bf18      	it	ne
 8000d80:	4608      	movne	r0, r1
 8000d82:	d108      	bne.n	8000d96 <__aeabi_fmul+0x15e>
 8000d84:	ea80 0001 	eor.w	r0, r0, r1
 8000d88:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d94:	4770      	bx	lr
 8000d96:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d9a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d9e:	4770      	bx	lr

08000da0 <__aeabi_fdiv>:
 8000da0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000da4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000da8:	bf1e      	ittt	ne
 8000daa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dae:	ea92 0f0c 	teqne	r2, ip
 8000db2:	ea93 0f0c 	teqne	r3, ip
 8000db6:	d069      	beq.n	8000e8c <__aeabi_fdiv+0xec>
 8000db8:	eba2 0203 	sub.w	r2, r2, r3
 8000dbc:	ea80 0c01 	eor.w	ip, r0, r1
 8000dc0:	0249      	lsls	r1, r1, #9
 8000dc2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000dc6:	d037      	beq.n	8000e38 <__aeabi_fdiv+0x98>
 8000dc8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000dcc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000dd0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000dd4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dd8:	428b      	cmp	r3, r1
 8000dda:	bf38      	it	cc
 8000ddc:	005b      	lslcc	r3, r3, #1
 8000dde:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000de2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000de6:	428b      	cmp	r3, r1
 8000de8:	bf24      	itt	cs
 8000dea:	1a5b      	subcs	r3, r3, r1
 8000dec:	ea40 000c 	orrcs.w	r0, r0, ip
 8000df0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000df4:	bf24      	itt	cs
 8000df6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000dfa:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000dfe:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e02:	bf24      	itt	cs
 8000e04:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e08:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e0c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e10:	bf24      	itt	cs
 8000e12:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e16:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e1a:	011b      	lsls	r3, r3, #4
 8000e1c:	bf18      	it	ne
 8000e1e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e22:	d1e0      	bne.n	8000de6 <__aeabi_fdiv+0x46>
 8000e24:	2afd      	cmp	r2, #253	; 0xfd
 8000e26:	f63f af50 	bhi.w	8000cca <__aeabi_fmul+0x92>
 8000e2a:	428b      	cmp	r3, r1
 8000e2c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e30:	bf08      	it	eq
 8000e32:	f020 0001 	biceq.w	r0, r0, #1
 8000e36:	4770      	bx	lr
 8000e38:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e3c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e40:	327f      	adds	r2, #127	; 0x7f
 8000e42:	bfc2      	ittt	gt
 8000e44:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e48:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e4c:	4770      	bxgt	lr
 8000e4e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e52:	f04f 0300 	mov.w	r3, #0
 8000e56:	3a01      	subs	r2, #1
 8000e58:	e737      	b.n	8000cca <__aeabi_fmul+0x92>
 8000e5a:	f092 0f00 	teq	r2, #0
 8000e5e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e62:	bf02      	ittt	eq
 8000e64:	0040      	lsleq	r0, r0, #1
 8000e66:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e6a:	3a01      	subeq	r2, #1
 8000e6c:	d0f9      	beq.n	8000e62 <__aeabi_fdiv+0xc2>
 8000e6e:	ea40 000c 	orr.w	r0, r0, ip
 8000e72:	f093 0f00 	teq	r3, #0
 8000e76:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e7a:	bf02      	ittt	eq
 8000e7c:	0049      	lsleq	r1, r1, #1
 8000e7e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e82:	3b01      	subeq	r3, #1
 8000e84:	d0f9      	beq.n	8000e7a <__aeabi_fdiv+0xda>
 8000e86:	ea41 010c 	orr.w	r1, r1, ip
 8000e8a:	e795      	b.n	8000db8 <__aeabi_fdiv+0x18>
 8000e8c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e90:	ea92 0f0c 	teq	r2, ip
 8000e94:	d108      	bne.n	8000ea8 <__aeabi_fdiv+0x108>
 8000e96:	0242      	lsls	r2, r0, #9
 8000e98:	f47f af7d 	bne.w	8000d96 <__aeabi_fmul+0x15e>
 8000e9c:	ea93 0f0c 	teq	r3, ip
 8000ea0:	f47f af70 	bne.w	8000d84 <__aeabi_fmul+0x14c>
 8000ea4:	4608      	mov	r0, r1
 8000ea6:	e776      	b.n	8000d96 <__aeabi_fmul+0x15e>
 8000ea8:	ea93 0f0c 	teq	r3, ip
 8000eac:	d104      	bne.n	8000eb8 <__aeabi_fdiv+0x118>
 8000eae:	024b      	lsls	r3, r1, #9
 8000eb0:	f43f af4c 	beq.w	8000d4c <__aeabi_fmul+0x114>
 8000eb4:	4608      	mov	r0, r1
 8000eb6:	e76e      	b.n	8000d96 <__aeabi_fmul+0x15e>
 8000eb8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ebc:	bf18      	it	ne
 8000ebe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ec2:	d1ca      	bne.n	8000e5a <__aeabi_fdiv+0xba>
 8000ec4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000ec8:	f47f af5c 	bne.w	8000d84 <__aeabi_fmul+0x14c>
 8000ecc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000ed0:	f47f af3c 	bne.w	8000d4c <__aeabi_fmul+0x114>
 8000ed4:	e75f      	b.n	8000d96 <__aeabi_fmul+0x15e>
 8000ed6:	bf00      	nop

08000ed8 <__gesf2>:
 8000ed8:	f04f 3cff 	mov.w	ip, #4294967295
 8000edc:	e006      	b.n	8000eec <__cmpsf2+0x4>
 8000ede:	bf00      	nop

08000ee0 <__lesf2>:
 8000ee0:	f04f 0c01 	mov.w	ip, #1
 8000ee4:	e002      	b.n	8000eec <__cmpsf2+0x4>
 8000ee6:	bf00      	nop

08000ee8 <__cmpsf2>:
 8000ee8:	f04f 0c01 	mov.w	ip, #1
 8000eec:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ef0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ef4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ef8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000efc:	bf18      	it	ne
 8000efe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f02:	d011      	beq.n	8000f28 <__cmpsf2+0x40>
 8000f04:	b001      	add	sp, #4
 8000f06:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f0a:	bf18      	it	ne
 8000f0c:	ea90 0f01 	teqne	r0, r1
 8000f10:	bf58      	it	pl
 8000f12:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f16:	bf88      	it	hi
 8000f18:	17c8      	asrhi	r0, r1, #31
 8000f1a:	bf38      	it	cc
 8000f1c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f20:	bf18      	it	ne
 8000f22:	f040 0001 	orrne.w	r0, r0, #1
 8000f26:	4770      	bx	lr
 8000f28:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f2c:	d102      	bne.n	8000f34 <__cmpsf2+0x4c>
 8000f2e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f32:	d105      	bne.n	8000f40 <__cmpsf2+0x58>
 8000f34:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f38:	d1e4      	bne.n	8000f04 <__cmpsf2+0x1c>
 8000f3a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f3e:	d0e1      	beq.n	8000f04 <__cmpsf2+0x1c>
 8000f40:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <__aeabi_cfrcmple>:
 8000f48:	4684      	mov	ip, r0
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	4661      	mov	r1, ip
 8000f4e:	e7ff      	b.n	8000f50 <__aeabi_cfcmpeq>

08000f50 <__aeabi_cfcmpeq>:
 8000f50:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f52:	f7ff ffc9 	bl	8000ee8 <__cmpsf2>
 8000f56:	2800      	cmp	r0, #0
 8000f58:	bf48      	it	mi
 8000f5a:	f110 0f00 	cmnmi.w	r0, #0
 8000f5e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000f60 <__aeabi_fcmpeq>:
 8000f60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f64:	f7ff fff4 	bl	8000f50 <__aeabi_cfcmpeq>
 8000f68:	bf0c      	ite	eq
 8000f6a:	2001      	moveq	r0, #1
 8000f6c:	2000      	movne	r0, #0
 8000f6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f72:	bf00      	nop

08000f74 <__aeabi_fcmplt>:
 8000f74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f78:	f7ff ffea 	bl	8000f50 <__aeabi_cfcmpeq>
 8000f7c:	bf34      	ite	cc
 8000f7e:	2001      	movcc	r0, #1
 8000f80:	2000      	movcs	r0, #0
 8000f82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f86:	bf00      	nop

08000f88 <__aeabi_fcmple>:
 8000f88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f8c:	f7ff ffe0 	bl	8000f50 <__aeabi_cfcmpeq>
 8000f90:	bf94      	ite	ls
 8000f92:	2001      	movls	r0, #1
 8000f94:	2000      	movhi	r0, #0
 8000f96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f9a:	bf00      	nop

08000f9c <__aeabi_fcmpge>:
 8000f9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fa0:	f7ff ffd2 	bl	8000f48 <__aeabi_cfrcmple>
 8000fa4:	bf94      	ite	ls
 8000fa6:	2001      	movls	r0, #1
 8000fa8:	2000      	movhi	r0, #0
 8000faa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fae:	bf00      	nop

08000fb0 <__aeabi_fcmpgt>:
 8000fb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fb4:	f7ff ffc8 	bl	8000f48 <__aeabi_cfrcmple>
 8000fb8:	bf34      	ite	cc
 8000fba:	2001      	movcc	r0, #1
 8000fbc:	2000      	movcs	r0, #0
 8000fbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fc2:	bf00      	nop

08000fc4 <__aeabi_f2uiz>:
 8000fc4:	0042      	lsls	r2, r0, #1
 8000fc6:	d20e      	bcs.n	8000fe6 <__aeabi_f2uiz+0x22>
 8000fc8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000fcc:	d30b      	bcc.n	8000fe6 <__aeabi_f2uiz+0x22>
 8000fce:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000fd2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fd6:	d409      	bmi.n	8000fec <__aeabi_f2uiz+0x28>
 8000fd8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000fdc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fe0:	fa23 f002 	lsr.w	r0, r3, r2
 8000fe4:	4770      	bx	lr
 8000fe6:	f04f 0000 	mov.w	r0, #0
 8000fea:	4770      	bx	lr
 8000fec:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000ff0:	d101      	bne.n	8000ff6 <__aeabi_f2uiz+0x32>
 8000ff2:	0242      	lsls	r2, r0, #9
 8000ff4:	d102      	bne.n	8000ffc <__aeabi_f2uiz+0x38>
 8000ff6:	f04f 30ff 	mov.w	r0, #4294967295
 8000ffa:	4770      	bx	lr
 8000ffc:	f04f 0000 	mov.w	r0, #0
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop

08001004 <InitController>:
#define RaiseControlError(fault_) {do{ MyOutputs->NControlErrorStatus |= (1 << (uint32_t)(fault_)); MyOutputs->NControlErrorStatusLogged = fault_; }while(0);}
#define ClearControlError(fault_) MyOutputs->NControlErrorStatus &= ~(1 << (uint32_t)(fault_))
#define CheckControlError(fault_) (MyOutputs->NControlErrorStatus >> (uint32_t)(fault_)) & 0x1


void InitController(InputStruct *inputs, OutputStruct *outputs) {
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
 800100c:	6039      	str	r1, [r7, #0]

	MyInputs = inputs;
 800100e:	4a06      	ldr	r2, [pc, #24]	; (8001028 <InitController+0x24>)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6013      	str	r3, [r2, #0]
	MyOutputs = outputs;
 8001014:	4a05      	ldr	r2, [pc, #20]	; (800102c <InitController+0x28>)
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	6013      	str	r3, [r2, #0]

	IDLE_Entry();
 800101a:	f000 f92d 	bl	8001278 <IDLE_Entry>
}
 800101e:	bf00      	nop
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	20000028 	.word	0x20000028
 800102c:	2000002c 	.word	0x2000002c

08001030 <Controller>:



void Controller(InputStruct *inputs, OutputStruct *outputs){
 8001030:	b590      	push	{r4, r7, lr}
 8001032:	b085      	sub	sp, #20
 8001034:	af02      	add	r7, sp, #8
 8001036:	6078      	str	r0, [r7, #4]
 8001038:	6039      	str	r1, [r7, #0]

	tControllerTimmer = HAL_GetTick();
 800103a:	f002 fa45 	bl	80034c8 <HAL_GetTick>
 800103e:	4603      	mov	r3, r0
 8001040:	4a86      	ldr	r2, [pc, #536]	; (800125c <Controller+0x22c>)
 8001042:	6013      	str	r3, [r2, #0]

	// ANTISTALL
		#ifdef ANTISTALL_ACTIVE

			// if the shut down is activated and we are at gear greater than neutral
			if(!MyInputs->BDriverKill && MyInputs->NGear > 0 && !MyInputs->BNGearInError && !MyInputs->BnEngineInError) {
 8001044:	4b86      	ldr	r3, [pc, #536]	; (8001260 <Controller+0x230>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800104c:	2b00      	cmp	r3, #0
 800104e:	f040 8091 	bne.w	8001174 <Controller+0x144>
 8001052:	4b83      	ldr	r3, [pc, #524]	; (8001260 <Controller+0x230>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800105a:	2b00      	cmp	r3, #0
 800105c:	f000 808a 	beq.w	8001174 <Controller+0x144>
 8001060:	4b7f      	ldr	r3, [pc, #508]	; (8001260 <Controller+0x230>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001068:	2b00      	cmp	r3, #0
 800106a:	f040 8083 	bne.w	8001174 <Controller+0x144>
 800106e:	4b7c      	ldr	r3, [pc, #496]	; (8001260 <Controller+0x230>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 8001076:	2b00      	cmp	r3, #0
 8001078:	d17c      	bne.n	8001174 <Controller+0x144>

				if(MyOutputs->NAntistallState != Active && MyInputs->nEngine <= nEngineAntistallMap[MyInputs->NGear] && MyInputs->rClutchPaddle < ANTISTALL_CLUTCHPADDLE_RELEASED) {
 800107a:	4b7a      	ldr	r3, [pc, #488]	; (8001264 <Controller+0x234>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001082:	2b02      	cmp	r3, #2
 8001084:	d03c      	beq.n	8001100 <Controller+0xd0>
 8001086:	4b76      	ldr	r3, [pc, #472]	; (8001260 <Controller+0x230>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f9b3 3072 	ldrsh.w	r3, [r3, #114]	; 0x72
 800108e:	461a      	mov	r2, r3
 8001090:	4b73      	ldr	r3, [pc, #460]	; (8001260 <Controller+0x230>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001098:	4619      	mov	r1, r3
 800109a:	4b73      	ldr	r3, [pc, #460]	; (8001268 <Controller+0x238>)
 800109c:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	dc2d      	bgt.n	8001100 <Controller+0xd0>
 80010a4:	4b6e      	ldr	r3, [pc, #440]	; (8001260 <Controller+0x230>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f993 306d 	ldrsb.w	r3, [r3, #109]	; 0x6d
 80010ac:	2b27      	cmp	r3, #39	; 0x27
 80010ae:	dc27      	bgt.n	8001100 <Controller+0xd0>

					if(MyOutputs->NAntistallState == Off) {
 80010b0:	4b6c      	ldr	r3, [pc, #432]	; (8001264 <Controller+0x234>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d109      	bne.n	80010d0 <Controller+0xa0>
						MyOutputs->NAntistallState = Init;
 80010bc:	4b69      	ldr	r3, [pc, #420]	; (8001264 <Controller+0x234>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	2201      	movs	r2, #1
 80010c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						tAntistallTimmer = HAL_GetTick();
 80010c6:	f002 f9ff 	bl	80034c8 <HAL_GetTick>
 80010ca:	4603      	mov	r3, r0
 80010cc:	4a67      	ldr	r2, [pc, #412]	; (800126c <Controller+0x23c>)
 80010ce:	6013      	str	r3, [r2, #0]
					}

					if(MyOutputs->NAntistallState == Init && (tAntistallTimmer + ANTISTALL_TRIGGER_TIME) < tControllerTimmer) {
 80010d0:	4b64      	ldr	r3, [pc, #400]	; (8001264 <Controller+0x234>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80010d8:	2b01      	cmp	r3, #1
 80010da:	d111      	bne.n	8001100 <Controller+0xd0>
 80010dc:	4b63      	ldr	r3, [pc, #396]	; (800126c <Controller+0x23c>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 80010e4:	4b5d      	ldr	r3, [pc, #372]	; (800125c <Controller+0x22c>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d209      	bcs.n	8001100 <Controller+0xd0>
						MyOutputs->NAntistallState = Active;
 80010ec:	4b5d      	ldr	r3, [pc, #372]	; (8001264 <Controller+0x234>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	2202      	movs	r2, #2
 80010f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						MyOutputs->xClutchTargetProtection = xCLUTCH_ABSOLUTE_MAX;
 80010f6:	4b5b      	ldr	r3, [pc, #364]	; (8001264 <Controller+0x234>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f240 726c 	movw	r2, #1900	; 0x76c
 80010fe:	809a      	strh	r2, [r3, #4]
					}
				}

				if(MyOutputs->NAntistallState == Init && (MyInputs->nEngine > nEngineAntistallMap[MyInputs->NGear] || MyInputs->rClutchPaddle > ANTISTALL_CLUTCHPADDLE_PRESSED)) {
 8001100:	4b58      	ldr	r3, [pc, #352]	; (8001264 <Controller+0x234>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001108:	2b01      	cmp	r3, #1
 800110a:	d11d      	bne.n	8001148 <Controller+0x118>
 800110c:	4b54      	ldr	r3, [pc, #336]	; (8001260 <Controller+0x230>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f9b3 3072 	ldrsh.w	r3, [r3, #114]	; 0x72
 8001114:	461a      	mov	r2, r3
 8001116:	4b52      	ldr	r3, [pc, #328]	; (8001260 <Controller+0x230>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800111e:	4619      	mov	r1, r3
 8001120:	4b51      	ldr	r3, [pc, #324]	; (8001268 <Controller+0x238>)
 8001122:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8001126:	429a      	cmp	r2, r3
 8001128:	dc05      	bgt.n	8001136 <Controller+0x106>
 800112a:	4b4d      	ldr	r3, [pc, #308]	; (8001260 <Controller+0x230>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f993 306d 	ldrsb.w	r3, [r3, #109]	; 0x6d
 8001132:	2b5f      	cmp	r3, #95	; 0x5f
 8001134:	dd08      	ble.n	8001148 <Controller+0x118>
					MyOutputs->NAntistallState = Off;
 8001136:	4b4b      	ldr	r3, [pc, #300]	; (8001264 <Controller+0x234>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2200      	movs	r2, #0
 800113c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					MyOutputs->xClutchTargetProtection = 0;
 8001140:	4b48      	ldr	r3, [pc, #288]	; (8001264 <Controller+0x234>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	2200      	movs	r2, #0
 8001146:	809a      	strh	r2, [r3, #4]
				}

				if(MyOutputs->NAntistallState == Active && MyInputs->rClutchPaddle > ANTISTALL_CLUTCHPADDLE_PRESSED) {
 8001148:	4b46      	ldr	r3, [pc, #280]	; (8001264 <Controller+0x234>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001150:	2b02      	cmp	r3, #2
 8001152:	d119      	bne.n	8001188 <Controller+0x158>
 8001154:	4b42      	ldr	r3, [pc, #264]	; (8001260 <Controller+0x230>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f993 306d 	ldrsb.w	r3, [r3, #109]	; 0x6d
 800115c:	2b5f      	cmp	r3, #95	; 0x5f
 800115e:	dd13      	ble.n	8001188 <Controller+0x158>
					MyOutputs->NAntistallState = Off;
 8001160:	4b40      	ldr	r3, [pc, #256]	; (8001264 <Controller+0x234>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	2200      	movs	r2, #0
 8001166:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					MyOutputs->xClutchTargetProtection = 0;
 800116a:	4b3e      	ldr	r3, [pc, #248]	; (8001264 <Controller+0x234>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	2200      	movs	r2, #0
 8001170:	809a      	strh	r2, [r3, #4]
				if(MyOutputs->NAntistallState == Active && MyInputs->rClutchPaddle > ANTISTALL_CLUTCHPADDLE_PRESSED) {
 8001172:	e009      	b.n	8001188 <Controller+0x158>
				}
			}

			else {
				MyOutputs->NAntistallState = Off;
 8001174:	4b3b      	ldr	r3, [pc, #236]	; (8001264 <Controller+0x234>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2200      	movs	r2, #0
 800117a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
				MyOutputs->xClutchTargetProtection = 0;
 800117e:	4b39      	ldr	r3, [pc, #228]	; (8001264 <Controller+0x234>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2200      	movs	r2, #0
 8001184:	809a      	strh	r2, [r3, #4]
 8001186:	e000      	b.n	800118a <Controller+0x15a>
				if(MyOutputs->NAntistallState == Active && MyInputs->rClutchPaddle > ANTISTALL_CLUTCHPADDLE_PRESSED) {
 8001188:	bf00      	nop
	// ------------------------------------------------------------------------------------------------------------------------------------------------------

	// CLUTCH CONTROLLER

		// Manual target mapping
		if(!MyInputs->BrClutchPaddleInError) {
 800118a:	4b35      	ldr	r3, [pc, #212]	; (8001260 <Controller+0x230>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8001192:	2b00      	cmp	r3, #0
 8001194:	d114      	bne.n	80011c0 <Controller+0x190>
			My2DMapInterpolate(CLUTCH_PADDLE_TARGET_MAP_MAX_SIZE, rClutchPaddle_xClutchTargetMap, MyInputs->rClutchPaddle, &MyOutputs->xClutchTargetManual, 0, 0);
 8001196:	4b32      	ldr	r3, [pc, #200]	; (8001260 <Controller+0x230>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f993 306d 	ldrsb.w	r3, [r3, #109]	; 0x6d
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff fcf6 	bl	8000b90 <__aeabi_i2f>
 80011a4:	4602      	mov	r2, r0
 80011a6:	4b2f      	ldr	r3, [pc, #188]	; (8001264 <Controller+0x234>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	3308      	adds	r3, #8
 80011ac:	f04f 0100 	mov.w	r1, #0
 80011b0:	9101      	str	r1, [sp, #4]
 80011b2:	f04f 0100 	mov.w	r1, #0
 80011b6:	9100      	str	r1, [sp, #0]
 80011b8:	492d      	ldr	r1, [pc, #180]	; (8001270 <Controller+0x240>)
 80011ba:	200b      	movs	r0, #11
 80011bc:	f001 f9f6 	bl	80025ac <My2DMapInterpolate>
		// TODO: do the array running thing also for the launch sequence.
		// Decide if upshifts trigger will happen here, or we will be triggered in IDLE and start the clutch sequence here afterwards

		// we take the maximum target generated from the Antistall/Protection strategy, the request
		// from the driver and the shifter requests when enabled from the respective strategy
		MyOutputs->xClutchTarget = MAX(MyOutputs->xClutchTargetProtection, MAX((uint16_t)MyOutputs->xClutchTargetManual, MyOutputs->xClutchTargetShift));
 80011c0:	4b28      	ldr	r3, [pc, #160]	; (8001264 <Controller+0x234>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	899c      	ldrh	r4, [r3, #12]
 80011c6:	4b27      	ldr	r3, [pc, #156]	; (8001264 <Controller+0x234>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff fef9 	bl	8000fc4 <__aeabi_f2uiz>
 80011d2:	4603      	mov	r3, r0
 80011d4:	b29b      	uxth	r3, r3
 80011d6:	42a3      	cmp	r3, r4
 80011d8:	bf38      	it	cc
 80011da:	4623      	movcc	r3, r4
 80011dc:	b299      	uxth	r1, r3
 80011de:	4b21      	ldr	r3, [pc, #132]	; (8001264 <Controller+0x234>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	889a      	ldrh	r2, [r3, #4]
 80011e4:	4b1f      	ldr	r3, [pc, #124]	; (8001264 <Controller+0x234>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	428a      	cmp	r2, r1
 80011ea:	bf38      	it	cc
 80011ec:	460a      	movcc	r2, r1
 80011ee:	b292      	uxth	r2, r2
 80011f0:	81da      	strh	r2, [r3, #14]

	// ------------------------------------------------------------------------------------------------------------------------------------------------------

	// SHIFTER STATE MACHINE

		switch (NCurrentState) {
 80011f2:	4b20      	ldr	r3, [pc, #128]	; (8001274 <Controller+0x244>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	2b05      	cmp	r3, #5
 80011f8:	d82c      	bhi.n	8001254 <Controller+0x224>
 80011fa:	a201      	add	r2, pc, #4	; (adr r2, 8001200 <Controller+0x1d0>)
 80011fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001200:	08001219 	.word	0x08001219
 8001204:	08001223 	.word	0x08001223
 8001208:	0800122d 	.word	0x0800122d
 800120c:	08001237 	.word	0x08001237
 8001210:	08001241 	.word	0x08001241
 8001214:	0800124b 	.word	0x0800124b

		case IDLE_STATE:
			IDLE_Run();
 8001218:	f000 f870 	bl	80012fc <IDLE_Run>
			IDLE_Event();
 800121c:	f000 f844 	bl	80012a8 <IDLE_Event>
			break;
 8001220:	e018      	b.n	8001254 <Controller+0x224>
		case PRE_UPSHIFT_STATE:
			PRE_UPSHIFT_Run();
 8001222:	f000 f8ed 	bl	8001400 <PRE_UPSHIFT_Run>
			PRE_UPSHIFT_Event();
 8001226:	f000 f88b 	bl	8001340 <PRE_UPSHIFT_Event>
			break;
 800122a:	e013      	b.n	8001254 <Controller+0x224>
		case PRE_DNSHIFT_STATE:
			PRE_DNSHIFT_Run();
 800122c:	f000 f9ca 	bl	80015c4 <PRE_DNSHIFT_Run>
			PRE_DNSHIFT_Event();
 8001230:	f000 f97a 	bl	8001528 <PRE_DNSHIFT_Event>
			break;
 8001234:	e00e      	b.n	8001254 <Controller+0x224>
		case SHIFTING_STATE:
			SHIFTING_Run();
 8001236:	f000 fadb 	bl	80017f0 <SHIFTING_Run>
			SHIFTING_Event();
 800123a:	f000 fab3 	bl	80017a4 <SHIFTING_Event>
			break;
 800123e:	e009      	b.n	8001254 <Controller+0x224>
		case POSTSHIFT_STATE:
			POSTSHIFT_Run();
 8001240:	f000 fb0e 	bl	8001860 <POSTSHIFT_Run>
			POSTSHIFT_Event();
 8001244:	f000 fb04 	bl	8001850 <POSTSHIFT_Event>
			break;
 8001248:	e004      	b.n	8001254 <Controller+0x224>
		case ERROR_STATE:
			ERROR_Run();
 800124a:	f000 fb39 	bl	80018c0 <ERROR_Run>
			ERROR_Event();
 800124e:	f000 fb25 	bl	800189c <ERROR_Event>
			break;
 8001252:	bf00      	nop
		}

}
 8001254:	bf00      	nop
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	bd90      	pop	{r4, r7, pc}
 800125c:	20000034 	.word	0x20000034
 8001260:	20000028 	.word	0x20000028
 8001264:	2000002c 	.word	0x2000002c
 8001268:	08006ff8 	.word	0x08006ff8
 800126c:	20000044 	.word	0x20000044
 8001270:	08006fa0 	.word	0x08006fa0
 8001274:	20000030 	.word	0x20000030

08001278 <IDLE_Entry>:


void IDLE_Entry(void) {
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
	NPreviousState = NCurrentState;
 800127c:	4b05      	ldr	r3, [pc, #20]	; (8001294 <IDLE_Entry+0x1c>)
 800127e:	781a      	ldrb	r2, [r3, #0]
 8001280:	4b05      	ldr	r3, [pc, #20]	; (8001298 <IDLE_Entry+0x20>)
 8001282:	701a      	strb	r2, [r3, #0]
	NCurrentState = IDLE_STATE;
 8001284:	4b03      	ldr	r3, [pc, #12]	; (8001294 <IDLE_Entry+0x1c>)
 8001286:	2200      	movs	r2, #0
 8001288:	701a      	strb	r2, [r3, #0]
}
 800128a:	bf00      	nop
 800128c:	46bd      	mov	sp, r7
 800128e:	bc80      	pop	{r7}
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	20000030 	.word	0x20000030
 8001298:	20000031 	.word	0x20000031

0800129c <IDLE_Exit>:
void IDLE_Exit(void) {
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0

}
 80012a0:	bf00      	nop
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bc80      	pop	{r7}
 80012a6:	4770      	bx	lr

080012a8 <IDLE_Event>:
void IDLE_Event(void) {
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0

	if(CheckFaults(MyInputs)) {
 80012ac:	4b12      	ldr	r3, [pc, #72]	; (80012f8 <IDLE_Event+0x50>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f001 f80b 	bl	80022cc <CheckFaults>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d004      	beq.n	80012c6 <IDLE_Event+0x1e>
		IDLE_Exit();
 80012bc:	f7ff ffee 	bl	800129c <IDLE_Exit>
		ERROR_Entry();
 80012c0:	f000 fad4 	bl	800186c <ERROR_Entry>
		return;
 80012c4:	e017      	b.n	80012f6 <IDLE_Event+0x4e>
	}

	// TODO: do we need to also check controller errors here? I think no...

    if(CheckEvent(UPSHIFT_PRESS_EVT)) {
 80012c6:	4b0c      	ldr	r3, [pc, #48]	; (80012f8 <IDLE_Event+0x50>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f003 0301 	and.w	r3, r3, #1
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d004      	beq.n	80012de <IDLE_Event+0x36>
        IDLE_Exit();
 80012d4:	f7ff ffe2 	bl	800129c <IDLE_Exit>
        PRE_UPSHIFT_Entry();
 80012d8:	f000 f816 	bl	8001308 <PRE_UPSHIFT_Entry>
        return;
 80012dc:	e00b      	b.n	80012f6 <IDLE_Event+0x4e>
    }

    if(CheckEvent(DNSHIFT_PRESS_EVT)) {
 80012de:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <IDLE_Event+0x50>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f003 0304 	and.w	r3, r3, #4
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d004      	beq.n	80012f6 <IDLE_Event+0x4e>
        IDLE_Exit();
 80012ec:	f7ff ffd6 	bl	800129c <IDLE_Exit>
        PRE_DNSHIFT_Entry();
 80012f0:	f000 f8fe 	bl	80014f0 <PRE_DNSHIFT_Entry>
        return;
 80012f4:	bf00      	nop
//        IDLE_Exit();
//        LAUNCH_Entry();
//        return;
    }

}
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	20000028 	.word	0x20000028

080012fc <IDLE_Run>:
void IDLE_Run(void) {
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0

}
 8001300:	bf00      	nop
 8001302:	46bd      	mov	sp, r7
 8001304:	bc80      	pop	{r7}
 8001306:	4770      	bx	lr

08001308 <PRE_UPSHIFT_Entry>:



void PRE_UPSHIFT_Entry(void) {
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
	NPreviousState = NCurrentState;
 800130c:	4b06      	ldr	r3, [pc, #24]	; (8001328 <PRE_UPSHIFT_Entry+0x20>)
 800130e:	781a      	ldrb	r2, [r3, #0]
 8001310:	4b06      	ldr	r3, [pc, #24]	; (800132c <PRE_UPSHIFT_Entry+0x24>)
 8001312:	701a      	strb	r2, [r3, #0]
	NCurrentState = PRE_UPSHIFT_STATE;
 8001314:	4b04      	ldr	r3, [pc, #16]	; (8001328 <PRE_UPSHIFT_Entry+0x20>)
 8001316:	2201      	movs	r2, #1
 8001318:	701a      	strb	r2, [r3, #0]

	tPreShiftTimer = HAL_GetTick();
 800131a:	f002 f8d5 	bl	80034c8 <HAL_GetTick>
 800131e:	4603      	mov	r3, r0
 8001320:	4a03      	ldr	r2, [pc, #12]	; (8001330 <PRE_UPSHIFT_Entry+0x28>)
 8001322:	6013      	str	r3, [r2, #0]
}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}
 8001328:	20000030 	.word	0x20000030
 800132c:	20000031 	.word	0x20000031
 8001330:	20000038 	.word	0x20000038

08001334 <PRE_UPSHIFT_Exit>:
void PRE_UPSHIFT_Exit(void) {
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0

}
 8001338:	bf00      	nop
 800133a:	46bd      	mov	sp, r7
 800133c:	bc80      	pop	{r7}
 800133e:	4770      	bx	lr

08001340 <PRE_UPSHIFT_Event>:
void PRE_UPSHIFT_Event(void) {
 8001340:	b598      	push	{r3, r4, r7, lr}
 8001342:	af00      	add	r7, sp, #0

	if(CheckFaults(MyInputs)) {
 8001344:	4b2a      	ldr	r3, [pc, #168]	; (80013f0 <PRE_UPSHIFT_Event+0xb0>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4618      	mov	r0, r3
 800134a:	f000 ffbf 	bl	80022cc <CheckFaults>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d004      	beq.n	800135e <PRE_UPSHIFT_Event+0x1e>
		PRE_UPSHIFT_Exit();
 8001354:	f7ff ffee 	bl	8001334 <PRE_UPSHIFT_Exit>
		ERROR_Entry();
 8001358:	f000 fa88 	bl	800186c <ERROR_Entry>
		return;
 800135c:	e046      	b.n	80013ec <PRE_UPSHIFT_Event+0xac>
	}

	// if all ok we define the shifting targets and move on
	if(!MyOutputs->NControlErrorStatus) {
 800135e:	4b25      	ldr	r3, [pc, #148]	; (80013f4 <PRE_UPSHIFT_Event+0xb4>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d12e      	bne.n	80013c6 <PRE_UPSHIFT_Event+0x86>
		MyOutputs->NGearTarget = MyInputs->NGear + 1;											// we go to the next gear
 8001368:	4b21      	ldr	r3, [pc, #132]	; (80013f0 <PRE_UPSHIFT_Event+0xb0>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8001370:	4b20      	ldr	r3, [pc, #128]	; (80013f4 <PRE_UPSHIFT_Event+0xb4>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	3201      	adds	r2, #1
 8001376:	b2d2      	uxtb	r2, r2
 8001378:	70da      	strb	r2, [r3, #3]

		if(CLUTCH_ACTUATION_DURING_UPSHIFT || MyOutputs->BOverrideActuateClutchOnUpShift) {		// we check for clutch strategy during shift
 800137a:	4b1e      	ldr	r3, [pc, #120]	; (80013f4 <PRE_UPSHIFT_Event+0xb4>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001382:	2b00      	cmp	r3, #0
 8001384:	d011      	beq.n	80013aa <PRE_UPSHIFT_Event+0x6a>
			MyOutputs->xClutchTargetShift = xClutchTargetUpShiftMap[MyInputs->NGear];
 8001386:	4b1a      	ldr	r3, [pc, #104]	; (80013f0 <PRE_UPSHIFT_Event+0xb0>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800138e:	461a      	mov	r2, r3
 8001390:	4b19      	ldr	r3, [pc, #100]	; (80013f8 <PRE_UPSHIFT_Event+0xb8>)
 8001392:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001396:	4b17      	ldr	r3, [pc, #92]	; (80013f4 <PRE_UPSHIFT_Event+0xb4>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	b292      	uxth	r2, r2
 800139c:	819a      	strh	r2, [r3, #12]
			MyOutputs->BOverrideActuateClutchOnUpShift = 0; 									// reset the strat for the next gear
 800139e:	4b15      	ldr	r3, [pc, #84]	; (80013f4 <PRE_UPSHIFT_Event+0xb4>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	2200      	movs	r2, #0
 80013a4:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 80013a8:	e003      	b.n	80013b2 <PRE_UPSHIFT_Event+0x72>
		}
		else {
			MyOutputs->xClutchTargetShift = 0;
 80013aa:	4b12      	ldr	r3, [pc, #72]	; (80013f4 <PRE_UPSHIFT_Event+0xb4>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	2200      	movs	r2, #0
 80013b0:	819a      	strh	r2, [r3, #12]
		}

		if(ALLOW_SPARK_CUT_ON_UP_SHIFT) MyOutputs->BSparkCut = 1;
 80013b2:	4b10      	ldr	r3, [pc, #64]	; (80013f4 <PRE_UPSHIFT_Event+0xb4>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	2201      	movs	r2, #1
 80013b8:	f883 2020 	strb.w	r2, [r3, #32]

		PRE_UPSHIFT_Exit();
 80013bc:	f7ff ffba 	bl	8001334 <PRE_UPSHIFT_Exit>
		SHIFTING_Entry();
 80013c0:	f000 f978 	bl	80016b4 <SHIFTING_Entry>
		return;
 80013c4:	e012      	b.n	80013ec <PRE_UPSHIFT_Event+0xac>
	}

	// we check for control errors and if present after the time threshold, we abort
	if(MyOutputs->NControlErrorStatus && (tPreShiftTimer + PRE_UPSHIFT_THRESHOLD_TIME) <= HAL_GetTick()) {
 80013c6:	4b0b      	ldr	r3, [pc, #44]	; (80013f4 <PRE_UPSHIFT_Event+0xb4>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d00d      	beq.n	80013ec <PRE_UPSHIFT_Event+0xac>
 80013d0:	4b0a      	ldr	r3, [pc, #40]	; (80013fc <PRE_UPSHIFT_Event+0xbc>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f103 0464 	add.w	r4, r3, #100	; 0x64
 80013d8:	f002 f876 	bl	80034c8 <HAL_GetTick>
 80013dc:	4603      	mov	r3, r0
 80013de:	429c      	cmp	r4, r3
 80013e0:	d804      	bhi.n	80013ec <PRE_UPSHIFT_Event+0xac>
		PRE_UPSHIFT_Exit();
 80013e2:	f7ff ffa7 	bl	8001334 <PRE_UPSHIFT_Exit>
		ERROR_Entry();
 80013e6:	f000 fa41 	bl	800186c <ERROR_Entry>
		return;
 80013ea:	bf00      	nop
	}


}
 80013ec:	bd98      	pop	{r3, r4, r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20000028 	.word	0x20000028
 80013f4:	2000002c 	.word	0x2000002c
 80013f8:	0800701c 	.word	0x0800701c
 80013fc:	20000038 	.word	0x20000038

08001400 <PRE_UPSHIFT_Run>:
void PRE_UPSHIFT_Run(void) {
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0

	if(MyInputs->NGear == 0 && MyInputs->rClutchPaddle <= CLUTCH_PADDLE_THRESHOLD_FOR_FIRST && !ALLOW_FIRST_WITHOUT_CLUTCH) {	// trying to put 1st gear without clutch
 8001404:	4b37      	ldr	r3, [pc, #220]	; (80014e4 <PRE_UPSHIFT_Run+0xe4>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800140c:	2b00      	cmp	r3, #0
 800140e:	d113      	bne.n	8001438 <PRE_UPSHIFT_Run+0x38>
 8001410:	4b34      	ldr	r3, [pc, #208]	; (80014e4 <PRE_UPSHIFT_Run+0xe4>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f993 306d 	ldrsb.w	r3, [r3, #109]	; 0x6d
 8001418:	2b5a      	cmp	r3, #90	; 0x5a
 800141a:	dc0d      	bgt.n	8001438 <PRE_UPSHIFT_Run+0x38>
		RaiseControlError(NEUTRAL_TO_FIRST_WITH_NO_CLUTCH);
 800141c:	4b32      	ldr	r3, [pc, #200]	; (80014e8 <PRE_UPSHIFT_Run+0xe8>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	781a      	ldrb	r2, [r3, #0]
 8001422:	4b31      	ldr	r3, [pc, #196]	; (80014e8 <PRE_UPSHIFT_Run+0xe8>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f042 0202 	orr.w	r2, r2, #2
 800142a:	b2d2      	uxtb	r2, r2
 800142c:	701a      	strb	r2, [r3, #0]
 800142e:	4b2e      	ldr	r3, [pc, #184]	; (80014e8 <PRE_UPSHIFT_Run+0xe8>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	2201      	movs	r2, #1
 8001434:	705a      	strb	r2, [r3, #1]
 8001436:	e008      	b.n	800144a <PRE_UPSHIFT_Run+0x4a>
	}
	else { ClearControlError(NEUTRAL_TO_FIRST_WITH_NO_CLUTCH); }
 8001438:	4b2b      	ldr	r3, [pc, #172]	; (80014e8 <PRE_UPSHIFT_Run+0xe8>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	781a      	ldrb	r2, [r3, #0]
 800143e:	4b2a      	ldr	r3, [pc, #168]	; (80014e8 <PRE_UPSHIFT_Run+0xe8>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f022 0202 	bic.w	r2, r2, #2
 8001446:	b2d2      	uxtb	r2, r2
 8001448:	701a      	strb	r2, [r3, #0]

	if(MyInputs->nEngine < nEngineUpShiftMap[MyInputs->NGear] && !MyInputs->BnEngineInError) {									// trying to shift up with too low rpm
 800144a:	4b26      	ldr	r3, [pc, #152]	; (80014e4 <PRE_UPSHIFT_Run+0xe4>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f9b3 3072 	ldrsh.w	r3, [r3, #114]	; 0x72
 8001452:	461a      	mov	r2, r3
 8001454:	4b23      	ldr	r3, [pc, #140]	; (80014e4 <PRE_UPSHIFT_Run+0xe4>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800145c:	4619      	mov	r1, r3
 800145e:	4b23      	ldr	r3, [pc, #140]	; (80014ec <PRE_UPSHIFT_Run+0xec>)
 8001460:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8001464:	429a      	cmp	r2, r3
 8001466:	da13      	bge.n	8001490 <PRE_UPSHIFT_Run+0x90>
 8001468:	4b1e      	ldr	r3, [pc, #120]	; (80014e4 <PRE_UPSHIFT_Run+0xe4>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 8001470:	2b00      	cmp	r3, #0
 8001472:	d10d      	bne.n	8001490 <PRE_UPSHIFT_Run+0x90>
		RaiseControlError(RPM_ILLEGAL_FOR_UPSHIFT);
 8001474:	4b1c      	ldr	r3, [pc, #112]	; (80014e8 <PRE_UPSHIFT_Run+0xe8>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	781a      	ldrb	r2, [r3, #0]
 800147a:	4b1b      	ldr	r3, [pc, #108]	; (80014e8 <PRE_UPSHIFT_Run+0xe8>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f042 0208 	orr.w	r2, r2, #8
 8001482:	b2d2      	uxtb	r2, r2
 8001484:	701a      	strb	r2, [r3, #0]
 8001486:	4b18      	ldr	r3, [pc, #96]	; (80014e8 <PRE_UPSHIFT_Run+0xe8>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2203      	movs	r2, #3
 800148c:	705a      	strb	r2, [r3, #1]
 800148e:	e008      	b.n	80014a2 <PRE_UPSHIFT_Run+0xa2>
	}
	else { ClearControlError(RPM_ILLEGAL_FOR_UPSHIFT); }
 8001490:	4b15      	ldr	r3, [pc, #84]	; (80014e8 <PRE_UPSHIFT_Run+0xe8>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	781a      	ldrb	r2, [r3, #0]
 8001496:	4b14      	ldr	r3, [pc, #80]	; (80014e8 <PRE_UPSHIFT_Run+0xe8>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f022 0208 	bic.w	r2, r2, #8
 800149e:	b2d2      	uxtb	r2, r2
 80014a0:	701a      	strb	r2, [r3, #0]

	if(MyInputs->NGear + 1 > MAX_GEAR)	{																					// trying to shift up after last gear
 80014a2:	4b10      	ldr	r3, [pc, #64]	; (80014e4 <PRE_UPSHIFT_Run+0xe4>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80014aa:	2b04      	cmp	r3, #4
 80014ac:	d90d      	bls.n	80014ca <PRE_UPSHIFT_Run+0xca>
		RaiseControlError(TARGET_GEAR_EXCEEDS_MAX);
 80014ae:	4b0e      	ldr	r3, [pc, #56]	; (80014e8 <PRE_UPSHIFT_Run+0xe8>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	781a      	ldrb	r2, [r3, #0]
 80014b4:	4b0c      	ldr	r3, [pc, #48]	; (80014e8 <PRE_UPSHIFT_Run+0xe8>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f042 0210 	orr.w	r2, r2, #16
 80014bc:	b2d2      	uxtb	r2, r2
 80014be:	701a      	strb	r2, [r3, #0]
 80014c0:	4b09      	ldr	r3, [pc, #36]	; (80014e8 <PRE_UPSHIFT_Run+0xe8>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	2204      	movs	r2, #4
 80014c6:	705a      	strb	r2, [r3, #1]
	}
	else { ClearControlError(TARGET_GEAR_EXCEEDS_MAX); }
}
 80014c8:	e008      	b.n	80014dc <PRE_UPSHIFT_Run+0xdc>
	else { ClearControlError(TARGET_GEAR_EXCEEDS_MAX); }
 80014ca:	4b07      	ldr	r3, [pc, #28]	; (80014e8 <PRE_UPSHIFT_Run+0xe8>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	781a      	ldrb	r2, [r3, #0]
 80014d0:	4b05      	ldr	r3, [pc, #20]	; (80014e8 <PRE_UPSHIFT_Run+0xe8>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f022 0210 	bic.w	r2, r2, #16
 80014d8:	b2d2      	uxtb	r2, r2
 80014da:	701a      	strb	r2, [r3, #0]
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	bc80      	pop	{r7}
 80014e2:	4770      	bx	lr
 80014e4:	20000028 	.word	0x20000028
 80014e8:	2000002c 	.word	0x2000002c
 80014ec:	08007004 	.word	0x08007004

080014f0 <PRE_DNSHIFT_Entry>:



void PRE_DNSHIFT_Entry(void) {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
	NPreviousState = NCurrentState;
 80014f4:	4b06      	ldr	r3, [pc, #24]	; (8001510 <PRE_DNSHIFT_Entry+0x20>)
 80014f6:	781a      	ldrb	r2, [r3, #0]
 80014f8:	4b06      	ldr	r3, [pc, #24]	; (8001514 <PRE_DNSHIFT_Entry+0x24>)
 80014fa:	701a      	strb	r2, [r3, #0]
	NCurrentState = PRE_DNSHIFT_STATE;
 80014fc:	4b04      	ldr	r3, [pc, #16]	; (8001510 <PRE_DNSHIFT_Entry+0x20>)
 80014fe:	2202      	movs	r2, #2
 8001500:	701a      	strb	r2, [r3, #0]

	tPreShiftTimer = HAL_GetTick();
 8001502:	f001 ffe1 	bl	80034c8 <HAL_GetTick>
 8001506:	4603      	mov	r3, r0
 8001508:	4a03      	ldr	r2, [pc, #12]	; (8001518 <PRE_DNSHIFT_Entry+0x28>)
 800150a:	6013      	str	r3, [r2, #0]
}
 800150c:	bf00      	nop
 800150e:	bd80      	pop	{r7, pc}
 8001510:	20000030 	.word	0x20000030
 8001514:	20000031 	.word	0x20000031
 8001518:	20000038 	.word	0x20000038

0800151c <PRE_DNSHIFT_Exit>:
void PRE_DNSHIFT_Exit(void) {
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0

}
 8001520:	bf00      	nop
 8001522:	46bd      	mov	sp, r7
 8001524:	bc80      	pop	{r7}
 8001526:	4770      	bx	lr

08001528 <PRE_DNSHIFT_Event>:
void PRE_DNSHIFT_Event(void) {
 8001528:	b598      	push	{r3, r4, r7, lr}
 800152a:	af00      	add	r7, sp, #0

	if(CheckFaults(MyInputs)) {
 800152c:	4b21      	ldr	r3, [pc, #132]	; (80015b4 <PRE_DNSHIFT_Event+0x8c>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4618      	mov	r0, r3
 8001532:	f000 fecb 	bl	80022cc <CheckFaults>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d004      	beq.n	8001546 <PRE_DNSHIFT_Event+0x1e>
		PRE_DNSHIFT_Exit();
 800153c:	f7ff ffee 	bl	800151c <PRE_DNSHIFT_Exit>
		ERROR_Entry();
 8001540:	f000 f994 	bl	800186c <ERROR_Entry>
		return;
 8001544:	e035      	b.n	80015b2 <PRE_DNSHIFT_Event+0x8a>
	}

	// if all ok we define the shifting targets and move on
	if(!MyOutputs->NControlErrorStatus) {
 8001546:	4b1c      	ldr	r3, [pc, #112]	; (80015b8 <PRE_DNSHIFT_Event+0x90>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d11d      	bne.n	800158c <PRE_DNSHIFT_Event+0x64>
		MyOutputs->NGearTarget = MyInputs->NGear - 1;												// we go to the previous gear
 8001550:	4b18      	ldr	r3, [pc, #96]	; (80015b4 <PRE_DNSHIFT_Event+0x8c>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8001558:	4b17      	ldr	r3, [pc, #92]	; (80015b8 <PRE_DNSHIFT_Event+0x90>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	3a01      	subs	r2, #1
 800155e:	b2d2      	uxtb	r2, r2
 8001560:	70da      	strb	r2, [r3, #3]

		if(CLUTCH_ACTUATION_DURING_DNSHIFT || MyOutputs->BOverrideActuateClutchOnDnShift) {		// we check for clutch strategy during shift
			MyOutputs->xClutchTargetShift = xClutchTargetDnShiftMap[MyInputs->NGear];
 8001562:	4b14      	ldr	r3, [pc, #80]	; (80015b4 <PRE_DNSHIFT_Event+0x8c>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800156a:	4619      	mov	r1, r3
 800156c:	4b12      	ldr	r3, [pc, #72]	; (80015b8 <PRE_DNSHIFT_Event+0x90>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a12      	ldr	r2, [pc, #72]	; (80015bc <PRE_DNSHIFT_Event+0x94>)
 8001572:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8001576:	819a      	strh	r2, [r3, #12]
			MyOutputs->BOverrideActuateClutchOnDnShift = 0; 									// reset the strat for the next gear
 8001578:	4b0f      	ldr	r3, [pc, #60]	; (80015b8 <PRE_DNSHIFT_Event+0x90>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	2200      	movs	r2, #0
 800157e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			MyOutputs->xClutchTargetShift = 0;
		}

		if(ALLOW_SPARK_CUT_ON_DN_SHIFT) MyOutputs->BSparkCut = 1;

		PRE_DNSHIFT_Exit();
 8001582:	f7ff ffcb 	bl	800151c <PRE_DNSHIFT_Exit>
		SHIFTING_Entry();
 8001586:	f000 f895 	bl	80016b4 <SHIFTING_Entry>
		return;
 800158a:	e012      	b.n	80015b2 <PRE_DNSHIFT_Event+0x8a>
	}

	// we check for control errors and if present after the time threshold, we abort
	if(MyOutputs->NControlErrorStatus && (tPreShiftTimer + PRE_DNSHIFT_THRESHOLD_TIME) <= HAL_GetTick()) {
 800158c:	4b0a      	ldr	r3, [pc, #40]	; (80015b8 <PRE_DNSHIFT_Event+0x90>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d00d      	beq.n	80015b2 <PRE_DNSHIFT_Event+0x8a>
 8001596:	4b0a      	ldr	r3, [pc, #40]	; (80015c0 <PRE_DNSHIFT_Event+0x98>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f503 7496 	add.w	r4, r3, #300	; 0x12c
 800159e:	f001 ff93 	bl	80034c8 <HAL_GetTick>
 80015a2:	4603      	mov	r3, r0
 80015a4:	429c      	cmp	r4, r3
 80015a6:	d804      	bhi.n	80015b2 <PRE_DNSHIFT_Event+0x8a>
		PRE_DNSHIFT_Exit();
 80015a8:	f7ff ffb8 	bl	800151c <PRE_DNSHIFT_Exit>
		ERROR_Entry();
 80015ac:	f000 f95e 	bl	800186c <ERROR_Entry>
		return;
 80015b0:	bf00      	nop
	}

}
 80015b2:	bd98      	pop	{r3, r4, r7, pc}
 80015b4:	20000028 	.word	0x20000028
 80015b8:	2000002c 	.word	0x2000002c
 80015bc:	08007030 	.word	0x08007030
 80015c0:	20000038 	.word	0x20000038

080015c4 <PRE_DNSHIFT_Run>:
void PRE_DNSHIFT_Run(void) {
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0

	if(MyInputs->NGear == 1 && MyInputs->rClutchPaddle <= CLUTCH_PADDLE_THRESHOLD_FOR_FIRST && !ALLOW_NEUTRAL_WITHOUT_CLUTCH) {	// trying to put neutral gear without clutch
 80015c8:	4b37      	ldr	r3, [pc, #220]	; (80016a8 <PRE_DNSHIFT_Run+0xe4>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	d113      	bne.n	80015fc <PRE_DNSHIFT_Run+0x38>
 80015d4:	4b34      	ldr	r3, [pc, #208]	; (80016a8 <PRE_DNSHIFT_Run+0xe4>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f993 306d 	ldrsb.w	r3, [r3, #109]	; 0x6d
 80015dc:	2b5a      	cmp	r3, #90	; 0x5a
 80015de:	dc0d      	bgt.n	80015fc <PRE_DNSHIFT_Run+0x38>
		RaiseControlError(FIRST_TO_NEUTRAL_WITH_NO_CLUTCH);
 80015e0:	4b32      	ldr	r3, [pc, #200]	; (80016ac <PRE_DNSHIFT_Run+0xe8>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	781a      	ldrb	r2, [r3, #0]
 80015e6:	4b31      	ldr	r3, [pc, #196]	; (80016ac <PRE_DNSHIFT_Run+0xe8>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f042 0204 	orr.w	r2, r2, #4
 80015ee:	b2d2      	uxtb	r2, r2
 80015f0:	701a      	strb	r2, [r3, #0]
 80015f2:	4b2e      	ldr	r3, [pc, #184]	; (80016ac <PRE_DNSHIFT_Run+0xe8>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	2202      	movs	r2, #2
 80015f8:	705a      	strb	r2, [r3, #1]
 80015fa:	e008      	b.n	800160e <PRE_DNSHIFT_Run+0x4a>
	}
	else { ClearControlError(FIRST_TO_NEUTRAL_WITH_NO_CLUTCH); }
 80015fc:	4b2b      	ldr	r3, [pc, #172]	; (80016ac <PRE_DNSHIFT_Run+0xe8>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	781a      	ldrb	r2, [r3, #0]
 8001602:	4b2a      	ldr	r3, [pc, #168]	; (80016ac <PRE_DNSHIFT_Run+0xe8>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f022 0204 	bic.w	r2, r2, #4
 800160a:	b2d2      	uxtb	r2, r2
 800160c:	701a      	strb	r2, [r3, #0]

	if(MyInputs->nEngine > nEngineDnShiftMap[MyInputs->NGear] && !MyInputs->BnEngineInError) {									// trying to shift down with too high rpm
 800160e:	4b26      	ldr	r3, [pc, #152]	; (80016a8 <PRE_DNSHIFT_Run+0xe4>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f9b3 3072 	ldrsh.w	r3, [r3, #114]	; 0x72
 8001616:	461a      	mov	r2, r3
 8001618:	4b23      	ldr	r3, [pc, #140]	; (80016a8 <PRE_DNSHIFT_Run+0xe4>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001620:	4619      	mov	r1, r3
 8001622:	4b23      	ldr	r3, [pc, #140]	; (80016b0 <PRE_DNSHIFT_Run+0xec>)
 8001624:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8001628:	429a      	cmp	r2, r3
 800162a:	dd13      	ble.n	8001654 <PRE_DNSHIFT_Run+0x90>
 800162c:	4b1e      	ldr	r3, [pc, #120]	; (80016a8 <PRE_DNSHIFT_Run+0xe4>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 8001634:	2b00      	cmp	r3, #0
 8001636:	d10d      	bne.n	8001654 <PRE_DNSHIFT_Run+0x90>
		RaiseControlError(RPM_ILLEGAL_FOR_DNSHIFT);
 8001638:	4b1c      	ldr	r3, [pc, #112]	; (80016ac <PRE_DNSHIFT_Run+0xe8>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	781a      	ldrb	r2, [r3, #0]
 800163e:	4b1b      	ldr	r3, [pc, #108]	; (80016ac <PRE_DNSHIFT_Run+0xe8>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f042 0220 	orr.w	r2, r2, #32
 8001646:	b2d2      	uxtb	r2, r2
 8001648:	701a      	strb	r2, [r3, #0]
 800164a:	4b18      	ldr	r3, [pc, #96]	; (80016ac <PRE_DNSHIFT_Run+0xe8>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	2205      	movs	r2, #5
 8001650:	705a      	strb	r2, [r3, #1]
 8001652:	e008      	b.n	8001666 <PRE_DNSHIFT_Run+0xa2>
	}
	else { ClearControlError(RPM_ILLEGAL_FOR_DNSHIFT); }
 8001654:	4b15      	ldr	r3, [pc, #84]	; (80016ac <PRE_DNSHIFT_Run+0xe8>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	781a      	ldrb	r2, [r3, #0]
 800165a:	4b14      	ldr	r3, [pc, #80]	; (80016ac <PRE_DNSHIFT_Run+0xe8>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f022 0220 	bic.w	r2, r2, #32
 8001662:	b2d2      	uxtb	r2, r2
 8001664:	701a      	strb	r2, [r3, #0]

	if(MyInputs->NGear == 0)	{																								// trying to shift down from neutral
 8001666:	4b10      	ldr	r3, [pc, #64]	; (80016a8 <PRE_DNSHIFT_Run+0xe4>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800166e:	2b00      	cmp	r3, #0
 8001670:	d10d      	bne.n	800168e <PRE_DNSHIFT_Run+0xca>
		RaiseControlError(TARGET_GEAR_LESS_THAN_NEUTRAL);
 8001672:	4b0e      	ldr	r3, [pc, #56]	; (80016ac <PRE_DNSHIFT_Run+0xe8>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	781a      	ldrb	r2, [r3, #0]
 8001678:	4b0c      	ldr	r3, [pc, #48]	; (80016ac <PRE_DNSHIFT_Run+0xe8>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001680:	b2d2      	uxtb	r2, r2
 8001682:	701a      	strb	r2, [r3, #0]
 8001684:	4b09      	ldr	r3, [pc, #36]	; (80016ac <PRE_DNSHIFT_Run+0xe8>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	2206      	movs	r2, #6
 800168a:	705a      	strb	r2, [r3, #1]
	}
	else { ClearControlError(TARGET_GEAR_LESS_THAN_NEUTRAL); }

}
 800168c:	e008      	b.n	80016a0 <PRE_DNSHIFT_Run+0xdc>
	else { ClearControlError(TARGET_GEAR_LESS_THAN_NEUTRAL); }
 800168e:	4b07      	ldr	r3, [pc, #28]	; (80016ac <PRE_DNSHIFT_Run+0xe8>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	781a      	ldrb	r2, [r3, #0]
 8001694:	4b05      	ldr	r3, [pc, #20]	; (80016ac <PRE_DNSHIFT_Run+0xe8>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800169c:	b2d2      	uxtb	r2, r2
 800169e:	701a      	strb	r2, [r3, #0]
}
 80016a0:	bf00      	nop
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bc80      	pop	{r7}
 80016a6:	4770      	bx	lr
 80016a8:	20000028 	.word	0x20000028
 80016ac:	2000002c 	.word	0x2000002c
 80016b0:	08007010 	.word	0x08007010

080016b4 <SHIFTING_Entry>:

void SHIFTING_Entry(void) {
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
	NPreviousState = NCurrentState;
 80016b8:	4b2e      	ldr	r3, [pc, #184]	; (8001774 <SHIFTING_Entry+0xc0>)
 80016ba:	781a      	ldrb	r2, [r3, #0]
 80016bc:	4b2e      	ldr	r3, [pc, #184]	; (8001778 <SHIFTING_Entry+0xc4>)
 80016be:	701a      	strb	r2, [r3, #0]
	NCurrentState = SHIFTING_STATE;
 80016c0:	4b2c      	ldr	r3, [pc, #176]	; (8001774 <SHIFTING_Entry+0xc0>)
 80016c2:	2203      	movs	r2, #3
 80016c4:	701a      	strb	r2, [r3, #0]

	if(NPreviousState == PRE_UPSHIFT_STATE) {
 80016c6:	4b2c      	ldr	r3, [pc, #176]	; (8001778 <SHIFTING_Entry+0xc4>)
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d11b      	bne.n	8001706 <SHIFTING_Entry+0x52>
		tShifterMaxTransitTime = tUpShift[MyInputs->NGear];
 80016ce:	4b2b      	ldr	r3, [pc, #172]	; (800177c <SHIFTING_Entry+0xc8>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80016d6:	461a      	mov	r2, r3
 80016d8:	4b29      	ldr	r3, [pc, #164]	; (8001780 <SHIFTING_Entry+0xcc>)
 80016da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016de:	4a29      	ldr	r2, [pc, #164]	; (8001784 <SHIFTING_Entry+0xd0>)
 80016e0:	6013      	str	r3, [r2, #0]
		NShiftRequest = Up;
 80016e2:	4b29      	ldr	r3, [pc, #164]	; (8001788 <SHIFTING_Entry+0xd4>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	701a      	strb	r2, [r3, #0]

		if(MyOutputs->NGearTarget == 1) {		// if going from neutral to 1st we need to actually downshift (it is how the gears work)
 80016e8:	4b28      	ldr	r3, [pc, #160]	; (800178c <SHIFTING_Entry+0xd8>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	78db      	ldrb	r3, [r3, #3]
 80016ee:	2b01      	cmp	r3, #1
 80016f0:	d104      	bne.n	80016fc <SHIFTING_Entry+0x48>
			MyOutputs->BDnShiftPortState = 1;
 80016f2:	4b26      	ldr	r3, [pc, #152]	; (800178c <SHIFTING_Entry+0xd8>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	2201      	movs	r2, #1
 80016f8:	749a      	strb	r2, [r3, #18]
 80016fa:	e034      	b.n	8001766 <SHIFTING_Entry+0xb2>
		}
		else {									// all other upshifts are normal
			MyOutputs->BUpShiftPortState = 1;
 80016fc:	4b23      	ldr	r3, [pc, #140]	; (800178c <SHIFTING_Entry+0xd8>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	2201      	movs	r2, #1
 8001702:	745a      	strb	r2, [r3, #17]
 8001704:	e02f      	b.n	8001766 <SHIFTING_Entry+0xb2>
		}

	}
	else if(NPreviousState == PRE_DNSHIFT_STATE) {
 8001706:	4b1c      	ldr	r3, [pc, #112]	; (8001778 <SHIFTING_Entry+0xc4>)
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	2b02      	cmp	r3, #2
 800170c:	d11b      	bne.n	8001746 <SHIFTING_Entry+0x92>
		tShifterMaxTransitTime = tDnShift[MyInputs->NGear];
 800170e:	4b1b      	ldr	r3, [pc, #108]	; (800177c <SHIFTING_Entry+0xc8>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001716:	461a      	mov	r2, r3
 8001718:	4b1d      	ldr	r3, [pc, #116]	; (8001790 <SHIFTING_Entry+0xdc>)
 800171a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800171e:	4a19      	ldr	r2, [pc, #100]	; (8001784 <SHIFTING_Entry+0xd0>)
 8001720:	6013      	str	r3, [r2, #0]
		NShiftRequest = Down;
 8001722:	4b19      	ldr	r3, [pc, #100]	; (8001788 <SHIFTING_Entry+0xd4>)
 8001724:	2201      	movs	r2, #1
 8001726:	701a      	strb	r2, [r3, #0]

		if(MyOutputs->NGearTarget == 0) {		// if going from 1st to neutral we need to actually upshift (it is how the gears work)
 8001728:	4b18      	ldr	r3, [pc, #96]	; (800178c <SHIFTING_Entry+0xd8>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	78db      	ldrb	r3, [r3, #3]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d104      	bne.n	800173c <SHIFTING_Entry+0x88>
			MyOutputs->BUpShiftPortState = 1;
 8001732:	4b16      	ldr	r3, [pc, #88]	; (800178c <SHIFTING_Entry+0xd8>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	2201      	movs	r2, #1
 8001738:	745a      	strb	r2, [r3, #17]
 800173a:	e014      	b.n	8001766 <SHIFTING_Entry+0xb2>
		}
		else {									// all other downshifts are normal
			MyOutputs->BDnShiftPortState = 1;
 800173c:	4b13      	ldr	r3, [pc, #76]	; (800178c <SHIFTING_Entry+0xd8>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2201      	movs	r2, #1
 8001742:	749a      	strb	r2, [r3, #18]
 8001744:	e00f      	b.n	8001766 <SHIFTING_Entry+0xb2>
		}

	}
	else {
		NCurrentState = Unknown;
 8001746:	4b0b      	ldr	r3, [pc, #44]	; (8001774 <SHIFTING_Entry+0xc0>)
 8001748:	2202      	movs	r2, #2
 800174a:	701a      	strb	r2, [r3, #0]
		RaiseControlError(SHIFT_TARGET_UNKNOWN);
 800174c:	4b0f      	ldr	r3, [pc, #60]	; (800178c <SHIFTING_Entry+0xd8>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	781a      	ldrb	r2, [r3, #0]
 8001752:	4b0e      	ldr	r3, [pc, #56]	; (800178c <SHIFTING_Entry+0xd8>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800175a:	b2d2      	uxtb	r2, r2
 800175c:	701a      	strb	r2, [r3, #0]
 800175e:	4b0b      	ldr	r3, [pc, #44]	; (800178c <SHIFTING_Entry+0xd8>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2207      	movs	r2, #7
 8001764:	705a      	strb	r2, [r3, #1]
	}

	tShiftTimer = HAL_GetTick();
 8001766:	f001 feaf 	bl	80034c8 <HAL_GetTick>
 800176a:	4603      	mov	r3, r0
 800176c:	4a09      	ldr	r2, [pc, #36]	; (8001794 <SHIFTING_Entry+0xe0>)
 800176e:	6013      	str	r3, [r2, #0]
}
 8001770:	bf00      	nop
 8001772:	bd80      	pop	{r7, pc}
 8001774:	20000030 	.word	0x20000030
 8001778:	20000031 	.word	0x20000031
 800177c:	20000028 	.word	0x20000028
 8001780:	0800703c 	.word	0x0800703c
 8001784:	20000040 	.word	0x20000040
 8001788:	20000032 	.word	0x20000032
 800178c:	2000002c 	.word	0x2000002c
 8001790:	08007050 	.word	0x08007050
 8001794:	2000003c 	.word	0x2000003c

08001798 <SHIFTING_Exit>:
void SHIFTING_Exit(void) {
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0

}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	bc80      	pop	{r7}
 80017a2:	4770      	bx	lr

080017a4 <SHIFTING_Event>:
void SHIFTING_Event(void) {
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0

	if(CheckFaults(MyInputs)) {
 80017a8:	4b0d      	ldr	r3, [pc, #52]	; (80017e0 <SHIFTING_Event+0x3c>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4618      	mov	r0, r3
 80017ae:	f000 fd8d 	bl	80022cc <CheckFaults>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d004      	beq.n	80017c2 <SHIFTING_Event+0x1e>
		SHIFTING_Exit();
 80017b8:	f7ff ffee 	bl	8001798 <SHIFTING_Exit>
		ERROR_Entry();
 80017bc:	f000 f856 	bl	800186c <ERROR_Entry>
		return;
 80017c0:	e00d      	b.n	80017de <SHIFTING_Event+0x3a>
	}

	// TODO: keep checking for control errors


	if((tShiftTimer + tShifterMaxTransitTime) < tControllerTimmer) {	// the max time for the gear has expired
 80017c2:	4b08      	ldr	r3, [pc, #32]	; (80017e4 <SHIFTING_Event+0x40>)
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	4b08      	ldr	r3, [pc, #32]	; (80017e8 <SHIFTING_Event+0x44>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	441a      	add	r2, r3
 80017cc:	4b07      	ldr	r3, [pc, #28]	; (80017ec <SHIFTING_Event+0x48>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d204      	bcs.n	80017de <SHIFTING_Event+0x3a>
		// go out and determine if the shift was completed or not
		SHIFTING_Exit();
 80017d4:	f7ff ffe0 	bl	8001798 <SHIFTING_Exit>
		POSTSHIFT_Entry();
 80017d8:	f000 f810 	bl	80017fc <POSTSHIFT_Entry>
		return;
 80017dc:	bf00      	nop
	}

}
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	20000028 	.word	0x20000028
 80017e4:	2000003c 	.word	0x2000003c
 80017e8:	20000040 	.word	0x20000040
 80017ec:	20000034 	.word	0x20000034

080017f0 <SHIFTING_Run>:
void SHIFTING_Run(void) {
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
	// PID


	// FEED FORWARD

}
 80017f4:	bf00      	nop
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bc80      	pop	{r7}
 80017fa:	4770      	bx	lr

080017fc <POSTSHIFT_Entry>:


void POSTSHIFT_Entry(void) {
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
	NPreviousState = NCurrentState;
 8001800:	4b0d      	ldr	r3, [pc, #52]	; (8001838 <POSTSHIFT_Entry+0x3c>)
 8001802:	781a      	ldrb	r2, [r3, #0]
 8001804:	4b0d      	ldr	r3, [pc, #52]	; (800183c <POSTSHIFT_Entry+0x40>)
 8001806:	701a      	strb	r2, [r3, #0]
	NCurrentState = POSTSHIFT_STATE;
 8001808:	4b0b      	ldr	r3, [pc, #44]	; (8001838 <POSTSHIFT_Entry+0x3c>)
 800180a:	2204      	movs	r2, #4
 800180c:	701a      	strb	r2, [r3, #0]

	// reset all actuator states
	MyOutputs->BUpShiftPortState = 0;
 800180e:	4b0c      	ldr	r3, [pc, #48]	; (8001840 <POSTSHIFT_Entry+0x44>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	2200      	movs	r2, #0
 8001814:	745a      	strb	r2, [r3, #17]
	MyOutputs->BDnShiftPortState = 0;
 8001816:	4b0a      	ldr	r3, [pc, #40]	; (8001840 <POSTSHIFT_Entry+0x44>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	2200      	movs	r2, #0
 800181c:	749a      	strb	r2, [r3, #18]

	// reset all control variables for the next actuation
	MyOutputs->xClutchTargetShift = 0;
 800181e:	4b08      	ldr	r3, [pc, #32]	; (8001840 <POSTSHIFT_Entry+0x44>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	2200      	movs	r2, #0
 8001824:	819a      	strh	r2, [r3, #12]
	MyOutputs->BSparkCut = 0;
 8001826:	4b06      	ldr	r3, [pc, #24]	; (8001840 <POSTSHIFT_Entry+0x44>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	2200      	movs	r2, #0
 800182c:	f883 2020 	strb.w	r2, [r3, #32]

}
 8001830:	bf00      	nop
 8001832:	46bd      	mov	sp, r7
 8001834:	bc80      	pop	{r7}
 8001836:	4770      	bx	lr
 8001838:	20000030 	.word	0x20000030
 800183c:	20000031 	.word	0x20000031
 8001840:	2000002c 	.word	0x2000002c

08001844 <POSTSHIFT_Exit>:
void POSTSHIFT_Exit(void) {
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0

	// TODO: probably here we need to set the MyOutputs->NGear = MyInputs->NGear

}
 8001848:	bf00      	nop
 800184a:	46bd      	mov	sp, r7
 800184c:	bc80      	pop	{r7}
 800184e:	4770      	bx	lr

08001850 <POSTSHIFT_Event>:
void POSTSHIFT_Event(void) {
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0


	// think about the condition
	POSTSHIFT_Exit();
 8001854:	f7ff fff6 	bl	8001844 <POSTSHIFT_Exit>
	IDLE_Entry();
 8001858:	f7ff fd0e 	bl	8001278 <IDLE_Entry>
	return;
 800185c:	bf00      	nop
	// remember return in all functions
}
 800185e:	bd80      	pop	{r7, pc}

08001860 <POSTSHIFT_Run>:
void POSTSHIFT_Run(void) {
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0

}
 8001864:	bf00      	nop
 8001866:	46bd      	mov	sp, r7
 8001868:	bc80      	pop	{r7}
 800186a:	4770      	bx	lr

0800186c <ERROR_Entry>:


void ERROR_Entry(void) {
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
	NPreviousState = NCurrentState;
 8001870:	4b05      	ldr	r3, [pc, #20]	; (8001888 <ERROR_Entry+0x1c>)
 8001872:	781a      	ldrb	r2, [r3, #0]
 8001874:	4b05      	ldr	r3, [pc, #20]	; (800188c <ERROR_Entry+0x20>)
 8001876:	701a      	strb	r2, [r3, #0]
	NCurrentState = ERROR_STATE;
 8001878:	4b03      	ldr	r3, [pc, #12]	; (8001888 <ERROR_Entry+0x1c>)
 800187a:	2205      	movs	r2, #5
 800187c:	701a      	strb	r2, [r3, #0]

	// TODO: evaluate if it is correct to stop all output actions here...maybe not
	// clutch should always work... if we entere here during an actuation, not sure if it is correct to interrupt it
}
 800187e:	bf00      	nop
 8001880:	46bd      	mov	sp, r7
 8001882:	bc80      	pop	{r7}
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	20000030 	.word	0x20000030
 800188c:	20000031 	.word	0x20000031

08001890 <ERROR_Exit>:

void ERROR_Exit(void) {
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0

}
 8001894:	bf00      	nop
 8001896:	46bd      	mov	sp, r7
 8001898:	bc80      	pop	{r7}
 800189a:	4770      	bx	lr

0800189c <ERROR_Event>:
void ERROR_Event(void) {
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0

	// check that all faults are cleared
	if(!CheckFaults(MyInputs)) {
 80018a0:	4b06      	ldr	r3, [pc, #24]	; (80018bc <ERROR_Event+0x20>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4618      	mov	r0, r3
 80018a6:	f000 fd11 	bl	80022cc <CheckFaults>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d104      	bne.n	80018ba <ERROR_Event+0x1e>
		ERROR_Exit();
 80018b0:	f7ff ffee 	bl	8001890 <ERROR_Exit>
		IDLE_Entry();
 80018b4:	f7ff fce0 	bl	8001278 <IDLE_Entry>
		return;
 80018b8:	bf00      	nop
	// TODO: it must not be completely blocking to be able to comeback from an error.
	// the concept is to keep a counter for the number of errors of each type and after a certain point come back and continue normal running with less features
	// check that all control errors are cleared
	// and do not zero the logged error status
	// remember return in all functions
}
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	20000028 	.word	0x20000028

080018c0 <ERROR_Run>:
void ERROR_Run(void) {
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0

	MyOutputs->NControlErrorStatus = 0;
 80018c4:	4b03      	ldr	r3, [pc, #12]	; (80018d4 <ERROR_Run+0x14>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	2200      	movs	r2, #0
 80018ca:	701a      	strb	r2, [r3, #0]
//		MyOutputs->NControlErrorStatusLogged = MyOutputs->NControlErrorStatus;
//	}

	// TODO: find a way to read the Control Errors and then reset them in order to clear them for the next cycle

}
 80018cc:	bf00      	nop
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bc80      	pop	{r7}
 80018d2:	4770      	bx	lr
 80018d4:	2000002c 	.word	0x2000002c

080018d8 <ReadInputs>:

// private functions declaration
uint8_t calculateActualNGear(uint16_t NGear, uint16_t NGearRaw);
uint16_t MyHalfBufferAverage(uint16_t *buffer, uint16_t halfsize, uint8_t side, uint8_t offset);

void ReadInputs(InputStruct *inputs){
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af02      	add	r7, sp, #8
 80018de:	6078      	str	r0, [r7, #4]

	// Reset events
	inputs->nEventStatus = 0;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2200      	movs	r2, #0
 80018e4:	601a      	str	r2, [r3, #0]

    tCurrent = HAL_GetTick();
 80018e6:	f001 fdef 	bl	80034c8 <HAL_GetTick>
 80018ea:	4603      	mov	r3, r0
 80018ec:	4ac2      	ldr	r2, [pc, #776]	; (8001bf8 <ReadInputs+0x320>)
 80018ee:	6013      	str	r3, [r2, #0]

	// ---------------------------------------------------------------------------------------------------
	//Analog Inputs

	//ADC Averaging
	inputs->NADCChannel01Raw = MyHalfBufferAverage(adcRawValue, ADC_BUFFER_HALF_SIZE, NAdcBufferSide, 0);
 80018f0:	4bc2      	ldr	r3, [pc, #776]	; (8001bfc <ReadInputs+0x324>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	b2da      	uxtb	r2, r3
 80018f6:	2300      	movs	r3, #0
 80018f8:	f44f 6109 	mov.w	r1, #2192	; 0x890
 80018fc:	48c0      	ldr	r0, [pc, #768]	; (8001c00 <ReadInputs+0x328>)
 80018fe:	f000 fd95 	bl	800242c <MyHalfBufferAverage>
 8001902:	4603      	mov	r3, r0
 8001904:	461a      	mov	r2, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	851a      	strh	r2, [r3, #40]	; 0x28
	inputs->NADCChannel02Raw = MyHalfBufferAverage(adcRawValue, ADC_BUFFER_HALF_SIZE, NAdcBufferSide, 1);
 800190a:	4bbc      	ldr	r3, [pc, #752]	; (8001bfc <ReadInputs+0x324>)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	b2da      	uxtb	r2, r3
 8001910:	2301      	movs	r3, #1
 8001912:	f44f 6109 	mov.w	r1, #2192	; 0x890
 8001916:	48ba      	ldr	r0, [pc, #744]	; (8001c00 <ReadInputs+0x328>)
 8001918:	f000 fd88 	bl	800242c <MyHalfBufferAverage>
 800191c:	4603      	mov	r3, r0
 800191e:	461a      	mov	r2, r3
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	855a      	strh	r2, [r3, #42]	; 0x2a
	inputs->NADCChannel03Raw = MyHalfBufferAverage(adcRawValue, ADC_BUFFER_HALF_SIZE, NAdcBufferSide, 2);
 8001924:	4bb5      	ldr	r3, [pc, #724]	; (8001bfc <ReadInputs+0x324>)
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	b2da      	uxtb	r2, r3
 800192a:	2302      	movs	r3, #2
 800192c:	f44f 6109 	mov.w	r1, #2192	; 0x890
 8001930:	48b3      	ldr	r0, [pc, #716]	; (8001c00 <ReadInputs+0x328>)
 8001932:	f000 fd7b 	bl	800242c <MyHalfBufferAverage>
 8001936:	4603      	mov	r3, r0
 8001938:	461a      	mov	r2, r3
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	859a      	strh	r2, [r3, #44]	; 0x2c
	inputs->NADCChannel04Raw = MyHalfBufferAverage(adcRawValue, ADC_BUFFER_HALF_SIZE, NAdcBufferSide, 3);
 800193e:	4baf      	ldr	r3, [pc, #700]	; (8001bfc <ReadInputs+0x324>)
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	b2da      	uxtb	r2, r3
 8001944:	2303      	movs	r3, #3
 8001946:	f44f 6109 	mov.w	r1, #2192	; 0x890
 800194a:	48ad      	ldr	r0, [pc, #692]	; (8001c00 <ReadInputs+0x328>)
 800194c:	f000 fd6e 	bl	800242c <MyHalfBufferAverage>
 8001950:	4603      	mov	r3, r0
 8001952:	461a      	mov	r2, r3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	85da      	strh	r2, [r3, #46]	; 0x2e
	inputs->NADCChannel06Raw = MyHalfBufferAverage(adcRawValue, ADC_BUFFER_HALF_SIZE, NAdcBufferSide, 4);
 8001958:	4ba8      	ldr	r3, [pc, #672]	; (8001bfc <ReadInputs+0x324>)
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	b2da      	uxtb	r2, r3
 800195e:	2304      	movs	r3, #4
 8001960:	f44f 6109 	mov.w	r1, #2192	; 0x890
 8001964:	48a6      	ldr	r0, [pc, #664]	; (8001c00 <ReadInputs+0x328>)
 8001966:	f000 fd61 	bl	800242c <MyHalfBufferAverage>
 800196a:	4603      	mov	r3, r0
 800196c:	461a      	mov	r2, r3
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	865a      	strh	r2, [r3, #50]	; 0x32
	inputs->NADCChannel05Raw = MyHalfBufferAverage(adcRawValue, ADC_BUFFER_HALF_SIZE, NAdcBufferSide, 5);
 8001972:	4ba2      	ldr	r3, [pc, #648]	; (8001bfc <ReadInputs+0x324>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	b2da      	uxtb	r2, r3
 8001978:	2305      	movs	r3, #5
 800197a:	f44f 6109 	mov.w	r1, #2192	; 0x890
 800197e:	48a0      	ldr	r0, [pc, #640]	; (8001c00 <ReadInputs+0x328>)
 8001980:	f000 fd54 	bl	800242c <MyHalfBufferAverage>
 8001984:	4603      	mov	r3, r0
 8001986:	461a      	mov	r2, r3
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	861a      	strh	r2, [r3, #48]	; 0x30
	inputs->NADCChannel08Raw = MyHalfBufferAverage(adcRawValue, ADC_BUFFER_HALF_SIZE, NAdcBufferSide, 6);
 800198c:	4b9b      	ldr	r3, [pc, #620]	; (8001bfc <ReadInputs+0x324>)
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	b2da      	uxtb	r2, r3
 8001992:	2306      	movs	r3, #6
 8001994:	f44f 6109 	mov.w	r1, #2192	; 0x890
 8001998:	4899      	ldr	r0, [pc, #612]	; (8001c00 <ReadInputs+0x328>)
 800199a:	f000 fd47 	bl	800242c <MyHalfBufferAverage>
 800199e:	4603      	mov	r3, r0
 80019a0:	461a      	mov	r2, r3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	86da      	strh	r2, [r3, #54]	; 0x36
	inputs->NADCChannel07Raw = MyHalfBufferAverage(adcRawValue, ADC_BUFFER_HALF_SIZE, NAdcBufferSide, 7);
 80019a6:	4b95      	ldr	r3, [pc, #596]	; (8001bfc <ReadInputs+0x324>)
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	b2da      	uxtb	r2, r3
 80019ac:	2307      	movs	r3, #7
 80019ae:	f44f 6109 	mov.w	r1, #2192	; 0x890
 80019b2:	4893      	ldr	r0, [pc, #588]	; (8001c00 <ReadInputs+0x328>)
 80019b4:	f000 fd3a 	bl	800242c <MyHalfBufferAverage>
 80019b8:	4603      	mov	r3, r0
 80019ba:	461a      	mov	r2, r3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	869a      	strh	r2, [r3, #52]	; 0x34

	//Voltage Conversion
	inputs->VSHIFTERAnalog01 = (float)(inputs->NADCChannel01Raw * 3.3 / 4095.0);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7fe fd15 	bl	80003f4 <__aeabi_i2d>
 80019ca:	a387      	add	r3, pc, #540	; (adr r3, 8001be8 <ReadInputs+0x310>)
 80019cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d0:	f7fe fd7a 	bl	80004c8 <__aeabi_dmul>
 80019d4:	4602      	mov	r2, r0
 80019d6:	460b      	mov	r3, r1
 80019d8:	4610      	mov	r0, r2
 80019da:	4619      	mov	r1, r3
 80019dc:	a384      	add	r3, pc, #528	; (adr r3, 8001bf0 <ReadInputs+0x318>)
 80019de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019e2:	f7fe fe9b 	bl	800071c <__aeabi_ddiv>
 80019e6:	4602      	mov	r2, r0
 80019e8:	460b      	mov	r3, r1
 80019ea:	4610      	mov	r0, r2
 80019ec:	4619      	mov	r1, r3
 80019ee:	f7fe ffc5 	bl	800097c <__aeabi_d2f>
 80019f2:	4602      	mov	r2, r0
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	609a      	str	r2, [r3, #8]
	inputs->VSHIFTERAnalog02 = (float)(inputs->NADCChannel02Raw * 3.3 / 4095.0);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019fc:	4618      	mov	r0, r3
 80019fe:	f7fe fcf9 	bl	80003f4 <__aeabi_i2d>
 8001a02:	a379      	add	r3, pc, #484	; (adr r3, 8001be8 <ReadInputs+0x310>)
 8001a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a08:	f7fe fd5e 	bl	80004c8 <__aeabi_dmul>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	460b      	mov	r3, r1
 8001a10:	4610      	mov	r0, r2
 8001a12:	4619      	mov	r1, r3
 8001a14:	a376      	add	r3, pc, #472	; (adr r3, 8001bf0 <ReadInputs+0x318>)
 8001a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a1a:	f7fe fe7f 	bl	800071c <__aeabi_ddiv>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	460b      	mov	r3, r1
 8001a22:	4610      	mov	r0, r2
 8001a24:	4619      	mov	r1, r3
 8001a26:	f7fe ffa9 	bl	800097c <__aeabi_d2f>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	60da      	str	r2, [r3, #12]
	inputs->VSHIFTERAnalog03 = (float)(inputs->NADCChannel03Raw * 3.3 / 4095.0);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7fe fcdd 	bl	80003f4 <__aeabi_i2d>
 8001a3a:	a36b      	add	r3, pc, #428	; (adr r3, 8001be8 <ReadInputs+0x310>)
 8001a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a40:	f7fe fd42 	bl	80004c8 <__aeabi_dmul>
 8001a44:	4602      	mov	r2, r0
 8001a46:	460b      	mov	r3, r1
 8001a48:	4610      	mov	r0, r2
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	a368      	add	r3, pc, #416	; (adr r3, 8001bf0 <ReadInputs+0x318>)
 8001a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a52:	f7fe fe63 	bl	800071c <__aeabi_ddiv>
 8001a56:	4602      	mov	r2, r0
 8001a58:	460b      	mov	r3, r1
 8001a5a:	4610      	mov	r0, r2
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	f7fe ff8d 	bl	800097c <__aeabi_d2f>
 8001a62:	4602      	mov	r2, r0
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	611a      	str	r2, [r3, #16]
	inputs->VSHIFTERAnalog04 = (float)(inputs->NADCChannel04Raw * 3.3 / 4095.0);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7fe fcc1 	bl	80003f4 <__aeabi_i2d>
 8001a72:	a35d      	add	r3, pc, #372	; (adr r3, 8001be8 <ReadInputs+0x310>)
 8001a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a78:	f7fe fd26 	bl	80004c8 <__aeabi_dmul>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	460b      	mov	r3, r1
 8001a80:	4610      	mov	r0, r2
 8001a82:	4619      	mov	r1, r3
 8001a84:	a35a      	add	r3, pc, #360	; (adr r3, 8001bf0 <ReadInputs+0x318>)
 8001a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a8a:	f7fe fe47 	bl	800071c <__aeabi_ddiv>
 8001a8e:	4602      	mov	r2, r0
 8001a90:	460b      	mov	r3, r1
 8001a92:	4610      	mov	r0, r2
 8001a94:	4619      	mov	r1, r3
 8001a96:	f7fe ff71 	bl	800097c <__aeabi_d2f>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	615a      	str	r2, [r3, #20]
	inputs->VSHIFTERAnalog05 = (float)(inputs->NADCChannel05Raw * 3.3 / 4095.0);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7fe fca5 	bl	80003f4 <__aeabi_i2d>
 8001aaa:	a34f      	add	r3, pc, #316	; (adr r3, 8001be8 <ReadInputs+0x310>)
 8001aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ab0:	f7fe fd0a 	bl	80004c8 <__aeabi_dmul>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	460b      	mov	r3, r1
 8001ab8:	4610      	mov	r0, r2
 8001aba:	4619      	mov	r1, r3
 8001abc:	a34c      	add	r3, pc, #304	; (adr r3, 8001bf0 <ReadInputs+0x318>)
 8001abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ac2:	f7fe fe2b 	bl	800071c <__aeabi_ddiv>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	460b      	mov	r3, r1
 8001aca:	4610      	mov	r0, r2
 8001acc:	4619      	mov	r1, r3
 8001ace:	f7fe ff55 	bl	800097c <__aeabi_d2f>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	619a      	str	r2, [r3, #24]
	inputs->VSHIFTERAnalog06 = (float)(inputs->NADCChannel06Raw * 3.3 / 4095.0);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7fe fc89 	bl	80003f4 <__aeabi_i2d>
 8001ae2:	a341      	add	r3, pc, #260	; (adr r3, 8001be8 <ReadInputs+0x310>)
 8001ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae8:	f7fe fcee 	bl	80004c8 <__aeabi_dmul>
 8001aec:	4602      	mov	r2, r0
 8001aee:	460b      	mov	r3, r1
 8001af0:	4610      	mov	r0, r2
 8001af2:	4619      	mov	r1, r3
 8001af4:	a33e      	add	r3, pc, #248	; (adr r3, 8001bf0 <ReadInputs+0x318>)
 8001af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001afa:	f7fe fe0f 	bl	800071c <__aeabi_ddiv>
 8001afe:	4602      	mov	r2, r0
 8001b00:	460b      	mov	r3, r1
 8001b02:	4610      	mov	r0, r2
 8001b04:	4619      	mov	r1, r3
 8001b06:	f7fe ff39 	bl	800097c <__aeabi_d2f>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	61da      	str	r2, [r3, #28]
	inputs->VSHIFTERAnalog07 = (float)(inputs->NADCChannel07Raw * 3.3 / 4095.0);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7fe fc6d 	bl	80003f4 <__aeabi_i2d>
 8001b1a:	a333      	add	r3, pc, #204	; (adr r3, 8001be8 <ReadInputs+0x310>)
 8001b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b20:	f7fe fcd2 	bl	80004c8 <__aeabi_dmul>
 8001b24:	4602      	mov	r2, r0
 8001b26:	460b      	mov	r3, r1
 8001b28:	4610      	mov	r0, r2
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	a330      	add	r3, pc, #192	; (adr r3, 8001bf0 <ReadInputs+0x318>)
 8001b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b32:	f7fe fdf3 	bl	800071c <__aeabi_ddiv>
 8001b36:	4602      	mov	r2, r0
 8001b38:	460b      	mov	r3, r1
 8001b3a:	4610      	mov	r0, r2
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	f7fe ff1d 	bl	800097c <__aeabi_d2f>
 8001b42:	4602      	mov	r2, r0
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	621a      	str	r2, [r3, #32]
	inputs->VSHIFTERAnalog08 = (float)(inputs->NADCChannel08Raw * 3.3 / 4095.0);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7fe fc51 	bl	80003f4 <__aeabi_i2d>
 8001b52:	a325      	add	r3, pc, #148	; (adr r3, 8001be8 <ReadInputs+0x310>)
 8001b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b58:	f7fe fcb6 	bl	80004c8 <__aeabi_dmul>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	460b      	mov	r3, r1
 8001b60:	4610      	mov	r0, r2
 8001b62:	4619      	mov	r1, r3
 8001b64:	a322      	add	r3, pc, #136	; (adr r3, 8001bf0 <ReadInputs+0x318>)
 8001b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b6a:	f7fe fdd7 	bl	800071c <__aeabi_ddiv>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	460b      	mov	r3, r1
 8001b72:	4610      	mov	r0, r2
 8001b74:	4619      	mov	r1, r3
 8001b76:	f7fe ff01 	bl	800097c <__aeabi_d2f>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	625a      	str	r2, [r3, #36]	; 0x24

	// ---------------------------------------------------------------------------------------------------
	// NGear Conditioning

	// Analog Input
	inputs->VNGear = inputs->VSHIFTERAnalog04;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	695a      	ldr	r2, [r3, #20]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	63da      	str	r2, [r3, #60]	; 0x3c

	// mapping
	inputs->BNGearInError = My2DMapInterpolate(TOTAL_GEARS, NGearMap, inputs->VNGear, &(inputs->NGearRaw), VNGEAR_MARGIN_MIN, VNGEAR_MARGIN_MAX);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	3340      	adds	r3, #64	; 0x40
 8001b90:	491c      	ldr	r1, [pc, #112]	; (8001c04 <ReadInputs+0x32c>)
 8001b92:	9101      	str	r1, [sp, #4]
 8001b94:	491b      	ldr	r1, [pc, #108]	; (8001c04 <ReadInputs+0x32c>)
 8001b96:	9100      	str	r1, [sp, #0]
 8001b98:	491b      	ldr	r1, [pc, #108]	; (8001c08 <ReadInputs+0x330>)
 8001b9a:	2006      	movs	r0, #6
 8001b9c:	f000 fd06 	bl	80025ac <My2DMapInterpolate>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

	// TODO: think about checking the float NGear for +-0.2 to define false neutral

	// conditioning (round float to nearest integer)
	inputs->NGear = (uint8_t)round(inputs->NGearRaw);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7fe fc32 	bl	8000418 <__aeabi_f2d>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	4610      	mov	r0, r2
 8001bba:	4619      	mov	r1, r3
 8001bbc:	f005 f99e 	bl	8006efc <round>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	4610      	mov	r0, r2
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	f7fe feb8 	bl	800093c <__aeabi_d2uiz>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	b2da      	uxtb	r2, r3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

	// CLAMPING
	inputs->NGear = CLAMP(inputs->NGear, 0, MAX_GEAR);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001bdc:	2b05      	cmp	r3, #5
 8001bde:	bf28      	it	cs
 8001be0:	2305      	movcs	r3, #5
 8001be2:	e013      	b.n	8001c0c <ReadInputs+0x334>
 8001be4:	f3af 8000 	nop.w
 8001be8:	66666666 	.word	0x66666666
 8001bec:	400a6666 	.word	0x400a6666
 8001bf0:	00000000 	.word	0x00000000
 8001bf4:	40affe00 	.word	0x40affe00
 8001bf8:	20000048 	.word	0x20000048
 8001bfc:	20000068 	.word	0x20000068
 8001c00:	20000228 	.word	0x20000228
 8001c04:	3e4ccccd 	.word	0x3e4ccccd
 8001c08:	08007064 	.word	0x08007064
 8001c0c:	b2da      	uxtb	r2, r3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

	// check for errors
	if(inputs->BNGearInError) {
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d006      	beq.n	8001c2c <ReadInputs+0x354>
		RaiseFault(inputs, NGEAR_FAULT);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f043 0201 	orr.w	r2, r3, #1
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	605a      	str	r2, [r3, #4]
 8001c2a:	e005      	b.n	8001c38 <ReadInputs+0x360>
		// inputs->NGear = 1; // TODO: is it correct??? not sure. I would put 1 to be able trigger antistall and to be generic for all functions
	}
	else ClearFault(inputs, NGEAR_FAULT);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	f023 0201 	bic.w	r2, r3, #1
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	605a      	str	r2, [r3, #4]

	// ---------------------------------------------------------------------------------------------------
	// Steering Wheel Fitted Check

	if((tCANSteeringWheelLastSeen + STEERING_WHEEL_FITTED_INTERVAL) < tCurrent) {
 8001c38:	4b9f      	ldr	r3, [pc, #636]	; (8001eb8 <ReadInputs+0x5e0>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f503 72fa 	add.w	r2, r3, #500	; 0x1f4
 8001c40:	4b9e      	ldr	r3, [pc, #632]	; (8001ebc <ReadInputs+0x5e4>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d20a      	bcs.n	8001c5e <ReadInputs+0x386>
		inputs->BSteeringWheelFitted = 0;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
		RaiseFault(inputs, STEERING_WHEEL_FAULT);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	f043 0202 	orr.w	r2, r3, #2
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	605a      	str	r2, [r3, #4]
 8001c5c:	e009      	b.n	8001c72 <ReadInputs+0x39a>
	}
	else {
		inputs->BSteeringWheelFitted = 1;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2201      	movs	r2, #1
 8001c62:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
		ClearFault(inputs, STEERING_WHEEL_FAULT);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	f023 0202 	bic.w	r2, r3, #2
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	605a      	str	r2, [r3, #4]

	// ---------------------------------------------------------------------------------------------------
	// Clutch Paddle Conditioning

	// CAN Input
	inputs->BrClutchPaddleRawCANInError = BrClutchPaddleRawInErrorCAN;
 8001c72:	4b93      	ldr	r3, [pc, #588]	; (8001ec0 <ReadInputs+0x5e8>)
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	b25b      	sxtb	r3, r3
 8001c78:	b2da      	uxtb	r2, r3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
	inputs->rClutchPaddleRawCAN = rClutchPaddleRawCAN;
 8001c80:	4b90      	ldr	r3, [pc, #576]	; (8001ec4 <ReadInputs+0x5ec>)
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	b25a      	sxtb	r2, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

	// Analog Input & Mapping
	inputs->VrClutchPaddleRawAnalog = inputs->VSHIFTERAnalog01;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	689a      	ldr	r2, [r3, #8]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	665a      	str	r2, [r3, #100]	; 0x64
	inputs->BrClutchPaddleRawAnalogInError= My2DMapInterpolate(CLUTCH_PADDLE_MAP_SIZE, rClutchMap, inputs->VrClutchPaddleRawAnalog, &(inputs->rClutchPaddleRawAnalog), VrCLUTCH_MARGIN_MIN, VrCLUTCH_MARGIN_MAX);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	3368      	adds	r3, #104	; 0x68
 8001c9c:	498a      	ldr	r1, [pc, #552]	; (8001ec8 <ReadInputs+0x5f0>)
 8001c9e:	9101      	str	r1, [sp, #4]
 8001ca0:	4989      	ldr	r1, [pc, #548]	; (8001ec8 <ReadInputs+0x5f0>)
 8001ca2:	9100      	str	r1, [sp, #0]
 8001ca4:	4989      	ldr	r1, [pc, #548]	; (8001ecc <ReadInputs+0x5f4>)
 8001ca6:	2002      	movs	r0, #2
 8001ca8:	f000 fc80 	bl	80025ac <My2DMapInterpolate>
 8001cac:	4603      	mov	r3, r0
 8001cae:	461a      	mov	r2, r3
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61


	// Clutch Paddle Input Strategy
	if(inputs->BSteeringWheelFitted && !inputs->BrClutchPaddleRawCANInError) {
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d012      	beq.n	8001ce6 <ReadInputs+0x40e>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f893 305f 	ldrb.w	r3, [r3, #95]	; 0x5f
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d10d      	bne.n	8001ce6 <ReadInputs+0x40e>
		rClutchPaddleRaw = inputs->rClutchPaddleRawCAN;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f993 2060 	ldrsb.w	r2, [r3, #96]	; 0x60
 8001cd0:	4b7f      	ldr	r3, [pc, #508]	; (8001ed0 <ReadInputs+0x5f8>)
 8001cd2:	701a      	strb	r2, [r3, #0]
		inputs->NrClutchPaddleSource = CAN;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
		inputs->BrClutchPaddleInError = 0;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 8001ce4:	e030      	b.n	8001d48 <ReadInputs+0x470>

	}
	else if(!inputs->BrClutchPaddleRawAnalogInError) {
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d11d      	bne.n	8001d2c <ReadInputs+0x454>
		rClutchPaddleRaw = (int8_t)round(inputs->rClutchPaddleRawAnalog);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7fe fb8f 	bl	8000418 <__aeabi_f2d>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	4610      	mov	r0, r2
 8001d00:	4619      	mov	r1, r3
 8001d02:	f005 f8fb 	bl	8006efc <round>
 8001d06:	4602      	mov	r2, r0
 8001d08:	460b      	mov	r3, r1
 8001d0a:	4610      	mov	r0, r2
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	f7fe fded 	bl	80008ec <__aeabi_d2iz>
 8001d12:	4603      	mov	r3, r0
 8001d14:	b25a      	sxtb	r2, r3
 8001d16:	4b6e      	ldr	r3, [pc, #440]	; (8001ed0 <ReadInputs+0x5f8>)
 8001d18:	701a      	strb	r2, [r3, #0]
		inputs->NrClutchPaddleSource = Analog;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
		inputs->BrClutchPaddleInError = 0;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2200      	movs	r2, #0
 8001d26:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 8001d2a:	e00d      	b.n	8001d48 <ReadInputs+0x470>
	}
	else {
		inputs->BrClutchPaddleInError = 1;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2201      	movs	r2, #1
 8001d30:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
		rClutchPaddleRaw = (inputs->BEmergencyRequest == 1 ? 100 : 0);	// we use the extra button to fully press the clutch
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d101      	bne.n	8001d42 <ReadInputs+0x46a>
 8001d3e:	2264      	movs	r2, #100	; 0x64
 8001d40:	e000      	b.n	8001d44 <ReadInputs+0x46c>
 8001d42:	2200      	movs	r2, #0
 8001d44:	4b62      	ldr	r3, [pc, #392]	; (8001ed0 <ReadInputs+0x5f8>)
 8001d46:	701a      	strb	r2, [r3, #0]
	}

	// CLAMPING
	inputs->rClutchPaddle = CLAMP(rClutchPaddleRaw, CLUTCH_PADDLE_MIN, CLUTCH_PADDLE_MAX);
 8001d48:	4b61      	ldr	r3, [pc, #388]	; (8001ed0 <ReadInputs+0x5f8>)
 8001d4a:	f993 3000 	ldrsb.w	r3, [r3]
 8001d4e:	2b63      	cmp	r3, #99	; 0x63
 8001d50:	dc06      	bgt.n	8001d60 <ReadInputs+0x488>
 8001d52:	4b5f      	ldr	r3, [pc, #380]	; (8001ed0 <ReadInputs+0x5f8>)
 8001d54:	f993 3000 	ldrsb.w	r3, [r3]
 8001d58:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001d5c:	b25a      	sxtb	r2, r3
 8001d5e:	e000      	b.n	8001d62 <ReadInputs+0x48a>
 8001d60:	2264      	movs	r2, #100	; 0x64
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d

	// ---------------------------------------------------------------------------------------------------
	// Up-Dn Shift Conditioning

	// CAN Input
	inputs->BUpShiftButtonCANInError = BUpShiftButtonCANInError;
 8001d68:	4b5a      	ldr	r3, [pc, #360]	; (8001ed4 <ReadInputs+0x5fc>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	b2da      	uxtb	r2, r3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
	inputs->BDnShiftButtonCANInError = BDnShiftButtonCANInError;
 8001d74:	4b58      	ldr	r3, [pc, #352]	; (8001ed8 <ReadInputs+0x600>)
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	b2da      	uxtb	r2, r3
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	inputs->BUpShiftButtonCAN = BUpShiftButtonCAN;
 8001d80:	4b56      	ldr	r3, [pc, #344]	; (8001edc <ReadInputs+0x604>)
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	b2da      	uxtb	r2, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	inputs->BDnShiftButtonCAN = BDnShiftButtonCAN;
 8001d8c:	4b54      	ldr	r3, [pc, #336]	; (8001ee0 <ReadInputs+0x608>)
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	b2da      	uxtb	r2, r3
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

	// Analog Input
	inputs->VUpDnButtonAnalog = inputs->VSHIFTERAnalog02;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	68da      	ldr	r2, [r3, #12]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	64da      	str	r2, [r3, #76]	; 0x4c

	// Level checking

	if(inputs->NBUpDnShiftButtonAnalog >= VUPDN_NOPRESS) {
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7fe fef2 	bl	8000b90 <__aeabi_i2f>
 8001dac:	4603      	mov	r3, r0
 8001dae:	494d      	ldr	r1, [pc, #308]	; (8001ee4 <ReadInputs+0x60c>)
 8001db0:	4618      	mov	r0, r3
 8001db2:	f7ff f8f3 	bl	8000f9c <__aeabi_fcmpge>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d008      	beq.n	8001dce <ReadInputs+0x4f6>
		inputs->NBUpDnShiftButtonAnalog = 0;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		inputs->BUpDnShiftButtonAnalogInError = 0;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
 8001dcc:	e05a      	b.n	8001e84 <ReadInputs+0x5ac>
	}
	else if(inputs->VUpDnButtonAnalog <= VUPDN_UPSHIFT_MAX && inputs->VUpDnButtonAnalog >= VUPDN_UPSHIFT_MIN) {
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dd2:	4945      	ldr	r1, [pc, #276]	; (8001ee8 <ReadInputs+0x610>)
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7ff f8d7 	bl	8000f88 <__aeabi_fcmple>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d012      	beq.n	8001e06 <ReadInputs+0x52e>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001de4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7ff f8d7 	bl	8000f9c <__aeabi_fcmpge>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d008      	beq.n	8001e06 <ReadInputs+0x52e>
		inputs->NBUpDnShiftButtonAnalog = 1;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2201      	movs	r2, #1
 8001df8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		inputs->BUpDnShiftButtonAnalogInError = 0;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
 8001e04:	e03e      	b.n	8001e84 <ReadInputs+0x5ac>
	}
	else if(inputs->VUpDnButtonAnalog <= VUPDN_DNSHIFT_MAX && inputs->VUpDnButtonAnalog >= VUPDN_DNSHIFT_MIN) {
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e0a:	4938      	ldr	r1, [pc, #224]	; (8001eec <ReadInputs+0x614>)
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7ff f8bb 	bl	8000f88 <__aeabi_fcmple>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d012      	beq.n	8001e3e <ReadInputs+0x566>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e1c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff f8bb 	bl	8000f9c <__aeabi_fcmpge>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d008      	beq.n	8001e3e <ReadInputs+0x566>
		inputs->NBUpDnShiftButtonAnalog = 2;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2202      	movs	r2, #2
 8001e30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		inputs->BUpDnShiftButtonAnalogInError = 0;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2200      	movs	r2, #0
 8001e38:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
 8001e3c:	e022      	b.n	8001e84 <ReadInputs+0x5ac>
	}
	else if(inputs->VUpDnButtonAnalog <= VUPDN_BOTHPRESSED_MAX && inputs->VUpDnButtonAnalog >= VUPDN_BOTHPRESSED_MIN) {
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e42:	492b      	ldr	r1, [pc, #172]	; (8001ef0 <ReadInputs+0x618>)
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7ff f89f 	bl	8000f88 <__aeabi_fcmple>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d011      	beq.n	8001e74 <ReadInputs+0x59c>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e54:	4927      	ldr	r1, [pc, #156]	; (8001ef4 <ReadInputs+0x61c>)
 8001e56:	4618      	mov	r0, r3
 8001e58:	f7ff f8a0 	bl	8000f9c <__aeabi_fcmpge>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d008      	beq.n	8001e74 <ReadInputs+0x59c>
		inputs->NBUpDnShiftButtonAnalog = 0;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2200      	movs	r2, #0
 8001e66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		inputs->BUpDnShiftButtonAnalogInError = 0;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
 8001e72:	e007      	b.n	8001e84 <ReadInputs+0x5ac>
	}
	else {
		inputs->NBUpDnShiftButtonAnalog = 0;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2200      	movs	r2, #0
 8001e78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		inputs->BUpDnShiftButtonAnalogInError = 1;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2201      	movs	r2, #1
 8001e80:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	}


	// UpShift Input Strategy
	if(inputs->BSteeringWheelFitted && !inputs->BUpShiftButtonCANInError) {
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d034      	beq.n	8001ef8 <ReadInputs+0x620>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d12f      	bne.n	8001ef8 <ReadInputs+0x620>
		inputs->BUpShiftRequest = inputs->BUpShiftButtonCAN;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
		inputs->NBUpshiftRequestSource = CAN;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
		inputs->BUpShiftRequestInError = 0;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8001eb4:	e042      	b.n	8001f3c <ReadInputs+0x664>
 8001eb6:	bf00      	nop
 8001eb8:	2000005c 	.word	0x2000005c
 8001ebc:	20000048 	.word	0x20000048
 8001ec0:	20000059 	.word	0x20000059
 8001ec4:	20000058 	.word	0x20000058
 8001ec8:	3dcccccd 	.word	0x3dcccccd
 8001ecc:	08007094 	.word	0x08007094
 8001ed0:	20000069 	.word	0x20000069
 8001ed4:	20000051 	.word	0x20000051
 8001ed8:	20000053 	.word	0x20000053
 8001edc:	20000050 	.word	0x20000050
 8001ee0:	20000052 	.word	0x20000052
 8001ee4:	404ccccd 	.word	0x404ccccd
 8001ee8:	3f99999a 	.word	0x3f99999a
 8001eec:	400ccccd 	.word	0x400ccccd
 8001ef0:	3f733333 	.word	0x3f733333
 8001ef4:	3f6e147b 	.word	0x3f6e147b
	}
	else if(!inputs->BUpDnShiftButtonAnalogInError) {
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d114      	bne.n	8001f2c <ReadInputs+0x654>
		inputs->BUpShiftRequest = (inputs->NBUpDnShiftButtonAnalog == 1 ? 1 : 0);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	bf0c      	ite	eq
 8001f0c:	2301      	moveq	r3, #1
 8001f0e:	2300      	movne	r3, #0
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	461a      	mov	r2, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
		inputs->NBUpshiftRequestSource = Analog;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
		inputs->BUpShiftRequestInError = 0;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2200      	movs	r2, #0
 8001f26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8001f2a:	e007      	b.n	8001f3c <ReadInputs+0x664>
	}
	else {
		inputs->BUpShiftRequestInError = 1;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2201      	movs	r2, #1
 8001f30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		inputs->BUpShiftRequest = 0;		// we force to zero if in error
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2200      	movs	r2, #0
 8001f38:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	}

	// DnShift Input Strategy
	if(inputs->BSteeringWheelFitted && !inputs->BDnShiftButtonCANInError) {
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d013      	beq.n	8001f6e <ReadInputs+0x696>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d10e      	bne.n	8001f6e <ReadInputs+0x696>
		inputs->BDnShiftRequest = inputs->BDnShiftButtonCAN;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
		inputs->NBDnshiftRequestSource = CAN;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
		inputs->BDnShiftRequestInError = 0;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2200      	movs	r2, #0
 8001f68:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8001f6c:	e021      	b.n	8001fb2 <ReadInputs+0x6da>
	}
	else if(!inputs->BUpDnShiftButtonAnalogInError) {
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d114      	bne.n	8001fa2 <ReadInputs+0x6ca>
		inputs->BDnShiftRequest = (inputs->NBUpDnShiftButtonAnalog == 2 ? 1 : 0);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	bf0c      	ite	eq
 8001f82:	2301      	moveq	r3, #1
 8001f84:	2300      	movne	r3, #0
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	461a      	mov	r2, r3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
		inputs->NBDnshiftRequestSource = Analog;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2201      	movs	r2, #1
 8001f94:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
		inputs->BDnShiftRequestInError = 0;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8001fa0:	e007      	b.n	8001fb2 <ReadInputs+0x6da>
	}
	else {
		inputs->BDnShiftRequestInError = 1;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
		inputs->BDnShiftRequest = 0;		// we force to zero if in error
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

	// ---------------------------------------------------------------------------------------------------
	// Emergency Button Conditioning

	// CAN Input
	inputs->BEmergencyButtonCANInError = BEmergencyButtonCANInError;
 8001fb2:	4b89      	ldr	r3, [pc, #548]	; (80021d8 <ReadInputs+0x900>)
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	b2da      	uxtb	r2, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
	inputs->BEmergencyButtonCAN = BEmergencyButtonCAN;
 8001fbe:	4b87      	ldr	r3, [pc, #540]	; (80021dc <ReadInputs+0x904>)
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	b2da      	uxtb	r2, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

	// Emergency Input Strategy
	if(inputs->BSteeringWheelFitted && !inputs->BEmergencyButtonCANInError) {
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d00f      	beq.n	8001ff4 <ReadInputs+0x71c>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d10a      	bne.n	8001ff4 <ReadInputs+0x71c>
		inputs->BEmergencyRequest = inputs->BEmergencyButtonCAN;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
		inputs->BEmergencyRequestInError = 0;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 8001ff2:	e007      	b.n	8002004 <ReadInputs+0x72c>
	}
	else {
		inputs->BEmergencyRequestInError = 1;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
		inputs->BEmergencyRequest = 0;		// we force to zero if in error
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2200      	movs	r2, #0
 8002000:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	}

	// ---------------------------------------------------------------------------------------------------
	// Launch Button Conditioning

	inputs->BLaunchButtonCANInError = BLaunchButtonCANInError;
 8002004:	4b76      	ldr	r3, [pc, #472]	; (80021e0 <ReadInputs+0x908>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	b2da      	uxtb	r2, r3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	inputs->BLaunchButtonCAN = BLaunchRequestCAN;
 8002010:	4b74      	ldr	r3, [pc, #464]	; (80021e4 <ReadInputs+0x90c>)
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	b2da      	uxtb	r2, r3
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

	// Launch Input Strategy
	if(inputs->BSteeringWheelFitted && !inputs->BLaunchButtonCANInError) {
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002022:	2b00      	cmp	r3, #0
 8002024:	d00f      	beq.n	8002046 <ReadInputs+0x76e>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	f893 3057 	ldrb.w	r3, [r3, #87]	; 0x57
 800202c:	2b00      	cmp	r3, #0
 800202e:	d10a      	bne.n	8002046 <ReadInputs+0x76e>
		inputs->BLaunchRequest = inputs->BLaunchButtonCAN;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
		inputs->BLaunchRequestInError = 0;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2200      	movs	r2, #0
 8002040:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
 8002044:	e007      	b.n	8002056 <ReadInputs+0x77e>
	}
	else {
		inputs->BLaunchRequestInError = 1;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2201      	movs	r2, #1
 800204a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
		inputs->BLaunchRequest = 0;		// we force to zero if in error
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
	}

	// ---------------------------------------------------------------------------------------------------
	// PCB Supply Voltage Conditioning

	inputs->VSupply = inputs->VSHIFTERAnalog06 * VSUPPLY_DIVIDER_GAIN;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	69db      	ldr	r3, [r3, #28]
 800205a:	4963      	ldr	r1, [pc, #396]	; (80021e8 <ReadInputs+0x910>)
 800205c:	4618      	mov	r0, r3
 800205e:	f7fe fdeb 	bl	8000c38 <__aeabi_fmul>
 8002062:	4603      	mov	r3, r0
 8002064:	461a      	mov	r2, r3
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	679a      	str	r2, [r3, #120]	; 0x78
	// ---------------------------------------------------------------------------------------------------
	// nEngine Conditioning

	// CAN Input

	if((tCANECULastSeen + ECU_COMMS_LOST_INTERVAL) < tCurrent) {
 800206a:	4b60      	ldr	r3, [pc, #384]	; (80021ec <ReadInputs+0x914>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f503 72fa 	add.w	r2, r3, #500	; 0x1f4
 8002072:	4b5f      	ldr	r3, [pc, #380]	; (80021f0 <ReadInputs+0x918>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	429a      	cmp	r2, r3
 8002078:	d20c      	bcs.n	8002094 <ReadInputs+0x7bc>
		inputs->BnEngineInError = 1;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2201      	movs	r2, #1
 800207e:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
		inputs->BnEngineReliable = 0;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2200      	movs	r2, #0
 8002086:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
		inputs->nEngine = 0; 		// we force to zero if in error
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2200      	movs	r2, #0
 800208e:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
 8002092:	e00d      	b.n	80020b0 <ReadInputs+0x7d8>
//			RaiseFault(inputs, ECU_COMMS_FAULT); // TODO: we temporarily comment if for testing without the ECU
	}
	else {
		inputs->BnEngineInError = 0;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2200      	movs	r2, #0
 8002098:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
		inputs->BnEngineReliable = 1;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2201      	movs	r2, #1
 80020a0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
		ClearFault(inputs, ECU_COMMS_FAULT);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	605a      	str	r2, [r3, #4]
	}

	inputs->nEngine = nEngineRawCAN; // TODO: conversion??
 80020b0:	4b50      	ldr	r3, [pc, #320]	; (80021f4 <ReadInputs+0x91c>)
 80020b2:	881b      	ldrh	r3, [r3, #0]
 80020b4:	b29b      	uxth	r3, r3
 80020b6:	b21a      	sxth	r2, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
	// TODO: we have both in error and reliable. In the controller we will consider reliable as the strategy
	// think about doing extra checks apart from CANRx timing


	if(inputs->BnEngineInError) {
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d003      	beq.n	80020d0 <ReadInputs+0x7f8>
		inputs->nEngine = 0; 		// we force to zero if in error
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2200      	movs	r2, #0
 80020cc:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
	}

	// ---------------------------------------------------------------------------------------------------
	// CAN Diagnostics
	inputs->NCANErrors = NCANErrorCount;			// update can error count
 80020d0:	4b49      	ldr	r3, [pc, #292]	; (80021f8 <ReadInputs+0x920>)
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	b2da      	uxtb	r2, r3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
	inputs->NCANRxErrors = NCanGetRxErrorCount;	// update can Rx error count
 80020dc:	4b47      	ldr	r3, [pc, #284]	; (80021fc <ReadInputs+0x924>)
 80020de:	881b      	ldrh	r3, [r3, #0]
 80020e0:	b29b      	uxth	r3, r3
 80020e2:	b2da      	uxtb	r2, r3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76

	// ---------------------------------------------------------------------------------------------------
	// EVENTS

	if(!inputs->BUpShiftRequestInError && inputs->BUpShiftRequest && !BUpShiftRequested) {
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d112      	bne.n	800211a <ReadInputs+0x842>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d00d      	beq.n	800211a <ReadInputs+0x842>
 80020fe:	4b40      	ldr	r3, [pc, #256]	; (8002200 <ReadInputs+0x928>)
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d109      	bne.n	800211a <ReadInputs+0x842>
		BUpShiftRequested = 1;
 8002106:	4b3e      	ldr	r3, [pc, #248]	; (8002200 <ReadInputs+0x928>)
 8002108:	2201      	movs	r2, #1
 800210a:	701a      	strb	r2, [r3, #0]
		PushEvent(inputs, UPSHIFT_PRESS_EVT);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f043 0201 	orr.w	r2, r3, #1
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	e016      	b.n	8002148 <ReadInputs+0x870>
	}
	else if(!inputs->BUpShiftRequestInError && !inputs->BUpShiftRequest && BUpShiftRequested) {
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002120:	2b00      	cmp	r3, #0
 8002122:	d111      	bne.n	8002148 <ReadInputs+0x870>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800212a:	2b00      	cmp	r3, #0
 800212c:	d10c      	bne.n	8002148 <ReadInputs+0x870>
 800212e:	4b34      	ldr	r3, [pc, #208]	; (8002200 <ReadInputs+0x928>)
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d008      	beq.n	8002148 <ReadInputs+0x870>
		BUpShiftRequested = 0;
 8002136:	4b32      	ldr	r3, [pc, #200]	; (8002200 <ReadInputs+0x928>)
 8002138:	2200      	movs	r2, #0
 800213a:	701a      	strb	r2, [r3, #0]
		PushEvent(inputs, UPSHIFT_RELEASE_EVT);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f043 0202 	orr.w	r2, r3, #2
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	601a      	str	r2, [r3, #0]
	}

	if(!inputs->BDnShiftRequestInError && inputs->BDnShiftRequest && !BDnShiftRequested) {
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800214e:	2b00      	cmp	r3, #0
 8002150:	d112      	bne.n	8002178 <ReadInputs+0x8a0>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002158:	2b00      	cmp	r3, #0
 800215a:	d00d      	beq.n	8002178 <ReadInputs+0x8a0>
 800215c:	4b29      	ldr	r3, [pc, #164]	; (8002204 <ReadInputs+0x92c>)
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d109      	bne.n	8002178 <ReadInputs+0x8a0>
		BDnShiftRequested = 1;
 8002164:	4b27      	ldr	r3, [pc, #156]	; (8002204 <ReadInputs+0x92c>)
 8002166:	2201      	movs	r2, #1
 8002168:	701a      	strb	r2, [r3, #0]
		PushEvent(inputs, DNSHIFT_PRESS_EVT);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f043 0204 	orr.w	r2, r3, #4
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	601a      	str	r2, [r3, #0]
 8002176:	e016      	b.n	80021a6 <ReadInputs+0x8ce>
	}
	else if(!inputs->BDnShiftRequestInError && !inputs->BDnShiftRequest && BDnShiftRequested) {
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800217e:	2b00      	cmp	r3, #0
 8002180:	d111      	bne.n	80021a6 <ReadInputs+0x8ce>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002188:	2b00      	cmp	r3, #0
 800218a:	d10c      	bne.n	80021a6 <ReadInputs+0x8ce>
 800218c:	4b1d      	ldr	r3, [pc, #116]	; (8002204 <ReadInputs+0x92c>)
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d008      	beq.n	80021a6 <ReadInputs+0x8ce>
		BDnShiftRequested = 0;
 8002194:	4b1b      	ldr	r3, [pc, #108]	; (8002204 <ReadInputs+0x92c>)
 8002196:	2200      	movs	r2, #0
 8002198:	701a      	strb	r2, [r3, #0]
		PushEvent(inputs, DNSHIFT_RELEASE_EVT);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f043 0208 	orr.w	r2, r3, #8
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	601a      	str	r2, [r3, #0]
	}

	if(!inputs->BLaunchRequestInError && inputs->BLaunchRequest && !BLaunchRequested) {
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d12d      	bne.n	800220c <ReadInputs+0x934>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f893 305a 	ldrb.w	r3, [r3, #90]	; 0x5a
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d028      	beq.n	800220c <ReadInputs+0x934>
 80021ba:	4b13      	ldr	r3, [pc, #76]	; (8002208 <ReadInputs+0x930>)
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d124      	bne.n	800220c <ReadInputs+0x934>
		BLaunchRequested = 1;
 80021c2:	4b11      	ldr	r3, [pc, #68]	; (8002208 <ReadInputs+0x930>)
 80021c4:	2201      	movs	r2, #1
 80021c6:	701a      	strb	r2, [r3, #0]
		PushEvent(inputs, LAUNCH_PRESS_EVT);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f043 0210 	orr.w	r2, r3, #16
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	e031      	b.n	800223a <ReadInputs+0x962>
 80021d6:	bf00      	nop
 80021d8:	20000057 	.word	0x20000057
 80021dc:	20000056 	.word	0x20000056
 80021e0:	20000055 	.word	0x20000055
 80021e4:	20000054 	.word	0x20000054
 80021e8:	3e6c4ef9 	.word	0x3e6c4ef9
 80021ec:	20000060 	.word	0x20000060
 80021f0:	20000048 	.word	0x20000048
 80021f4:	2000005a 	.word	0x2000005a
 80021f8:	20000064 	.word	0x20000064
 80021fc:	20000066 	.word	0x20000066
 8002200:	2000004c 	.word	0x2000004c
 8002204:	2000004d 	.word	0x2000004d
 8002208:	2000004e 	.word	0x2000004e
	}
	else if(!inputs->BLaunchRequestInError && !inputs->BLaunchRequest && BLaunchRequested) {
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8002212:	2b00      	cmp	r3, #0
 8002214:	d111      	bne.n	800223a <ReadInputs+0x962>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	f893 305a 	ldrb.w	r3, [r3, #90]	; 0x5a
 800221c:	2b00      	cmp	r3, #0
 800221e:	d10c      	bne.n	800223a <ReadInputs+0x962>
 8002220:	4b1f      	ldr	r3, [pc, #124]	; (80022a0 <ReadInputs+0x9c8>)
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d008      	beq.n	800223a <ReadInputs+0x962>
		BLaunchRequested = 0;
 8002228:	4b1d      	ldr	r3, [pc, #116]	; (80022a0 <ReadInputs+0x9c8>)
 800222a:	2200      	movs	r2, #0
 800222c:	701a      	strb	r2, [r3, #0]
		PushEvent(inputs, LAUNCH_RELEASE_EVT);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f043 0220 	orr.w	r2, r3, #32
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	601a      	str	r2, [r3, #0]
	}

	if(!inputs->BEmergencyRequestInError && inputs->BEmergencyRequest && !BEmergencyRequested) {
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002240:	2b00      	cmp	r3, #0
 8002242:	d112      	bne.n	800226a <ReadInputs+0x992>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 800224a:	2b00      	cmp	r3, #0
 800224c:	d00d      	beq.n	800226a <ReadInputs+0x992>
 800224e:	4b15      	ldr	r3, [pc, #84]	; (80022a4 <ReadInputs+0x9cc>)
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d109      	bne.n	800226a <ReadInputs+0x992>
		BEmergencyRequested = 1;
 8002256:	4b13      	ldr	r3, [pc, #76]	; (80022a4 <ReadInputs+0x9cc>)
 8002258:	2201      	movs	r2, #1
 800225a:	701a      	strb	r2, [r3, #0]
		PushEvent(inputs, EMERGENCY_PRESS_EVT);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	601a      	str	r2, [r3, #0]
//		}


	// ---------------------------------------------------------------------------------------------------

}
 8002268:	e016      	b.n	8002298 <ReadInputs+0x9c0>
	else if(!inputs->BEmergencyRequestInError && !inputs->BEmergencyRequest && BEmergencyRequested) {
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002270:	2b00      	cmp	r3, #0
 8002272:	d111      	bne.n	8002298 <ReadInputs+0x9c0>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 800227a:	2b00      	cmp	r3, #0
 800227c:	d10c      	bne.n	8002298 <ReadInputs+0x9c0>
 800227e:	4b09      	ldr	r3, [pc, #36]	; (80022a4 <ReadInputs+0x9cc>)
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d008      	beq.n	8002298 <ReadInputs+0x9c0>
		BEmergencyRequested = 0;
 8002286:	4b07      	ldr	r3, [pc, #28]	; (80022a4 <ReadInputs+0x9cc>)
 8002288:	2200      	movs	r2, #0
 800228a:	701a      	strb	r2, [r3, #0]
		PushEvent(inputs, EMERGENCY_RELEASE_EVT);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	601a      	str	r2, [r3, #0]
}
 8002298:	bf00      	nop
 800229a:	3708      	adds	r7, #8
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	2000004e 	.word	0x2000004e
 80022a4:	2000004f 	.word	0x2000004f

080022a8 <InitInputs>:

void InitInputs(void) {
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
	HAL_ADCEx_Calibration_Start(&hadc1);
 80022ac:	4805      	ldr	r0, [pc, #20]	; (80022c4 <InitInputs+0x1c>)
 80022ae:	f001 fcfb 	bl	8003ca8 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcRawValue, ADC_BUFFER_SIZE);
 80022b2:	f44f 5289 	mov.w	r2, #4384	; 0x1120
 80022b6:	4904      	ldr	r1, [pc, #16]	; (80022c8 <InitInputs+0x20>)
 80022b8:	4802      	ldr	r0, [pc, #8]	; (80022c4 <InitInputs+0x1c>)
 80022ba:	f001 fa0b 	bl	80036d4 <HAL_ADC_Start_DMA>
}
 80022be:	bf00      	nop
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	2000006c 	.word	0x2000006c
 80022c8:	20000228 	.word	0x20000228

080022cc <CheckFaults>:

uint8_t CheckFaults(InputStruct *inputs) {
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
	if(inputs->nFaultStatus) return 1;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <CheckFaults+0x14>
 80022dc:	2301      	movs	r3, #1
 80022de:	e000      	b.n	80022e2 <CheckFaults+0x16>
	return 0;
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	370c      	adds	r7, #12
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bc80      	pop	{r7}
 80022ea:	4770      	bx	lr

080022ec <CAN_RX>:

void CAN_RX(CAN_HandleTypeDef *hcan, uint32_t RxFifo) {
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b08c      	sub	sp, #48	; 0x30
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]

	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxBuffer[8];

	if(HAL_CAN_GetRxMessage(hcan, RxFifo, &RxHeader, RxBuffer) != HAL_OK) {
 80022f6:	f107 030c 	add.w	r3, r7, #12
 80022fa:	f107 0214 	add.w	r2, r7, #20
 80022fe:	6839      	ldr	r1, [r7, #0]
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f001 ff87 	bl	8004214 <HAL_CAN_GetRxMessage>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d007      	beq.n	800231c <CAN_RX+0x30>
		NCanGetRxErrorCount++;
 800230c:	4b39      	ldr	r3, [pc, #228]	; (80023f4 <CAN_RX+0x108>)
 800230e:	881b      	ldrh	r3, [r3, #0]
 8002310:	b29b      	uxth	r3, r3
 8002312:	3301      	adds	r3, #1
 8002314:	b29a      	uxth	r2, r3
 8002316:	4b37      	ldr	r3, [pc, #220]	; (80023f4 <CAN_RX+0x108>)
 8002318:	801a      	strh	r2, [r3, #0]
 800231a:	e067      	b.n	80023ec <CAN_RX+0x100>
		return;
	}

	 //Don't forget to add and enable filters for each message
	switch(RxHeader.StdId) {
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	f5b3 7f44 	cmp.w	r3, #784	; 0x310
 8002322:	d004      	beq.n	800232e <CAN_RX+0x42>
 8002324:	f240 3211 	movw	r2, #785	; 0x311
 8002328:	4293      	cmp	r3, r2
 800232a:	d04f      	beq.n	80023cc <CAN_RX+0xe0>
		 tCANECULastSeen = HAL_GetTick();
		 nEngineRawCAN = (uint16_t)(RxBuffer[0] << 8 | RxBuffer[1]);
		 break;

	 default:
		 break;
 800232c:	e05e      	b.n	80023ec <CAN_RX+0x100>
		 tCANSteeringWheelLastSeen = HAL_GetTick();
 800232e:	f001 f8cb 	bl	80034c8 <HAL_GetTick>
 8002332:	4603      	mov	r3, r0
 8002334:	4a30      	ldr	r2, [pc, #192]	; (80023f8 <CAN_RX+0x10c>)
 8002336:	6013      	str	r3, [r2, #0]
		 BUpShiftButtonCANInError 		= (RxBuffer[0] >> 0) & 0x01;
 8002338:	7b3b      	ldrb	r3, [r7, #12]
 800233a:	f003 0301 	and.w	r3, r3, #1
 800233e:	b2da      	uxtb	r2, r3
 8002340:	4b2e      	ldr	r3, [pc, #184]	; (80023fc <CAN_RX+0x110>)
 8002342:	701a      	strb	r2, [r3, #0]
		 BDnShiftButtonCANInError 		= (RxBuffer[0] >> 1) & 0x01;
 8002344:	7b3b      	ldrb	r3, [r7, #12]
 8002346:	085b      	lsrs	r3, r3, #1
 8002348:	b2db      	uxtb	r3, r3
 800234a:	f003 0301 	and.w	r3, r3, #1
 800234e:	b2da      	uxtb	r2, r3
 8002350:	4b2b      	ldr	r3, [pc, #172]	; (8002400 <CAN_RX+0x114>)
 8002352:	701a      	strb	r2, [r3, #0]
		 BLaunchButtonCANInError 		= (RxBuffer[0] >> 2) & 0x01;
 8002354:	7b3b      	ldrb	r3, [r7, #12]
 8002356:	089b      	lsrs	r3, r3, #2
 8002358:	b2db      	uxtb	r3, r3
 800235a:	f003 0301 	and.w	r3, r3, #1
 800235e:	b2da      	uxtb	r2, r3
 8002360:	4b28      	ldr	r3, [pc, #160]	; (8002404 <CAN_RX+0x118>)
 8002362:	701a      	strb	r2, [r3, #0]
		 BEmergencyButtonCANInError 	= (RxBuffer[0] >> 3) & 0x01;
 8002364:	7b3b      	ldrb	r3, [r7, #12]
 8002366:	08db      	lsrs	r3, r3, #3
 8002368:	b2db      	uxtb	r3, r3
 800236a:	f003 0301 	and.w	r3, r3, #1
 800236e:	b2da      	uxtb	r2, r3
 8002370:	4b25      	ldr	r3, [pc, #148]	; (8002408 <CAN_RX+0x11c>)
 8002372:	701a      	strb	r2, [r3, #0]
		 BrClutchPaddleRawInErrorCAN 	= (RxBuffer[0] >> 6) & 0x01;
 8002374:	7b3b      	ldrb	r3, [r7, #12]
 8002376:	099b      	lsrs	r3, r3, #6
 8002378:	b2db      	uxtb	r3, r3
 800237a:	b25b      	sxtb	r3, r3
 800237c:	f003 0301 	and.w	r3, r3, #1
 8002380:	b25a      	sxtb	r2, r3
 8002382:	4b22      	ldr	r3, [pc, #136]	; (800240c <CAN_RX+0x120>)
 8002384:	701a      	strb	r2, [r3, #0]
		 BUpShiftButtonCAN 				= (RxBuffer[1] >> 0) & 0x01;
 8002386:	7b7b      	ldrb	r3, [r7, #13]
 8002388:	f003 0301 	and.w	r3, r3, #1
 800238c:	b2da      	uxtb	r2, r3
 800238e:	4b20      	ldr	r3, [pc, #128]	; (8002410 <CAN_RX+0x124>)
 8002390:	701a      	strb	r2, [r3, #0]
		 BDnShiftButtonCAN 				= (RxBuffer[1] >> 1) & 0x01;
 8002392:	7b7b      	ldrb	r3, [r7, #13]
 8002394:	085b      	lsrs	r3, r3, #1
 8002396:	b2db      	uxtb	r3, r3
 8002398:	f003 0301 	and.w	r3, r3, #1
 800239c:	b2da      	uxtb	r2, r3
 800239e:	4b1d      	ldr	r3, [pc, #116]	; (8002414 <CAN_RX+0x128>)
 80023a0:	701a      	strb	r2, [r3, #0]
		 BLaunchRequestCAN 				= (RxBuffer[1] >> 2) & 0x01;
 80023a2:	7b7b      	ldrb	r3, [r7, #13]
 80023a4:	089b      	lsrs	r3, r3, #2
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	f003 0301 	and.w	r3, r3, #1
 80023ac:	b2da      	uxtb	r2, r3
 80023ae:	4b1a      	ldr	r3, [pc, #104]	; (8002418 <CAN_RX+0x12c>)
 80023b0:	701a      	strb	r2, [r3, #0]
		 BEmergencyButtonCAN 			= (RxBuffer[1] >> 3) & 0x01;
 80023b2:	7b7b      	ldrb	r3, [r7, #13]
 80023b4:	08db      	lsrs	r3, r3, #3
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	f003 0301 	and.w	r3, r3, #1
 80023bc:	b2da      	uxtb	r2, r3
 80023be:	4b17      	ldr	r3, [pc, #92]	; (800241c <CAN_RX+0x130>)
 80023c0:	701a      	strb	r2, [r3, #0]
		 rClutchPaddleRawCAN 			= RxBuffer[2];
 80023c2:	7bbb      	ldrb	r3, [r7, #14]
 80023c4:	b25a      	sxtb	r2, r3
 80023c6:	4b16      	ldr	r3, [pc, #88]	; (8002420 <CAN_RX+0x134>)
 80023c8:	701a      	strb	r2, [r3, #0]
		 break;
 80023ca:	e00f      	b.n	80023ec <CAN_RX+0x100>
		 tCANECULastSeen = HAL_GetTick();
 80023cc:	f001 f87c 	bl	80034c8 <HAL_GetTick>
 80023d0:	4603      	mov	r3, r0
 80023d2:	4a14      	ldr	r2, [pc, #80]	; (8002424 <CAN_RX+0x138>)
 80023d4:	6013      	str	r3, [r2, #0]
		 nEngineRawCAN = (uint16_t)(RxBuffer[0] << 8 | RxBuffer[1]);
 80023d6:	7b3b      	ldrb	r3, [r7, #12]
 80023d8:	021b      	lsls	r3, r3, #8
 80023da:	b21a      	sxth	r2, r3
 80023dc:	7b7b      	ldrb	r3, [r7, #13]
 80023de:	b21b      	sxth	r3, r3
 80023e0:	4313      	orrs	r3, r2
 80023e2:	b21b      	sxth	r3, r3
 80023e4:	b29a      	uxth	r2, r3
 80023e6:	4b10      	ldr	r3, [pc, #64]	; (8002428 <CAN_RX+0x13c>)
 80023e8:	801a      	strh	r2, [r3, #0]
		 break;
 80023ea:	bf00      	nop
	 }
}
 80023ec:	3730      	adds	r7, #48	; 0x30
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	20000066 	.word	0x20000066
 80023f8:	2000005c 	.word	0x2000005c
 80023fc:	20000051 	.word	0x20000051
 8002400:	20000053 	.word	0x20000053
 8002404:	20000055 	.word	0x20000055
 8002408:	20000057 	.word	0x20000057
 800240c:	20000059 	.word	0x20000059
 8002410:	20000050 	.word	0x20000050
 8002414:	20000052 	.word	0x20000052
 8002418:	20000054 	.word	0x20000054
 800241c:	20000056 	.word	0x20000056
 8002420:	20000058 	.word	0x20000058
 8002424:	20000060 	.word	0x20000060
 8002428:	2000005a 	.word	0x2000005a

0800242c <MyHalfBufferAverage>:
    }
    return 1; // If no match found, return error!
}


uint16_t MyHalfBufferAverage(uint16_t *buffer, uint16_t halfsize, uint8_t side, uint8_t offset) {
 800242c:	b480      	push	{r7}
 800242e:	b087      	sub	sp, #28
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
 8002434:	4608      	mov	r0, r1
 8002436:	4611      	mov	r1, r2
 8002438:	461a      	mov	r2, r3
 800243a:	4603      	mov	r3, r0
 800243c:	807b      	strh	r3, [r7, #2]
 800243e:	460b      	mov	r3, r1
 8002440:	707b      	strb	r3, [r7, #1]
 8002442:	4613      	mov	r3, r2
 8002444:	703b      	strb	r3, [r7, #0]

	uint32_t Accumulator = 0;
 8002446:	2300      	movs	r3, #0
 8002448:	617b      	str	r3, [r7, #20]
	uint16_t SideOffset = (side == 1 ? halfsize : 0);
 800244a:	787b      	ldrb	r3, [r7, #1]
 800244c:	2b01      	cmp	r3, #1
 800244e:	d101      	bne.n	8002454 <MyHalfBufferAverage+0x28>
 8002450:	887b      	ldrh	r3, [r7, #2]
 8002452:	e000      	b.n	8002456 <MyHalfBufferAverage+0x2a>
 8002454:	2300      	movs	r3, #0
 8002456:	823b      	strh	r3, [r7, #16]
	uint16_t maxArrayIndex = halfsize / ADC_NUMBER_OF_CHANNELS;
 8002458:	887b      	ldrh	r3, [r7, #2]
 800245a:	08db      	lsrs	r3, r3, #3
 800245c:	81fb      	strh	r3, [r7, #14]

 	for(uint16_t i=0; i< maxArrayIndex; i++) {
 800245e:	2300      	movs	r3, #0
 8002460:	827b      	strh	r3, [r7, #18]
 8002462:	e010      	b.n	8002486 <MyHalfBufferAverage+0x5a>
		Accumulator += buffer[(i * ADC_NUMBER_OF_CHANNELS) + offset + SideOffset];
 8002464:	8a7b      	ldrh	r3, [r7, #18]
 8002466:	00da      	lsls	r2, r3, #3
 8002468:	783b      	ldrb	r3, [r7, #0]
 800246a:	441a      	add	r2, r3
 800246c:	8a3b      	ldrh	r3, [r7, #16]
 800246e:	4413      	add	r3, r2
 8002470:	005b      	lsls	r3, r3, #1
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	4413      	add	r3, r2
 8002476:	881b      	ldrh	r3, [r3, #0]
 8002478:	461a      	mov	r2, r3
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	4413      	add	r3, r2
 800247e:	617b      	str	r3, [r7, #20]
 	for(uint16_t i=0; i< maxArrayIndex; i++) {
 8002480:	8a7b      	ldrh	r3, [r7, #18]
 8002482:	3301      	adds	r3, #1
 8002484:	827b      	strh	r3, [r7, #18]
 8002486:	8a7a      	ldrh	r2, [r7, #18]
 8002488:	89fb      	ldrh	r3, [r7, #14]
 800248a:	429a      	cmp	r2, r3
 800248c:	d3ea      	bcc.n	8002464 <MyHalfBufferAverage+0x38>
	}

	Accumulator /= maxArrayIndex;
 800248e:	89fb      	ldrh	r3, [r7, #14]
 8002490:	697a      	ldr	r2, [r7, #20]
 8002492:	fbb2 f3f3 	udiv	r3, r2, r3
 8002496:	617b      	str	r3, [r7, #20]
	return (uint16_t)Accumulator;
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	b29b      	uxth	r3, r3

}
 800249c:	4618      	mov	r0, r3
 800249e:	371c      	adds	r7, #28
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bc80      	pop	{r7}
 80024a4:	4770      	bx	lr

080024a6 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 80024a6:	b580      	push	{r7, lr}
 80024a8:	b082      	sub	sp, #8
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	6078      	str	r0, [r7, #4]
	CAN_RX(hcan, CAN_RX_FIFO0);
 80024ae:	2100      	movs	r1, #0
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f7ff ff1b 	bl	80022ec <CAN_RX>
}
 80024b6:	bf00      	nop
 80024b8:	3708      	adds	r7, #8
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}

080024be <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80024be:	b580      	push	{r7, lr}
 80024c0:	b082      	sub	sp, #8
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
	CAN_RX(hcan, CAN_RX_FIFO1);
 80024c6:	2101      	movs	r1, #1
 80024c8:	6878      	ldr	r0, [r7, #4]
 80024ca:	f7ff ff0f 	bl	80022ec <CAN_RX>
}
 80024ce:	bf00      	nop
 80024d0:	3708      	adds	r7, #8
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
	...

080024d8 <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan) {
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
	NCANErrorCount++;
 80024e0:	4b05      	ldr	r3, [pc, #20]	; (80024f8 <HAL_CAN_ErrorCallback+0x20>)
 80024e2:	781b      	ldrb	r3, [r3, #0]
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	3301      	adds	r3, #1
 80024e8:	b2da      	uxtb	r2, r3
 80024ea:	4b03      	ldr	r3, [pc, #12]	; (80024f8 <HAL_CAN_ErrorCallback+0x20>)
 80024ec:	701a      	strb	r2, [r3, #0]
}
 80024ee:	bf00      	nop
 80024f0:	370c      	adds	r7, #12
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bc80      	pop	{r7}
 80024f6:	4770      	bx	lr
 80024f8:	20000064 	.word	0x20000064

080024fc <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
	// we enter here every time ADC_BUFFER_SIZE/2 samples have been moved to the adcRawValue buffer by the DMA

	if(hadc == &hadc1) {
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	4a08      	ldr	r2, [pc, #32]	; (8002528 <HAL_ADC_ConvHalfCpltCallback+0x2c>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d107      	bne.n	800251c <HAL_ADC_ConvHalfCpltCallback+0x20>
		NAdcBufferSide ^= 1;	// changes from 0 to 1
 800250c:	4b07      	ldr	r3, [pc, #28]	; (800252c <HAL_ADC_ConvHalfCpltCallback+0x30>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	b2db      	uxtb	r3, r3
 8002512:	f083 0301 	eor.w	r3, r3, #1
 8002516:	b2da      	uxtb	r2, r3
 8002518:	4b04      	ldr	r3, [pc, #16]	; (800252c <HAL_ADC_ConvHalfCpltCallback+0x30>)
 800251a:	701a      	strb	r2, [r3, #0]
	}
}
 800251c:	bf00      	nop
 800251e:	370c      	adds	r7, #12
 8002520:	46bd      	mov	sp, r7
 8002522:	bc80      	pop	{r7}
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop
 8002528:	2000006c 	.word	0x2000006c
 800252c:	20000068 	.word	0x20000068

08002530 <InitOutputs>:
void shiftdown_activation(OutputStruct *output);
void neutral_activation(OutputStruct *output);
void end_of_shift(OutputStruct *output);


void InitOutputs(void) {
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0

	// TODO: start the timer with initial target (CLUTCH_REST_POSITION) the released value (make the #define and also use it in the maps??)

	// set the duty cycle to 0 before enabling the PWM in order to avoid unwanted movement
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, 0);
 8002534:	4b04      	ldr	r3, [pc, #16]	; (8002548 <InitOutputs+0x18>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	2200      	movs	r2, #0
 800253a:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800253c:	2104      	movs	r1, #4
 800253e:	4802      	ldr	r0, [pc, #8]	; (8002548 <InitOutputs+0x18>)
 8002540:	f004 fa4e 	bl	80069e0 <HAL_TIMEx_PWMN_Start>
}
 8002544:	bf00      	nop
 8002546:	bd80      	pop	{r7, pc}
 8002548:	20000108 	.word	0x20000108

0800254c <WriteOutputs>:

void WriteOutputs(OutputStruct *output) {
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]


	// Do a clipping on the xClutchTarget to make sure we do not exceed the servo min and max values
	// put the target directly in the timer period function
	// The output for the clutch servo is a +5V pulse 50% dutycycle 1500us +- 400us (1500 central position, 1900 or 1100 is fully pressed) to
	xClutchTargetOut = CLAMP(output->xClutchTarget, xCLUTCH_ABSOLUTE_MIN, xCLUTCH_ABSOLUTE_MAX);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	89db      	ldrh	r3, [r3, #14]
 8002558:	f240 726b 	movw	r2, #1899	; 0x76b
 800255c:	4293      	cmp	r3, r2
 800255e:	d808      	bhi.n	8002572 <WriteOutputs+0x26>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	89db      	ldrh	r3, [r3, #14]
 8002564:	f240 424c 	movw	r2, #1100	; 0x44c
 8002568:	4293      	cmp	r3, r2
 800256a:	bf38      	it	cc
 800256c:	4613      	movcc	r3, r2
 800256e:	b29b      	uxth	r3, r3
 8002570:	e001      	b.n	8002576 <WriteOutputs+0x2a>
 8002572:	f240 736c 	movw	r3, #1900	; 0x76c
 8002576:	4a0b      	ldr	r2, [pc, #44]	; (80025a4 <WriteOutputs+0x58>)
 8002578:	8013      	strh	r3, [r2, #0]
	// Shifting Ports
	// remember: Upshift: activated when writing 0 and not activating when writing 1
	//			 Dnshift: activated when writing 1 and not activating when writing 0

	// TODO: Think about doing a check if both requests are 1 in order to not do nothing or to always give priority to up or down shift
	HAL_GPIO_WritePin(DO03_GPIO_Port, DO03_Pin, output->BUpShiftPortState);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	7c5b      	ldrb	r3, [r3, #17]
 800257e:	461a      	mov	r2, r3
 8002580:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002584:	4808      	ldr	r0, [pc, #32]	; (80025a8 <WriteOutputs+0x5c>)
 8002586:	f002 fe1d 	bl	80051c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DO02_GPIO_Port, DO02_Pin, output->BDnShiftPortState);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	7c9b      	ldrb	r3, [r3, #18]
 800258e:	461a      	mov	r2, r3
 8002590:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002594:	4804      	ldr	r0, [pc, #16]	; (80025a8 <WriteOutputs+0x5c>)
 8002596:	f002 fe15 	bl	80051c4 <HAL_GPIO_WritePin>



	// CAN
}
 800259a:	bf00      	nop
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	2000006a 	.word	0x2000006a
 80025a8:	40010c00 	.word	0x40010c00

080025ac <My2DMapInterpolate>:
#if USB_DEBUG
	HAL_UART_Transmit(&huart3, (uint8_t *)buff, strlen(buff), 10);
#endif
}

uint8_t My2DMapInterpolate(int size, const float map[][size], float input, float *output, float minMargin, float maxMargin) {
 80025ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025ae:	b089      	sub	sp, #36	; 0x24
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	607a      	str	r2, [r7, #4]
 80025b8:	603b      	str	r3, [r7, #0]
 80025ba:	68fe      	ldr	r6, [r7, #12]
 80025bc:	1e73      	subs	r3, r6, #1
 80025be:	61bb      	str	r3, [r7, #24]
 80025c0:	4632      	mov	r2, r6
 80025c2:	2300      	movs	r3, #0
 80025c4:	4614      	mov	r4, r2
 80025c6:	461d      	mov	r5, r3
 80025c8:	f04f 0200 	mov.w	r2, #0
 80025cc:	f04f 0300 	mov.w	r3, #0
 80025d0:	016b      	lsls	r3, r5, #5
 80025d2:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 80025d6:	0162      	lsls	r2, r4, #5
	float dx, dy;
	int i;

	if(input < map[0][0] - minMargin) {
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80025de:	4618      	mov	r0, r3
 80025e0:	f7fe fa20 	bl	8000a24 <__aeabi_fsub>
 80025e4:	4603      	mov	r3, r0
 80025e6:	4619      	mov	r1, r3
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f7fe fcc3 	bl	8000f74 <__aeabi_fcmplt>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d008      	beq.n	8002606 <My2DMapInterpolate+0x5a>
		// if input is less than the smaller element of the map minus a small margin,
		// we declare the input in error and assign the min value of the map
		*output = map[1][0];
 80025f4:	4633      	mov	r3, r6
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	68ba      	ldr	r2, [r7, #8]
 80025fa:	4413      	add	r3, r2
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	601a      	str	r2, [r3, #0]
		return 1;
 8002602:	2301      	movs	r3, #1
 8002604:	e07a      	b.n	80026fc <My2DMapInterpolate+0x150>
	}
	if(input > map[0][size-1] + maxMargin) {
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	1e5a      	subs	r2, r3, #1
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002610:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002612:	4618      	mov	r0, r3
 8002614:	f7fe fa08 	bl	8000a28 <__addsf3>
 8002618:	4603      	mov	r3, r0
 800261a:	4619      	mov	r1, r3
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f7fe fcc7 	bl	8000fb0 <__aeabi_fcmpgt>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d00b      	beq.n	8002640 <My2DMapInterpolate+0x94>
		// if input is greater than the largest element of the map plus a small margin,
		// we declare the input in error and assign the max value of the map
		*output = map[1][size-1];
 8002628:	4633      	mov	r3, r6
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	68ba      	ldr	r2, [r7, #8]
 800262e:	4413      	add	r3, r2
 8002630:	68fa      	ldr	r2, [r7, #12]
 8002632:	3a01      	subs	r2, #1
 8002634:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	601a      	str	r2, [r3, #0]
		return 1;
 800263c:	2301      	movs	r3, #1
 800263e:	e05d      	b.n	80026fc <My2DMapInterpolate+0x150>
	}

	// we find i so that map[0][i] < input < map[0][i+1]
	for(i=0; i<size-1; i++) {
 8002640:	2300      	movs	r3, #0
 8002642:	61fb      	str	r3, [r7, #28]
 8002644:	e00e      	b.n	8002664 <My2DMapInterpolate+0xb8>
		if(map[0][i+1] > input)
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	1c5a      	adds	r2, r3, #1
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002650:	4619      	mov	r1, r3
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	f7fe fc8e 	bl	8000f74 <__aeabi_fcmplt>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d108      	bne.n	8002670 <My2DMapInterpolate+0xc4>
	for(i=0; i<size-1; i++) {
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	3301      	adds	r3, #1
 8002662:	61fb      	str	r3, [r7, #28]
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	3b01      	subs	r3, #1
 8002668:	69fa      	ldr	r2, [r7, #28]
 800266a:	429a      	cmp	r2, r3
 800266c:	dbeb      	blt.n	8002646 <My2DMapInterpolate+0x9a>
 800266e:	e000      	b.n	8002672 <My2DMapInterpolate+0xc6>
			break;
 8002670:	bf00      	nop
	}

	// we interpolate
	dx = map[0][i+1] - map[0][i];
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	1c5a      	adds	r2, r3, #1
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	69fa      	ldr	r2, [r7, #28]
 8002680:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002684:	4619      	mov	r1, r3
 8002686:	f7fe f9cd 	bl	8000a24 <__aeabi_fsub>
 800268a:	4603      	mov	r3, r0
 800268c:	617b      	str	r3, [r7, #20]
	dy = map[1][i+1] - map[1][i];
 800268e:	4633      	mov	r3, r6
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	68ba      	ldr	r2, [r7, #8]
 8002694:	4413      	add	r3, r2
 8002696:	69fa      	ldr	r2, [r7, #28]
 8002698:	3201      	adds	r2, #1
 800269a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800269e:	4633      	mov	r3, r6
 80026a0:	009b      	lsls	r3, r3, #2
 80026a2:	68ba      	ldr	r2, [r7, #8]
 80026a4:	4413      	add	r3, r2
 80026a6:	69fa      	ldr	r2, [r7, #28]
 80026a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026ac:	4619      	mov	r1, r3
 80026ae:	f7fe f9b9 	bl	8000a24 <__aeabi_fsub>
 80026b2:	4603      	mov	r3, r0
 80026b4:	613b      	str	r3, [r7, #16]

	*output = (float)(map[1][i] + (input - map[0][i]) * dy/dx);
 80026b6:	4633      	mov	r3, r6
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	68ba      	ldr	r2, [r7, #8]
 80026bc:	4413      	add	r3, r2
 80026be:	69fa      	ldr	r2, [r7, #28]
 80026c0:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	69fa      	ldr	r2, [r7, #28]
 80026c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026cc:	4619      	mov	r1, r3
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	f7fe f9a8 	bl	8000a24 <__aeabi_fsub>
 80026d4:	4603      	mov	r3, r0
 80026d6:	6939      	ldr	r1, [r7, #16]
 80026d8:	4618      	mov	r0, r3
 80026da:	f7fe faad 	bl	8000c38 <__aeabi_fmul>
 80026de:	4603      	mov	r3, r0
 80026e0:	6979      	ldr	r1, [r7, #20]
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7fe fb5c 	bl	8000da0 <__aeabi_fdiv>
 80026e8:	4603      	mov	r3, r0
 80026ea:	4619      	mov	r1, r3
 80026ec:	4620      	mov	r0, r4
 80026ee:	f7fe f99b 	bl	8000a28 <__addsf3>
 80026f2:	4603      	mov	r3, r0
 80026f4:	461a      	mov	r2, r3
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	601a      	str	r2, [r3, #0]
	return 0;
 80026fa:	2300      	movs	r3, #0
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	3724      	adds	r7, #36	; 0x24
 8002700:	46bd      	mov	sp, r7
 8002702:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002704 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002708:	f3bf 8f4f 	dsb	sy
}
 800270c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800270e:	4b06      	ldr	r3, [pc, #24]	; (8002728 <__NVIC_SystemReset+0x24>)
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002716:	4904      	ldr	r1, [pc, #16]	; (8002728 <__NVIC_SystemReset+0x24>)
 8002718:	4b04      	ldr	r3, [pc, #16]	; (800272c <__NVIC_SystemReset+0x28>)
 800271a:	4313      	orrs	r3, r2
 800271c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800271e:	f3bf 8f4f 	dsb	sy
}
 8002722:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002724:	bf00      	nop
 8002726:	e7fd      	b.n	8002724 <__NVIC_SystemReset+0x20>
 8002728:	e000ed00 	.word	0xe000ed00
 800272c:	05fa0004 	.word	0x05fa0004

08002730 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002734:	f000 fe70 	bl	8003418 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002738:	f000 f83e 	bl	80027b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800273c:	f000 fba6 	bl	8002e8c <MX_GPIO_Init>
  MX_DMA_Init();
 8002740:	f000 fb86 	bl	8002e50 <MX_DMA_Init>
  MX_TIM3_Init();
 8002744:	f000 fb0c 	bl	8002d60 <MX_TIM3_Init>
  MX_ADC1_Init();
 8002748:	f000 f892 	bl	8002870 <MX_ADC1_Init>
  MX_CAN_Init();
 800274c:	f000 f932 	bl	80029b4 <MX_CAN_Init>
  MX_USART1_UART_Init();
 8002750:	f000 fb54 	bl	8002dfc <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8002754:	f000 fab8 	bl	8002cc8 <MX_TIM2_Init>
  MX_TIM1_Init();
 8002758:	f000 fa14 	bl	8002b84 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim3);	// Code Cycle timer with interrupt (100Hz)
 800275c:	4811      	ldr	r0, [pc, #68]	; (80027a4 <main+0x74>)
 800275e:	f003 fb5f 	bl	8005e20 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim2);		// general 1MHz timer for timing
 8002762:	4811      	ldr	r0, [pc, #68]	; (80027a8 <main+0x78>)
 8002764:	f003 fb12 	bl	8005d8c <HAL_TIM_Base_Start>

  InitInputs();
 8002768:	f7ff fd9e 	bl	80022a8 <InitInputs>
  InitController(&Inputs,&Outputs);
 800276c:	490f      	ldr	r1, [pc, #60]	; (80027ac <main+0x7c>)
 800276e:	4810      	ldr	r0, [pc, #64]	; (80027b0 <main+0x80>)
 8002770:	f7fe fc48 	bl	8001004 <InitController>
  InitOutputs();
 8002774:	f7ff fedc 	bl	8002530 <InitOutputs>

  HAL_Delay(50);	// we give some time to the peripherals to start and produce normal values
 8002778:	2032      	movs	r0, #50	; 0x32
 800277a:	f000 feaf 	bl	80034dc <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {

	  if(BCycleTimerFlag) {		// BCycleTimerFlag becomes 1 in the Timer callback below
 800277e:	4b0d      	ldr	r3, [pc, #52]	; (80027b4 <main+0x84>)
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	b2db      	uxtb	r3, r3
 8002784:	2b00      	cmp	r3, #0
 8002786:	d0fa      	beq.n	800277e <main+0x4e>
		  BCycleTimerFlag = 0;
 8002788:	4b0a      	ldr	r3, [pc, #40]	; (80027b4 <main+0x84>)
 800278a:	2200      	movs	r2, #0
 800278c:	701a      	strb	r2, [r3, #0]

		  ReadInputs(&Inputs);
 800278e:	4808      	ldr	r0, [pc, #32]	; (80027b0 <main+0x80>)
 8002790:	f7ff f8a2 	bl	80018d8 <ReadInputs>
		  Controller(&Inputs,&Outputs);
 8002794:	4905      	ldr	r1, [pc, #20]	; (80027ac <main+0x7c>)
 8002796:	4806      	ldr	r0, [pc, #24]	; (80027b0 <main+0x80>)
 8002798:	f7fe fc4a 	bl	8001030 <Controller>
		  WriteOutputs(&Outputs);
 800279c:	4803      	ldr	r0, [pc, #12]	; (80027ac <main+0x7c>)
 800279e:	f7ff fed5 	bl	800254c <WriteOutputs>
	  if(BCycleTimerFlag) {		// BCycleTimerFlag becomes 1 in the Timer callback below
 80027a2:	e7ec      	b.n	800277e <main+0x4e>
 80027a4:	20000198 	.word	0x20000198
 80027a8:	20000150 	.word	0x20000150
 80027ac:	200024e8 	.word	0x200024e8
 80027b0:	2000246c 	.word	0x2000246c
 80027b4:	20002468 	.word	0x20002468

080027b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b094      	sub	sp, #80	; 0x50
 80027bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80027be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80027c2:	2228      	movs	r2, #40	; 0x28
 80027c4:	2100      	movs	r1, #0
 80027c6:	4618      	mov	r0, r3
 80027c8:	f004 fb6c 	bl	8006ea4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80027cc:	f107 0314 	add.w	r3, r7, #20
 80027d0:	2200      	movs	r2, #0
 80027d2:	601a      	str	r2, [r3, #0]
 80027d4:	605a      	str	r2, [r3, #4]
 80027d6:	609a      	str	r2, [r3, #8]
 80027d8:	60da      	str	r2, [r3, #12]
 80027da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80027dc:	1d3b      	adds	r3, r7, #4
 80027de:	2200      	movs	r2, #0
 80027e0:	601a      	str	r2, [r3, #0]
 80027e2:	605a      	str	r2, [r3, #4]
 80027e4:	609a      	str	r2, [r3, #8]
 80027e6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80027e8:	2301      	movs	r3, #1
 80027ea:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80027ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80027f2:	2300      	movs	r3, #0
 80027f4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80027f6:	2301      	movs	r3, #1
 80027f8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80027fa:	2302      	movs	r3, #2
 80027fc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80027fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002802:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002804:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002808:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800280a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800280e:	4618      	mov	r0, r3
 8002810:	f002 fcf0 	bl	80051f4 <HAL_RCC_OscConfig>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d001      	beq.n	800281e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800281a:	f000 fbc5 	bl	8002fa8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800281e:	230f      	movs	r3, #15
 8002820:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002822:	2302      	movs	r3, #2
 8002824:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002826:	2300      	movs	r3, #0
 8002828:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800282a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800282e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002830:	2300      	movs	r3, #0
 8002832:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002834:	f107 0314 	add.w	r3, r7, #20
 8002838:	2102      	movs	r1, #2
 800283a:	4618      	mov	r0, r3
 800283c:	f002 ff5c 	bl	80056f8 <HAL_RCC_ClockConfig>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d001      	beq.n	800284a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8002846:	f000 fbaf 	bl	8002fa8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800284a:	2302      	movs	r3, #2
 800284c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 800284e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002852:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002854:	1d3b      	adds	r3, r7, #4
 8002856:	4618      	mov	r0, r3
 8002858:	f003 f8dc 	bl	8005a14 <HAL_RCCEx_PeriphCLKConfig>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8002862:	f000 fba1 	bl	8002fa8 <Error_Handler>
  }
}
 8002866:	bf00      	nop
 8002868:	3750      	adds	r7, #80	; 0x50
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
	...

08002870 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002876:	1d3b      	adds	r3, r7, #4
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]
 800287c:	605a      	str	r2, [r3, #4]
 800287e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002880:	4b4a      	ldr	r3, [pc, #296]	; (80029ac <MX_ADC1_Init+0x13c>)
 8002882:	4a4b      	ldr	r2, [pc, #300]	; (80029b0 <MX_ADC1_Init+0x140>)
 8002884:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002886:	4b49      	ldr	r3, [pc, #292]	; (80029ac <MX_ADC1_Init+0x13c>)
 8002888:	f44f 7280 	mov.w	r2, #256	; 0x100
 800288c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800288e:	4b47      	ldr	r3, [pc, #284]	; (80029ac <MX_ADC1_Init+0x13c>)
 8002890:	2201      	movs	r2, #1
 8002892:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002894:	4b45      	ldr	r3, [pc, #276]	; (80029ac <MX_ADC1_Init+0x13c>)
 8002896:	2200      	movs	r2, #0
 8002898:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800289a:	4b44      	ldr	r3, [pc, #272]	; (80029ac <MX_ADC1_Init+0x13c>)
 800289c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80028a0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80028a2:	4b42      	ldr	r3, [pc, #264]	; (80029ac <MX_ADC1_Init+0x13c>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 8;
 80028a8:	4b40      	ldr	r3, [pc, #256]	; (80029ac <MX_ADC1_Init+0x13c>)
 80028aa:	2208      	movs	r2, #8
 80028ac:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80028ae:	483f      	ldr	r0, [pc, #252]	; (80029ac <MX_ADC1_Init+0x13c>)
 80028b0:	f000 fe38 	bl	8003524 <HAL_ADC_Init>
 80028b4:	4603      	mov	r3, r0
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d001      	beq.n	80028be <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80028ba:	f000 fb75 	bl	8002fa8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80028be:	2300      	movs	r3, #0
 80028c0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80028c2:	2301      	movs	r3, #1
 80028c4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 80028c6:	2303      	movs	r3, #3
 80028c8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028ca:	1d3b      	adds	r3, r7, #4
 80028cc:	4619      	mov	r1, r3
 80028ce:	4837      	ldr	r0, [pc, #220]	; (80029ac <MX_ADC1_Init+0x13c>)
 80028d0:	f000 fff0 	bl	80038b4 <HAL_ADC_ConfigChannel>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80028da:	f000 fb65 	bl	8002fa8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80028de:	2301      	movs	r3, #1
 80028e0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80028e2:	2302      	movs	r3, #2
 80028e4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028e6:	1d3b      	adds	r3, r7, #4
 80028e8:	4619      	mov	r1, r3
 80028ea:	4830      	ldr	r0, [pc, #192]	; (80029ac <MX_ADC1_Init+0x13c>)
 80028ec:	f000 ffe2 	bl	80038b4 <HAL_ADC_ConfigChannel>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80028f6:	f000 fb57 	bl	8002fa8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80028fa:	2302      	movs	r3, #2
 80028fc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80028fe:	2303      	movs	r3, #3
 8002900:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002902:	1d3b      	adds	r3, r7, #4
 8002904:	4619      	mov	r1, r3
 8002906:	4829      	ldr	r0, [pc, #164]	; (80029ac <MX_ADC1_Init+0x13c>)
 8002908:	f000 ffd4 	bl	80038b4 <HAL_ADC_ConfigChannel>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d001      	beq.n	8002916 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8002912:	f000 fb49 	bl	8002fa8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002916:	2303      	movs	r3, #3
 8002918:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800291a:	2304      	movs	r3, #4
 800291c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800291e:	1d3b      	adds	r3, r7, #4
 8002920:	4619      	mov	r1, r3
 8002922:	4822      	ldr	r0, [pc, #136]	; (80029ac <MX_ADC1_Init+0x13c>)
 8002924:	f000 ffc6 	bl	80038b4 <HAL_ADC_ConfigChannel>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 800292e:	f000 fb3b 	bl	8002fa8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002932:	2304      	movs	r3, #4
 8002934:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8002936:	2305      	movs	r3, #5
 8002938:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800293a:	1d3b      	adds	r3, r7, #4
 800293c:	4619      	mov	r1, r3
 800293e:	481b      	ldr	r0, [pc, #108]	; (80029ac <MX_ADC1_Init+0x13c>)
 8002940:	f000 ffb8 	bl	80038b4 <HAL_ADC_ConfigChannel>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d001      	beq.n	800294e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800294a:	f000 fb2d 	bl	8002fa8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800294e:	2305      	movs	r3, #5
 8002950:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8002952:	2306      	movs	r3, #6
 8002954:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002956:	1d3b      	adds	r3, r7, #4
 8002958:	4619      	mov	r1, r3
 800295a:	4814      	ldr	r0, [pc, #80]	; (80029ac <MX_ADC1_Init+0x13c>)
 800295c:	f000 ffaa 	bl	80038b4 <HAL_ADC_ConfigChannel>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d001      	beq.n	800296a <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8002966:	f000 fb1f 	bl	8002fa8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800296a:	2306      	movs	r3, #6
 800296c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 800296e:	2307      	movs	r3, #7
 8002970:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002972:	1d3b      	adds	r3, r7, #4
 8002974:	4619      	mov	r1, r3
 8002976:	480d      	ldr	r0, [pc, #52]	; (80029ac <MX_ADC1_Init+0x13c>)
 8002978:	f000 ff9c 	bl	80038b4 <HAL_ADC_ConfigChannel>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d001      	beq.n	8002986 <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 8002982:	f000 fb11 	bl	8002fa8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002986:	2307      	movs	r3, #7
 8002988:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 800298a:	2308      	movs	r3, #8
 800298c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800298e:	1d3b      	adds	r3, r7, #4
 8002990:	4619      	mov	r1, r3
 8002992:	4806      	ldr	r0, [pc, #24]	; (80029ac <MX_ADC1_Init+0x13c>)
 8002994:	f000 ff8e 	bl	80038b4 <HAL_ADC_ConfigChannel>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 800299e:	f000 fb03 	bl	8002fa8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80029a2:	bf00      	nop
 80029a4:	3710      	adds	r7, #16
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	2000006c 	.word	0x2000006c
 80029b0:	40012400 	.word	0x40012400

080029b4 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b0a8      	sub	sp, #160	; 0xa0
 80029b8:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80029ba:	4b70      	ldr	r3, [pc, #448]	; (8002b7c <MX_CAN_Init+0x1c8>)
 80029bc:	4a70      	ldr	r2, [pc, #448]	; (8002b80 <MX_CAN_Init+0x1cc>)
 80029be:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 80029c0:	4b6e      	ldr	r3, [pc, #440]	; (8002b7c <MX_CAN_Init+0x1c8>)
 80029c2:	2204      	movs	r2, #4
 80029c4:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80029c6:	4b6d      	ldr	r3, [pc, #436]	; (8002b7c <MX_CAN_Init+0x1c8>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80029cc:	4b6b      	ldr	r3, [pc, #428]	; (8002b7c <MX_CAN_Init+0x1c8>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 80029d2:	4b6a      	ldr	r3, [pc, #424]	; (8002b7c <MX_CAN_Init+0x1c8>)
 80029d4:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 80029d8:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 80029da:	4b68      	ldr	r3, [pc, #416]	; (8002b7c <MX_CAN_Init+0x1c8>)
 80029dc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80029e0:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80029e2:	4b66      	ldr	r3, [pc, #408]	; (8002b7c <MX_CAN_Init+0x1c8>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 80029e8:	4b64      	ldr	r3, [pc, #400]	; (8002b7c <MX_CAN_Init+0x1c8>)
 80029ea:	2201      	movs	r2, #1
 80029ec:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80029ee:	4b63      	ldr	r3, [pc, #396]	; (8002b7c <MX_CAN_Init+0x1c8>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 80029f4:	4b61      	ldr	r3, [pc, #388]	; (8002b7c <MX_CAN_Init+0x1c8>)
 80029f6:	2201      	movs	r2, #1
 80029f8:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80029fa:	4b60      	ldr	r3, [pc, #384]	; (8002b7c <MX_CAN_Init+0x1c8>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8002a00:	4b5e      	ldr	r3, [pc, #376]	; (8002b7c <MX_CAN_Init+0x1c8>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8002a06:	485d      	ldr	r0, [pc, #372]	; (8002b7c <MX_CAN_Init+0x1c8>)
 8002a08:	f001 f9fc 	bl	8003e04 <HAL_CAN_Init>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d001      	beq.n	8002a16 <MX_CAN_Init+0x62>
  {
    Error_Handler();
 8002a12:	f000 fac9 	bl	8002fa8 <Error_Handler>
  	  // like this the message has the chance to enter either FIFO and get received with an interrupt
  	  // We need to increment the banks to be able to have all filters active at the same time and not overwrite them

  	// STEERING WHEEL RECEIVE
   CAN_FilterTypeDef FilterConfig0;
   FilterConfig0.FilterIdHigh = SIU_RX_ID << 5 ;
 8002a16:	f44f 43c4 	mov.w	r3, #25088	; 0x6200
 8002a1a:	67bb      	str	r3, [r7, #120]	; 0x78
   FilterConfig0.FilterIdLow = 0;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	67fb      	str	r3, [r7, #124]	; 0x7c
   FilterConfig0.FilterMaskIdHigh = 0xffe0;
 8002a20:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002a24:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   FilterConfig0.FilterMaskIdLow = 0;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   FilterConfig0.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   FilterConfig0.FilterBank = 0;
 8002a34:	2300      	movs	r3, #0
 8002a36:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   FilterConfig0.SlaveStartFilterBank = 0;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   FilterConfig0.FilterMode = CAN_FILTERMODE_IDMASK;
 8002a40:	2300      	movs	r3, #0
 8002a42:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   FilterConfig0.FilterScale = CAN_FILTERSCALE_32BIT;
 8002a46:	2301      	movs	r3, #1
 8002a48:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   FilterConfig0.FilterActivation = ENABLE;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

   if(HAL_CAN_ConfigFilter(&hcan, &FilterConfig0)!=HAL_OK) {
 8002a52:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002a56:	4619      	mov	r1, r3
 8002a58:	4848      	ldr	r0, [pc, #288]	; (8002b7c <MX_CAN_Init+0x1c8>)
 8002a5a:	f001 face 	bl	8003ffa <HAL_CAN_ConfigFilter>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d001      	beq.n	8002a68 <MX_CAN_Init+0xb4>
 	  Error_Handler();
 8002a64:	f000 faa0 	bl	8002fa8 <Error_Handler>
 	}

   CAN_FilterTypeDef FilterConfig01;
   FilterConfig01.FilterIdHigh = SIU_RX_ID << 5 ;
 8002a68:	f44f 43c4 	mov.w	r3, #25088	; 0x6200
 8002a6c:	653b      	str	r3, [r7, #80]	; 0x50
   FilterConfig01.FilterIdLow = 0;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	657b      	str	r3, [r7, #84]	; 0x54
   FilterConfig01.FilterMaskIdHigh = 0xffe0;
 8002a72:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002a76:	65bb      	str	r3, [r7, #88]	; 0x58
   FilterConfig01.FilterMaskIdLow = 0;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	65fb      	str	r3, [r7, #92]	; 0x5c
   FilterConfig01.FilterFIFOAssignment = CAN_FILTER_FIFO1;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	663b      	str	r3, [r7, #96]	; 0x60
   FilterConfig01.FilterBank = 1;
 8002a80:	2301      	movs	r3, #1
 8002a82:	667b      	str	r3, [r7, #100]	; 0x64
   FilterConfig01.SlaveStartFilterBank = 0;
 8002a84:	2300      	movs	r3, #0
 8002a86:	677b      	str	r3, [r7, #116]	; 0x74
   FilterConfig01.FilterMode = CAN_FILTERMODE_IDMASK;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	66bb      	str	r3, [r7, #104]	; 0x68
   FilterConfig01.FilterScale = CAN_FILTERSCALE_32BIT;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	66fb      	str	r3, [r7, #108]	; 0x6c
   FilterConfig01.FilterActivation = ENABLE;
 8002a90:	2301      	movs	r3, #1
 8002a92:	673b      	str	r3, [r7, #112]	; 0x70

   if(HAL_CAN_ConfigFilter(&hcan, &FilterConfig01)!=HAL_OK) {
 8002a94:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002a98:	4619      	mov	r1, r3
 8002a9a:	4838      	ldr	r0, [pc, #224]	; (8002b7c <MX_CAN_Init+0x1c8>)
 8002a9c:	f001 faad 	bl	8003ffa <HAL_CAN_ConfigFilter>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <MX_CAN_Init+0xf6>
 	  Error_Handler();
 8002aa6:	f000 fa7f 	bl	8002fa8 <Error_Handler>
 	}

 	// ECU RECEIVE
   CAN_FilterTypeDef FilterConfig1;
   FilterConfig1.FilterIdHigh = ECU_RX_ID << 5 ;
 8002aaa:	f246 2320 	movw	r3, #25120	; 0x6220
 8002aae:	62bb      	str	r3, [r7, #40]	; 0x28
   FilterConfig1.FilterIdLow = 0;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	62fb      	str	r3, [r7, #44]	; 0x2c
   FilterConfig1.FilterMaskIdHigh = 0xffe0;
 8002ab4:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002ab8:	633b      	str	r3, [r7, #48]	; 0x30
   FilterConfig1.FilterMaskIdLow = 0;
 8002aba:	2300      	movs	r3, #0
 8002abc:	637b      	str	r3, [r7, #52]	; 0x34
   FilterConfig1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	63bb      	str	r3, [r7, #56]	; 0x38
   FilterConfig1.FilterBank = 2;
 8002ac2:	2302      	movs	r3, #2
 8002ac4:	63fb      	str	r3, [r7, #60]	; 0x3c
   FilterConfig1.SlaveStartFilterBank = 0;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	64fb      	str	r3, [r7, #76]	; 0x4c
   FilterConfig1.FilterMode = CAN_FILTERMODE_IDMASK;
 8002aca:	2300      	movs	r3, #0
 8002acc:	643b      	str	r3, [r7, #64]	; 0x40
   FilterConfig1.FilterScale = CAN_FILTERSCALE_32BIT;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	647b      	str	r3, [r7, #68]	; 0x44
   FilterConfig1.FilterActivation = ENABLE;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	64bb      	str	r3, [r7, #72]	; 0x48

   if(HAL_CAN_ConfigFilter(&hcan, &FilterConfig1)!=HAL_OK) {
 8002ad6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ada:	4619      	mov	r1, r3
 8002adc:	4827      	ldr	r0, [pc, #156]	; (8002b7c <MX_CAN_Init+0x1c8>)
 8002ade:	f001 fa8c 	bl	8003ffa <HAL_CAN_ConfigFilter>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d001      	beq.n	8002aec <MX_CAN_Init+0x138>
 	  Error_Handler();
 8002ae8:	f000 fa5e 	bl	8002fa8 <Error_Handler>
 	}

   CAN_FilterTypeDef FilterConfig11;
   FilterConfig11.FilterIdHigh = ECU_RX_ID << 5 ;
 8002aec:	f246 2320 	movw	r3, #25120	; 0x6220
 8002af0:	603b      	str	r3, [r7, #0]
   FilterConfig11.FilterIdLow = 0;
 8002af2:	2300      	movs	r3, #0
 8002af4:	607b      	str	r3, [r7, #4]
   FilterConfig11.FilterMaskIdHigh = 0xffe0;
 8002af6:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002afa:	60bb      	str	r3, [r7, #8]
   FilterConfig11.FilterMaskIdLow = 0;
 8002afc:	2300      	movs	r3, #0
 8002afe:	60fb      	str	r3, [r7, #12]
   FilterConfig11.FilterFIFOAssignment = CAN_FILTER_FIFO1;
 8002b00:	2301      	movs	r3, #1
 8002b02:	613b      	str	r3, [r7, #16]
   FilterConfig11.FilterBank = 3;
 8002b04:	2303      	movs	r3, #3
 8002b06:	617b      	str	r3, [r7, #20]
   FilterConfig11.SlaveStartFilterBank = 0;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	627b      	str	r3, [r7, #36]	; 0x24
   FilterConfig11.FilterMode = CAN_FILTERMODE_IDMASK;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	61bb      	str	r3, [r7, #24]
   FilterConfig11.FilterScale = CAN_FILTERSCALE_32BIT;
 8002b10:	2301      	movs	r3, #1
 8002b12:	61fb      	str	r3, [r7, #28]
   FilterConfig11.FilterActivation = ENABLE;
 8002b14:	2301      	movs	r3, #1
 8002b16:	623b      	str	r3, [r7, #32]

   if(HAL_CAN_ConfigFilter(&hcan, &FilterConfig11)!=HAL_OK) {
 8002b18:	463b      	mov	r3, r7
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	4817      	ldr	r0, [pc, #92]	; (8002b7c <MX_CAN_Init+0x1c8>)
 8002b1e:	f001 fa6c 	bl	8003ffa <HAL_CAN_ConfigFilter>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d001      	beq.n	8002b2c <MX_CAN_Init+0x178>
 	  Error_Handler();
 8002b28:	f000 fa3e 	bl	8002fa8 <Error_Handler>
 	}

   // we activate the notifications (interrupts) for FIFO0
   if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 8002b2c:	2102      	movs	r1, #2
 8002b2e:	4813      	ldr	r0, [pc, #76]	; (8002b7c <MX_CAN_Init+0x1c8>)
 8002b30:	f001 fc91 	bl	8004456 <HAL_CAN_ActivateNotification>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <MX_CAN_Init+0x18a>
	   Error_Handler();
 8002b3a:	f000 fa35 	bl	8002fa8 <Error_Handler>
 	}
   // we activate the notifications (interrupts) for FIFO1
   if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO1_MSG_PENDING) != HAL_OK) {
 8002b3e:	2110      	movs	r1, #16
 8002b40:	480e      	ldr	r0, [pc, #56]	; (8002b7c <MX_CAN_Init+0x1c8>)
 8002b42:	f001 fc88 	bl	8004456 <HAL_CAN_ActivateNotification>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d001      	beq.n	8002b50 <MX_CAN_Init+0x19c>
	   Error_Handler();
 8002b4c:	f000 fa2c 	bl	8002fa8 <Error_Handler>
 	}
   // we activate the notifications (interrupts) for all error codes
   if(HAL_CAN_ActivateNotification(&hcan, (CAN_IT_ERROR_WARNING | CAN_IT_ERROR_PASSIVE | CAN_IT_BUSOFF | CAN_IT_LAST_ERROR_CODE | CAN_IT_ERROR)) != HAL_OK) {
 8002b50:	f44f 410f 	mov.w	r1, #36608	; 0x8f00
 8002b54:	4809      	ldr	r0, [pc, #36]	; (8002b7c <MX_CAN_Init+0x1c8>)
 8002b56:	f001 fc7e 	bl	8004456 <HAL_CAN_ActivateNotification>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d001      	beq.n	8002b64 <MX_CAN_Init+0x1b0>
	   Error_Handler();
 8002b60:	f000 fa22 	bl	8002fa8 <Error_Handler>
   }
   // we start the CAN
   if(HAL_CAN_Start(&hcan)!=HAL_OK) {
 8002b64:	4805      	ldr	r0, [pc, #20]	; (8002b7c <MX_CAN_Init+0x1c8>)
 8002b66:	f001 fb11 	bl	800418c <HAL_CAN_Start>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d001      	beq.n	8002b74 <MX_CAN_Init+0x1c0>
 	  Error_Handler();
 8002b70:	f000 fa1a 	bl	8002fa8 <Error_Handler>
   }

  /* USER CODE END CAN_Init 2 */

}
 8002b74:	bf00      	nop
 8002b76:	37a0      	adds	r7, #160	; 0xa0
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	200000e0 	.word	0x200000e0
 8002b80:	40006400 	.word	0x40006400

08002b84 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b096      	sub	sp, #88	; 0x58
 8002b88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b8a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002b8e:	2200      	movs	r2, #0
 8002b90:	601a      	str	r2, [r3, #0]
 8002b92:	605a      	str	r2, [r3, #4]
 8002b94:	609a      	str	r2, [r3, #8]
 8002b96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b98:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	601a      	str	r2, [r3, #0]
 8002ba0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ba2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	601a      	str	r2, [r3, #0]
 8002baa:	605a      	str	r2, [r3, #4]
 8002bac:	609a      	str	r2, [r3, #8]
 8002bae:	60da      	str	r2, [r3, #12]
 8002bb0:	611a      	str	r2, [r3, #16]
 8002bb2:	615a      	str	r2, [r3, #20]
 8002bb4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002bb6:	1d3b      	adds	r3, r7, #4
 8002bb8:	2220      	movs	r2, #32
 8002bba:	2100      	movs	r1, #0
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f004 f971 	bl	8006ea4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002bc2:	4b3f      	ldr	r3, [pc, #252]	; (8002cc0 <MX_TIM1_Init+0x13c>)
 8002bc4:	4a3f      	ldr	r2, [pc, #252]	; (8002cc4 <MX_TIM1_Init+0x140>)
 8002bc6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1440-1;
 8002bc8:	4b3d      	ldr	r3, [pc, #244]	; (8002cc0 <MX_TIM1_Init+0x13c>)
 8002bca:	f240 529f 	movw	r2, #1439	; 0x59f
 8002bce:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bd0:	4b3b      	ldr	r3, [pc, #236]	; (8002cc0 <MX_TIM1_Init+0x13c>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8002bd6:	4b3a      	ldr	r3, [pc, #232]	; (8002cc0 <MX_TIM1_Init+0x13c>)
 8002bd8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002bdc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bde:	4b38      	ldr	r3, [pc, #224]	; (8002cc0 <MX_TIM1_Init+0x13c>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002be4:	4b36      	ldr	r3, [pc, #216]	; (8002cc0 <MX_TIM1_Init+0x13c>)
 8002be6:	2200      	movs	r2, #0
 8002be8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002bea:	4b35      	ldr	r3, [pc, #212]	; (8002cc0 <MX_TIM1_Init+0x13c>)
 8002bec:	2280      	movs	r2, #128	; 0x80
 8002bee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002bf0:	4833      	ldr	r0, [pc, #204]	; (8002cc0 <MX_TIM1_Init+0x13c>)
 8002bf2:	f003 f87b 	bl	8005cec <HAL_TIM_Base_Init>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d001      	beq.n	8002c00 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002bfc:	f000 f9d4 	bl	8002fa8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c04:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002c06:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002c0a:	4619      	mov	r1, r3
 8002c0c:	482c      	ldr	r0, [pc, #176]	; (8002cc0 <MX_TIM1_Init+0x13c>)
 8002c0e:	f003 fb7b 	bl	8006308 <HAL_TIM_ConfigClockSource>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d001      	beq.n	8002c1c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002c18:	f000 f9c6 	bl	8002fa8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002c1c:	4828      	ldr	r0, [pc, #160]	; (8002cc0 <MX_TIM1_Init+0x13c>)
 8002c1e:	f003 f951 	bl	8005ec4 <HAL_TIM_PWM_Init>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d001      	beq.n	8002c2c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8002c28:	f000 f9be 	bl	8002fa8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c30:	2300      	movs	r3, #0
 8002c32:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002c34:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002c38:	4619      	mov	r1, r3
 8002c3a:	4821      	ldr	r0, [pc, #132]	; (8002cc0 <MX_TIM1_Init+0x13c>)
 8002c3c:	f003 ff6e 	bl	8006b1c <HAL_TIMEx_MasterConfigSynchronization>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d001      	beq.n	8002c4a <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8002c46:	f000 f9af 	bl	8002fa8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c4a:	2360      	movs	r3, #96	; 0x60
 8002c4c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c52:	2300      	movs	r3, #0
 8002c54:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002c56:	2300      	movs	r3, #0
 8002c58:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002c5a:	2304      	movs	r3, #4
 8002c5c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002c62:	2300      	movs	r3, #0
 8002c64:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002c66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c6a:	2204      	movs	r2, #4
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	4814      	ldr	r0, [pc, #80]	; (8002cc0 <MX_TIM1_Init+0x13c>)
 8002c70:	f003 fa88 	bl	8006184 <HAL_TIM_PWM_ConfigChannel>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d001      	beq.n	8002c7e <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8002c7a:	f000 f995 	bl	8002fa8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002c82:	2300      	movs	r3, #0
 8002c84:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002c86:	2300      	movs	r3, #0
 8002c88:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002c92:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c96:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002c9c:	1d3b      	adds	r3, r7, #4
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	4807      	ldr	r0, [pc, #28]	; (8002cc0 <MX_TIM1_Init+0x13c>)
 8002ca2:	f003 ff99 	bl	8006bd8 <HAL_TIMEx_ConfigBreakDeadTime>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d001      	beq.n	8002cb0 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8002cac:	f000 f97c 	bl	8002fa8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002cb0:	4803      	ldr	r0, [pc, #12]	; (8002cc0 <MX_TIM1_Init+0x13c>)
 8002cb2:	f000 fabf 	bl	8003234 <HAL_TIM_MspPostInit>

}
 8002cb6:	bf00      	nop
 8002cb8:	3758      	adds	r7, #88	; 0x58
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	20000108 	.word	0x20000108
 8002cc4:	40012c00 	.word	0x40012c00

08002cc8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b086      	sub	sp, #24
 8002ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002cce:	f107 0308 	add.w	r3, r7, #8
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	601a      	str	r2, [r3, #0]
 8002cd6:	605a      	str	r2, [r3, #4]
 8002cd8:	609a      	str	r2, [r3, #8]
 8002cda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cdc:	463b      	mov	r3, r7
 8002cde:	2200      	movs	r2, #0
 8002ce0:	601a      	str	r2, [r3, #0]
 8002ce2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002ce4:	4b1d      	ldr	r3, [pc, #116]	; (8002d5c <MX_TIM2_Init+0x94>)
 8002ce6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002cea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8002cec:	4b1b      	ldr	r3, [pc, #108]	; (8002d5c <MX_TIM2_Init+0x94>)
 8002cee:	2247      	movs	r2, #71	; 0x47
 8002cf0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cf2:	4b1a      	ldr	r3, [pc, #104]	; (8002d5c <MX_TIM2_Init+0x94>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002cf8:	4b18      	ldr	r3, [pc, #96]	; (8002d5c <MX_TIM2_Init+0x94>)
 8002cfa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002cfe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d00:	4b16      	ldr	r3, [pc, #88]	; (8002d5c <MX_TIM2_Init+0x94>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d06:	4b15      	ldr	r3, [pc, #84]	; (8002d5c <MX_TIM2_Init+0x94>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002d0c:	4813      	ldr	r0, [pc, #76]	; (8002d5c <MX_TIM2_Init+0x94>)
 8002d0e:	f002 ffed 	bl	8005cec <HAL_TIM_Base_Init>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d001      	beq.n	8002d1c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002d18:	f000 f946 	bl	8002fa8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d20:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002d22:	f107 0308 	add.w	r3, r7, #8
 8002d26:	4619      	mov	r1, r3
 8002d28:	480c      	ldr	r0, [pc, #48]	; (8002d5c <MX_TIM2_Init+0x94>)
 8002d2a:	f003 faed 	bl	8006308 <HAL_TIM_ConfigClockSource>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d001      	beq.n	8002d38 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002d34:	f000 f938 	bl	8002fa8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002d40:	463b      	mov	r3, r7
 8002d42:	4619      	mov	r1, r3
 8002d44:	4805      	ldr	r0, [pc, #20]	; (8002d5c <MX_TIM2_Init+0x94>)
 8002d46:	f003 fee9 	bl	8006b1c <HAL_TIMEx_MasterConfigSynchronization>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d001      	beq.n	8002d54 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002d50:	f000 f92a 	bl	8002fa8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002d54:	bf00      	nop
 8002d56:	3718      	adds	r7, #24
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	20000150 	.word	0x20000150

08002d60 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b086      	sub	sp, #24
 8002d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d66:	f107 0308 	add.w	r3, r7, #8
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	601a      	str	r2, [r3, #0]
 8002d6e:	605a      	str	r2, [r3, #4]
 8002d70:	609a      	str	r2, [r3, #8]
 8002d72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d74:	463b      	mov	r3, r7
 8002d76:	2200      	movs	r2, #0
 8002d78:	601a      	str	r2, [r3, #0]
 8002d7a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002d7c:	4b1d      	ldr	r3, [pc, #116]	; (8002df4 <MX_TIM3_Init+0x94>)
 8002d7e:	4a1e      	ldr	r2, [pc, #120]	; (8002df8 <MX_TIM3_Init+0x98>)
 8002d80:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7200-1;
 8002d82:	4b1c      	ldr	r3, [pc, #112]	; (8002df4 <MX_TIM3_Init+0x94>)
 8002d84:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8002d88:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d8a:	4b1a      	ldr	r3, [pc, #104]	; (8002df4 <MX_TIM3_Init+0x94>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8002d90:	4b18      	ldr	r3, [pc, #96]	; (8002df4 <MX_TIM3_Init+0x94>)
 8002d92:	2263      	movs	r2, #99	; 0x63
 8002d94:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d96:	4b17      	ldr	r3, [pc, #92]	; (8002df4 <MX_TIM3_Init+0x94>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d9c:	4b15      	ldr	r3, [pc, #84]	; (8002df4 <MX_TIM3_Init+0x94>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002da2:	4814      	ldr	r0, [pc, #80]	; (8002df4 <MX_TIM3_Init+0x94>)
 8002da4:	f002 ffa2 	bl	8005cec <HAL_TIM_Base_Init>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d001      	beq.n	8002db2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002dae:	f000 f8fb 	bl	8002fa8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002db2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002db6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002db8:	f107 0308 	add.w	r3, r7, #8
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	480d      	ldr	r0, [pc, #52]	; (8002df4 <MX_TIM3_Init+0x94>)
 8002dc0:	f003 faa2 	bl	8006308 <HAL_TIM_ConfigClockSource>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d001      	beq.n	8002dce <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002dca:	f000 f8ed 	bl	8002fa8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002dd6:	463b      	mov	r3, r7
 8002dd8:	4619      	mov	r1, r3
 8002dda:	4806      	ldr	r0, [pc, #24]	; (8002df4 <MX_TIM3_Init+0x94>)
 8002ddc:	f003 fe9e 	bl	8006b1c <HAL_TIMEx_MasterConfigSynchronization>
 8002de0:	4603      	mov	r3, r0
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d001      	beq.n	8002dea <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002de6:	f000 f8df 	bl	8002fa8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002dea:	bf00      	nop
 8002dec:	3718      	adds	r7, #24
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	20000198 	.word	0x20000198
 8002df8:	40000400 	.word	0x40000400

08002dfc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002e00:	4b11      	ldr	r3, [pc, #68]	; (8002e48 <MX_USART1_UART_Init+0x4c>)
 8002e02:	4a12      	ldr	r2, [pc, #72]	; (8002e4c <MX_USART1_UART_Init+0x50>)
 8002e04:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002e06:	4b10      	ldr	r3, [pc, #64]	; (8002e48 <MX_USART1_UART_Init+0x4c>)
 8002e08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002e0c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002e0e:	4b0e      	ldr	r3, [pc, #56]	; (8002e48 <MX_USART1_UART_Init+0x4c>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002e14:	4b0c      	ldr	r3, [pc, #48]	; (8002e48 <MX_USART1_UART_Init+0x4c>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002e1a:	4b0b      	ldr	r3, [pc, #44]	; (8002e48 <MX_USART1_UART_Init+0x4c>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002e20:	4b09      	ldr	r3, [pc, #36]	; (8002e48 <MX_USART1_UART_Init+0x4c>)
 8002e22:	220c      	movs	r2, #12
 8002e24:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e26:	4b08      	ldr	r3, [pc, #32]	; (8002e48 <MX_USART1_UART_Init+0x4c>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e2c:	4b06      	ldr	r3, [pc, #24]	; (8002e48 <MX_USART1_UART_Init+0x4c>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002e32:	4805      	ldr	r0, [pc, #20]	; (8002e48 <MX_USART1_UART_Init+0x4c>)
 8002e34:	f003 ff57 	bl	8006ce6 <HAL_UART_Init>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d001      	beq.n	8002e42 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002e3e:	f000 f8b3 	bl	8002fa8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002e42:	bf00      	nop
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	200001e0 	.word	0x200001e0
 8002e4c:	40013800 	.word	0x40013800

08002e50 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002e56:	4b0c      	ldr	r3, [pc, #48]	; (8002e88 <MX_DMA_Init+0x38>)
 8002e58:	695b      	ldr	r3, [r3, #20]
 8002e5a:	4a0b      	ldr	r2, [pc, #44]	; (8002e88 <MX_DMA_Init+0x38>)
 8002e5c:	f043 0301 	orr.w	r3, r3, #1
 8002e60:	6153      	str	r3, [r2, #20]
 8002e62:	4b09      	ldr	r3, [pc, #36]	; (8002e88 <MX_DMA_Init+0x38>)
 8002e64:	695b      	ldr	r3, [r3, #20]
 8002e66:	f003 0301 	and.w	r3, r3, #1
 8002e6a:	607b      	str	r3, [r7, #4]
 8002e6c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002e6e:	2200      	movs	r2, #0
 8002e70:	2100      	movs	r1, #0
 8002e72:	200b      	movs	r0, #11
 8002e74:	f001 fdfd 	bl	8004a72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002e78:	200b      	movs	r0, #11
 8002e7a:	f001 fe16 	bl	8004aaa <HAL_NVIC_EnableIRQ>

}
 8002e7e:	bf00      	nop
 8002e80:	3708      	adds	r7, #8
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	bf00      	nop
 8002e88:	40021000 	.word	0x40021000

08002e8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b088      	sub	sp, #32
 8002e90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e92:	f107 0310 	add.w	r3, r7, #16
 8002e96:	2200      	movs	r2, #0
 8002e98:	601a      	str	r2, [r3, #0]
 8002e9a:	605a      	str	r2, [r3, #4]
 8002e9c:	609a      	str	r2, [r3, #8]
 8002e9e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ea0:	4b34      	ldr	r3, [pc, #208]	; (8002f74 <MX_GPIO_Init+0xe8>)
 8002ea2:	699b      	ldr	r3, [r3, #24]
 8002ea4:	4a33      	ldr	r2, [pc, #204]	; (8002f74 <MX_GPIO_Init+0xe8>)
 8002ea6:	f043 0310 	orr.w	r3, r3, #16
 8002eaa:	6193      	str	r3, [r2, #24]
 8002eac:	4b31      	ldr	r3, [pc, #196]	; (8002f74 <MX_GPIO_Init+0xe8>)
 8002eae:	699b      	ldr	r3, [r3, #24]
 8002eb0:	f003 0310 	and.w	r3, r3, #16
 8002eb4:	60fb      	str	r3, [r7, #12]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002eb8:	4b2e      	ldr	r3, [pc, #184]	; (8002f74 <MX_GPIO_Init+0xe8>)
 8002eba:	699b      	ldr	r3, [r3, #24]
 8002ebc:	4a2d      	ldr	r2, [pc, #180]	; (8002f74 <MX_GPIO_Init+0xe8>)
 8002ebe:	f043 0320 	orr.w	r3, r3, #32
 8002ec2:	6193      	str	r3, [r2, #24]
 8002ec4:	4b2b      	ldr	r3, [pc, #172]	; (8002f74 <MX_GPIO_Init+0xe8>)
 8002ec6:	699b      	ldr	r3, [r3, #24]
 8002ec8:	f003 0320 	and.w	r3, r3, #32
 8002ecc:	60bb      	str	r3, [r7, #8]
 8002ece:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ed0:	4b28      	ldr	r3, [pc, #160]	; (8002f74 <MX_GPIO_Init+0xe8>)
 8002ed2:	699b      	ldr	r3, [r3, #24]
 8002ed4:	4a27      	ldr	r2, [pc, #156]	; (8002f74 <MX_GPIO_Init+0xe8>)
 8002ed6:	f043 0304 	orr.w	r3, r3, #4
 8002eda:	6193      	str	r3, [r2, #24]
 8002edc:	4b25      	ldr	r3, [pc, #148]	; (8002f74 <MX_GPIO_Init+0xe8>)
 8002ede:	699b      	ldr	r3, [r3, #24]
 8002ee0:	f003 0304 	and.w	r3, r3, #4
 8002ee4:	607b      	str	r3, [r7, #4]
 8002ee6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ee8:	4b22      	ldr	r3, [pc, #136]	; (8002f74 <MX_GPIO_Init+0xe8>)
 8002eea:	699b      	ldr	r3, [r3, #24]
 8002eec:	4a21      	ldr	r2, [pc, #132]	; (8002f74 <MX_GPIO_Init+0xe8>)
 8002eee:	f043 0308 	orr.w	r3, r3, #8
 8002ef2:	6193      	str	r3, [r2, #24]
 8002ef4:	4b1f      	ldr	r3, [pc, #124]	; (8002f74 <MX_GPIO_Init+0xe8>)
 8002ef6:	699b      	ldr	r3, [r3, #24]
 8002ef8:	f003 0308 	and.w	r3, r3, #8
 8002efc:	603b      	str	r3, [r7, #0]
 8002efe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002f00:	2200      	movs	r2, #0
 8002f02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002f06:	481c      	ldr	r0, [pc, #112]	; (8002f78 <MX_GPIO_Init+0xec>)
 8002f08:	f002 f95c 	bl	80051c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DO03_Pin|DO02_Pin|DO04_Pin, GPIO_PIN_RESET);
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f44f 4130 	mov.w	r1, #45056	; 0xb000
 8002f12:	481a      	ldr	r0, [pc, #104]	; (8002f7c <MX_GPIO_Init+0xf0>)
 8002f14:	f002 f956 	bl	80051c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8002f18:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f22:	2300      	movs	r3, #0
 8002f24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f26:	2302      	movs	r3, #2
 8002f28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002f2a:	f107 0310 	add.w	r3, r7, #16
 8002f2e:	4619      	mov	r1, r3
 8002f30:	4811      	ldr	r0, [pc, #68]	; (8002f78 <MX_GPIO_Init+0xec>)
 8002f32:	f001 ffc3 	bl	8004ebc <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN01_Pin DIN02_Pin */
  GPIO_InitStruct.Pin = DIN01_Pin|DIN02_Pin;
 8002f36:	2303      	movs	r3, #3
 8002f38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f42:	f107 0310 	add.w	r3, r7, #16
 8002f46:	4619      	mov	r1, r3
 8002f48:	480c      	ldr	r0, [pc, #48]	; (8002f7c <MX_GPIO_Init+0xf0>)
 8002f4a:	f001 ffb7 	bl	8004ebc <HAL_GPIO_Init>

  /*Configure GPIO pins : DO03_Pin DO02_Pin DO04_Pin */
  GPIO_InitStruct.Pin = DO03_Pin|DO02_Pin|DO04_Pin;
 8002f4e:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8002f52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f54:	2301      	movs	r3, #1
 8002f56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f60:	f107 0310 	add.w	r3, r7, #16
 8002f64:	4619      	mov	r1, r3
 8002f66:	4805      	ldr	r0, [pc, #20]	; (8002f7c <MX_GPIO_Init+0xf0>)
 8002f68:	f001 ffa8 	bl	8004ebc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002f6c:	bf00      	nop
 8002f6e:	3720      	adds	r7, #32
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	40021000 	.word	0x40021000
 8002f78:	40011000 	.word	0x40011000
 8002f7c:	40010c00 	.word	0x40010c00

08002f80 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]

	if(htim == &htim3) {	// Code Cycle interrupt
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	4a05      	ldr	r2, [pc, #20]	; (8002fa0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d102      	bne.n	8002f96 <HAL_TIM_PeriodElapsedCallback+0x16>
		BCycleTimerFlag = 1;
 8002f90:	4b04      	ldr	r3, [pc, #16]	; (8002fa4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002f92:	2201      	movs	r2, #1
 8002f94:	701a      	strb	r2, [r3, #0]
	}
}
 8002f96:	bf00      	nop
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bc80      	pop	{r7}
 8002f9e:	4770      	bx	lr
 8002fa0:	20000198 	.word	0x20000198
 8002fa4:	20002468 	.word	0x20002468

08002fa8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002fac:	b672      	cpsid	i
}
 8002fae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_Delay(200);
 8002fb0:	20c8      	movs	r0, #200	; 0xc8
 8002fb2:	f000 fa93 	bl	80034dc <HAL_Delay>
	  NVIC_SystemReset();
 8002fb6:	f7ff fba5 	bl	8002704 <__NVIC_SystemReset>
	...

08002fbc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b085      	sub	sp, #20
 8002fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002fc2:	4b15      	ldr	r3, [pc, #84]	; (8003018 <HAL_MspInit+0x5c>)
 8002fc4:	699b      	ldr	r3, [r3, #24]
 8002fc6:	4a14      	ldr	r2, [pc, #80]	; (8003018 <HAL_MspInit+0x5c>)
 8002fc8:	f043 0301 	orr.w	r3, r3, #1
 8002fcc:	6193      	str	r3, [r2, #24]
 8002fce:	4b12      	ldr	r3, [pc, #72]	; (8003018 <HAL_MspInit+0x5c>)
 8002fd0:	699b      	ldr	r3, [r3, #24]
 8002fd2:	f003 0301 	and.w	r3, r3, #1
 8002fd6:	60bb      	str	r3, [r7, #8]
 8002fd8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002fda:	4b0f      	ldr	r3, [pc, #60]	; (8003018 <HAL_MspInit+0x5c>)
 8002fdc:	69db      	ldr	r3, [r3, #28]
 8002fde:	4a0e      	ldr	r2, [pc, #56]	; (8003018 <HAL_MspInit+0x5c>)
 8002fe0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fe4:	61d3      	str	r3, [r2, #28]
 8002fe6:	4b0c      	ldr	r3, [pc, #48]	; (8003018 <HAL_MspInit+0x5c>)
 8002fe8:	69db      	ldr	r3, [r3, #28]
 8002fea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fee:	607b      	str	r3, [r7, #4]
 8002ff0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002ff2:	4b0a      	ldr	r3, [pc, #40]	; (800301c <HAL_MspInit+0x60>)
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	60fb      	str	r3, [r7, #12]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002ffe:	60fb      	str	r3, [r7, #12]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003006:	60fb      	str	r3, [r7, #12]
 8003008:	4a04      	ldr	r2, [pc, #16]	; (800301c <HAL_MspInit+0x60>)
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800300e:	bf00      	nop
 8003010:	3714      	adds	r7, #20
 8003012:	46bd      	mov	sp, r7
 8003014:	bc80      	pop	{r7}
 8003016:	4770      	bx	lr
 8003018:	40021000 	.word	0x40021000
 800301c:	40010000 	.word	0x40010000

08003020 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b088      	sub	sp, #32
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003028:	f107 0310 	add.w	r3, r7, #16
 800302c:	2200      	movs	r2, #0
 800302e:	601a      	str	r2, [r3, #0]
 8003030:	605a      	str	r2, [r3, #4]
 8003032:	609a      	str	r2, [r3, #8]
 8003034:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a29      	ldr	r2, [pc, #164]	; (80030e0 <HAL_ADC_MspInit+0xc0>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d14a      	bne.n	80030d6 <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003040:	4b28      	ldr	r3, [pc, #160]	; (80030e4 <HAL_ADC_MspInit+0xc4>)
 8003042:	699b      	ldr	r3, [r3, #24]
 8003044:	4a27      	ldr	r2, [pc, #156]	; (80030e4 <HAL_ADC_MspInit+0xc4>)
 8003046:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800304a:	6193      	str	r3, [r2, #24]
 800304c:	4b25      	ldr	r3, [pc, #148]	; (80030e4 <HAL_ADC_MspInit+0xc4>)
 800304e:	699b      	ldr	r3, [r3, #24]
 8003050:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003054:	60fb      	str	r3, [r7, #12]
 8003056:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003058:	4b22      	ldr	r3, [pc, #136]	; (80030e4 <HAL_ADC_MspInit+0xc4>)
 800305a:	699b      	ldr	r3, [r3, #24]
 800305c:	4a21      	ldr	r2, [pc, #132]	; (80030e4 <HAL_ADC_MspInit+0xc4>)
 800305e:	f043 0304 	orr.w	r3, r3, #4
 8003062:	6193      	str	r3, [r2, #24]
 8003064:	4b1f      	ldr	r3, [pc, #124]	; (80030e4 <HAL_ADC_MspInit+0xc4>)
 8003066:	699b      	ldr	r3, [r3, #24]
 8003068:	f003 0304 	and.w	r3, r3, #4
 800306c:	60bb      	str	r3, [r7, #8]
 800306e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8003070:	23ff      	movs	r3, #255	; 0xff
 8003072:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003074:	2303      	movs	r3, #3
 8003076:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003078:	f107 0310 	add.w	r3, r7, #16
 800307c:	4619      	mov	r1, r3
 800307e:	481a      	ldr	r0, [pc, #104]	; (80030e8 <HAL_ADC_MspInit+0xc8>)
 8003080:	f001 ff1c 	bl	8004ebc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8003084:	4b19      	ldr	r3, [pc, #100]	; (80030ec <HAL_ADC_MspInit+0xcc>)
 8003086:	4a1a      	ldr	r2, [pc, #104]	; (80030f0 <HAL_ADC_MspInit+0xd0>)
 8003088:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800308a:	4b18      	ldr	r3, [pc, #96]	; (80030ec <HAL_ADC_MspInit+0xcc>)
 800308c:	2200      	movs	r2, #0
 800308e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003090:	4b16      	ldr	r3, [pc, #88]	; (80030ec <HAL_ADC_MspInit+0xcc>)
 8003092:	2200      	movs	r2, #0
 8003094:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003096:	4b15      	ldr	r3, [pc, #84]	; (80030ec <HAL_ADC_MspInit+0xcc>)
 8003098:	2280      	movs	r2, #128	; 0x80
 800309a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800309c:	4b13      	ldr	r3, [pc, #76]	; (80030ec <HAL_ADC_MspInit+0xcc>)
 800309e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80030a2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80030a4:	4b11      	ldr	r3, [pc, #68]	; (80030ec <HAL_ADC_MspInit+0xcc>)
 80030a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030aa:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80030ac:	4b0f      	ldr	r3, [pc, #60]	; (80030ec <HAL_ADC_MspInit+0xcc>)
 80030ae:	2220      	movs	r2, #32
 80030b0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 80030b2:	4b0e      	ldr	r3, [pc, #56]	; (80030ec <HAL_ADC_MspInit+0xcc>)
 80030b4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80030b8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80030ba:	480c      	ldr	r0, [pc, #48]	; (80030ec <HAL_ADC_MspInit+0xcc>)
 80030bc:	f001 fd10 	bl	8004ae0 <HAL_DMA_Init>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d001      	beq.n	80030ca <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 80030c6:	f7ff ff6f 	bl	8002fa8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	4a07      	ldr	r2, [pc, #28]	; (80030ec <HAL_ADC_MspInit+0xcc>)
 80030ce:	621a      	str	r2, [r3, #32]
 80030d0:	4a06      	ldr	r2, [pc, #24]	; (80030ec <HAL_ADC_MspInit+0xcc>)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80030d6:	bf00      	nop
 80030d8:	3720      	adds	r7, #32
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	40012400 	.word	0x40012400
 80030e4:	40021000 	.word	0x40021000
 80030e8:	40010800 	.word	0x40010800
 80030ec:	2000009c 	.word	0x2000009c
 80030f0:	40020008 	.word	0x40020008

080030f4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b088      	sub	sp, #32
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030fc:	f107 0310 	add.w	r3, r7, #16
 8003100:	2200      	movs	r2, #0
 8003102:	601a      	str	r2, [r3, #0]
 8003104:	605a      	str	r2, [r3, #4]
 8003106:	609a      	str	r2, [r3, #8]
 8003108:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a20      	ldr	r2, [pc, #128]	; (8003190 <HAL_CAN_MspInit+0x9c>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d139      	bne.n	8003188 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003114:	4b1f      	ldr	r3, [pc, #124]	; (8003194 <HAL_CAN_MspInit+0xa0>)
 8003116:	69db      	ldr	r3, [r3, #28]
 8003118:	4a1e      	ldr	r2, [pc, #120]	; (8003194 <HAL_CAN_MspInit+0xa0>)
 800311a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800311e:	61d3      	str	r3, [r2, #28]
 8003120:	4b1c      	ldr	r3, [pc, #112]	; (8003194 <HAL_CAN_MspInit+0xa0>)
 8003122:	69db      	ldr	r3, [r3, #28]
 8003124:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003128:	60fb      	str	r3, [r7, #12]
 800312a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800312c:	4b19      	ldr	r3, [pc, #100]	; (8003194 <HAL_CAN_MspInit+0xa0>)
 800312e:	699b      	ldr	r3, [r3, #24]
 8003130:	4a18      	ldr	r2, [pc, #96]	; (8003194 <HAL_CAN_MspInit+0xa0>)
 8003132:	f043 0304 	orr.w	r3, r3, #4
 8003136:	6193      	str	r3, [r2, #24]
 8003138:	4b16      	ldr	r3, [pc, #88]	; (8003194 <HAL_CAN_MspInit+0xa0>)
 800313a:	699b      	ldr	r3, [r3, #24]
 800313c:	f003 0304 	and.w	r3, r3, #4
 8003140:	60bb      	str	r3, [r7, #8]
 8003142:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003144:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003148:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800314a:	2300      	movs	r3, #0
 800314c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314e:	2300      	movs	r3, #0
 8003150:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003152:	f107 0310 	add.w	r3, r7, #16
 8003156:	4619      	mov	r1, r3
 8003158:	480f      	ldr	r0, [pc, #60]	; (8003198 <HAL_CAN_MspInit+0xa4>)
 800315a:	f001 feaf 	bl	8004ebc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800315e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003162:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003164:	2302      	movs	r3, #2
 8003166:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003168:	2303      	movs	r3, #3
 800316a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800316c:	f107 0310 	add.w	r3, r7, #16
 8003170:	4619      	mov	r1, r3
 8003172:	4809      	ldr	r0, [pc, #36]	; (8003198 <HAL_CAN_MspInit+0xa4>)
 8003174:	f001 fea2 	bl	8004ebc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8003178:	2200      	movs	r2, #0
 800317a:	2100      	movs	r1, #0
 800317c:	2014      	movs	r0, #20
 800317e:	f001 fc78 	bl	8004a72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8003182:	2014      	movs	r0, #20
 8003184:	f001 fc91 	bl	8004aaa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8003188:	bf00      	nop
 800318a:	3720      	adds	r7, #32
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}
 8003190:	40006400 	.word	0x40006400
 8003194:	40021000 	.word	0x40021000
 8003198:	40010800 	.word	0x40010800

0800319c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b086      	sub	sp, #24
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a1f      	ldr	r2, [pc, #124]	; (8003228 <HAL_TIM_Base_MspInit+0x8c>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d10c      	bne.n	80031c8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80031ae:	4b1f      	ldr	r3, [pc, #124]	; (800322c <HAL_TIM_Base_MspInit+0x90>)
 80031b0:	699b      	ldr	r3, [r3, #24]
 80031b2:	4a1e      	ldr	r2, [pc, #120]	; (800322c <HAL_TIM_Base_MspInit+0x90>)
 80031b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80031b8:	6193      	str	r3, [r2, #24]
 80031ba:	4b1c      	ldr	r3, [pc, #112]	; (800322c <HAL_TIM_Base_MspInit+0x90>)
 80031bc:	699b      	ldr	r3, [r3, #24]
 80031be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031c2:	617b      	str	r3, [r7, #20]
 80031c4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80031c6:	e02a      	b.n	800321e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM2)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031d0:	d10c      	bne.n	80031ec <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80031d2:	4b16      	ldr	r3, [pc, #88]	; (800322c <HAL_TIM_Base_MspInit+0x90>)
 80031d4:	69db      	ldr	r3, [r3, #28]
 80031d6:	4a15      	ldr	r2, [pc, #84]	; (800322c <HAL_TIM_Base_MspInit+0x90>)
 80031d8:	f043 0301 	orr.w	r3, r3, #1
 80031dc:	61d3      	str	r3, [r2, #28]
 80031de:	4b13      	ldr	r3, [pc, #76]	; (800322c <HAL_TIM_Base_MspInit+0x90>)
 80031e0:	69db      	ldr	r3, [r3, #28]
 80031e2:	f003 0301 	and.w	r3, r3, #1
 80031e6:	613b      	str	r3, [r7, #16]
 80031e8:	693b      	ldr	r3, [r7, #16]
}
 80031ea:	e018      	b.n	800321e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM3)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a0f      	ldr	r2, [pc, #60]	; (8003230 <HAL_TIM_Base_MspInit+0x94>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d113      	bne.n	800321e <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80031f6:	4b0d      	ldr	r3, [pc, #52]	; (800322c <HAL_TIM_Base_MspInit+0x90>)
 80031f8:	69db      	ldr	r3, [r3, #28]
 80031fa:	4a0c      	ldr	r2, [pc, #48]	; (800322c <HAL_TIM_Base_MspInit+0x90>)
 80031fc:	f043 0302 	orr.w	r3, r3, #2
 8003200:	61d3      	str	r3, [r2, #28]
 8003202:	4b0a      	ldr	r3, [pc, #40]	; (800322c <HAL_TIM_Base_MspInit+0x90>)
 8003204:	69db      	ldr	r3, [r3, #28]
 8003206:	f003 0302 	and.w	r3, r3, #2
 800320a:	60fb      	str	r3, [r7, #12]
 800320c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800320e:	2200      	movs	r2, #0
 8003210:	2100      	movs	r1, #0
 8003212:	201d      	movs	r0, #29
 8003214:	f001 fc2d 	bl	8004a72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003218:	201d      	movs	r0, #29
 800321a:	f001 fc46 	bl	8004aaa <HAL_NVIC_EnableIRQ>
}
 800321e:	bf00      	nop
 8003220:	3718      	adds	r7, #24
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	40012c00 	.word	0x40012c00
 800322c:	40021000 	.word	0x40021000
 8003230:	40000400 	.word	0x40000400

08003234 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b088      	sub	sp, #32
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800323c:	f107 0310 	add.w	r3, r7, #16
 8003240:	2200      	movs	r2, #0
 8003242:	601a      	str	r2, [r3, #0]
 8003244:	605a      	str	r2, [r3, #4]
 8003246:	609a      	str	r2, [r3, #8]
 8003248:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a10      	ldr	r2, [pc, #64]	; (8003290 <HAL_TIM_MspPostInit+0x5c>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d118      	bne.n	8003286 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003254:	4b0f      	ldr	r3, [pc, #60]	; (8003294 <HAL_TIM_MspPostInit+0x60>)
 8003256:	699b      	ldr	r3, [r3, #24]
 8003258:	4a0e      	ldr	r2, [pc, #56]	; (8003294 <HAL_TIM_MspPostInit+0x60>)
 800325a:	f043 0308 	orr.w	r3, r3, #8
 800325e:	6193      	str	r3, [r2, #24]
 8003260:	4b0c      	ldr	r3, [pc, #48]	; (8003294 <HAL_TIM_MspPostInit+0x60>)
 8003262:	699b      	ldr	r3, [r3, #24]
 8003264:	f003 0308 	and.w	r3, r3, #8
 8003268:	60fb      	str	r3, [r7, #12]
 800326a:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PB14     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = DO01_Pin;
 800326c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003270:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003272:	2302      	movs	r3, #2
 8003274:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003276:	2302      	movs	r3, #2
 8003278:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DO01_GPIO_Port, &GPIO_InitStruct);
 800327a:	f107 0310 	add.w	r3, r7, #16
 800327e:	4619      	mov	r1, r3
 8003280:	4805      	ldr	r0, [pc, #20]	; (8003298 <HAL_TIM_MspPostInit+0x64>)
 8003282:	f001 fe1b 	bl	8004ebc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003286:	bf00      	nop
 8003288:	3720      	adds	r7, #32
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	40012c00 	.word	0x40012c00
 8003294:	40021000 	.word	0x40021000
 8003298:	40010c00 	.word	0x40010c00

0800329c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b088      	sub	sp, #32
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032a4:	f107 0310 	add.w	r3, r7, #16
 80032a8:	2200      	movs	r2, #0
 80032aa:	601a      	str	r2, [r3, #0]
 80032ac:	605a      	str	r2, [r3, #4]
 80032ae:	609a      	str	r2, [r3, #8]
 80032b0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a1c      	ldr	r2, [pc, #112]	; (8003328 <HAL_UART_MspInit+0x8c>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d131      	bne.n	8003320 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80032bc:	4b1b      	ldr	r3, [pc, #108]	; (800332c <HAL_UART_MspInit+0x90>)
 80032be:	699b      	ldr	r3, [r3, #24]
 80032c0:	4a1a      	ldr	r2, [pc, #104]	; (800332c <HAL_UART_MspInit+0x90>)
 80032c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032c6:	6193      	str	r3, [r2, #24]
 80032c8:	4b18      	ldr	r3, [pc, #96]	; (800332c <HAL_UART_MspInit+0x90>)
 80032ca:	699b      	ldr	r3, [r3, #24]
 80032cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032d0:	60fb      	str	r3, [r7, #12]
 80032d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032d4:	4b15      	ldr	r3, [pc, #84]	; (800332c <HAL_UART_MspInit+0x90>)
 80032d6:	699b      	ldr	r3, [r3, #24]
 80032d8:	4a14      	ldr	r2, [pc, #80]	; (800332c <HAL_UART_MspInit+0x90>)
 80032da:	f043 0304 	orr.w	r3, r3, #4
 80032de:	6193      	str	r3, [r2, #24]
 80032e0:	4b12      	ldr	r3, [pc, #72]	; (800332c <HAL_UART_MspInit+0x90>)
 80032e2:	699b      	ldr	r3, [r3, #24]
 80032e4:	f003 0304 	and.w	r3, r3, #4
 80032e8:	60bb      	str	r3, [r7, #8]
 80032ea:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80032ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80032f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032f2:	2302      	movs	r3, #2
 80032f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80032f6:	2303      	movs	r3, #3
 80032f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032fa:	f107 0310 	add.w	r3, r7, #16
 80032fe:	4619      	mov	r1, r3
 8003300:	480b      	ldr	r0, [pc, #44]	; (8003330 <HAL_UART_MspInit+0x94>)
 8003302:	f001 fddb 	bl	8004ebc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003306:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800330a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800330c:	2300      	movs	r3, #0
 800330e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003310:	2300      	movs	r3, #0
 8003312:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003314:	f107 0310 	add.w	r3, r7, #16
 8003318:	4619      	mov	r1, r3
 800331a:	4805      	ldr	r0, [pc, #20]	; (8003330 <HAL_UART_MspInit+0x94>)
 800331c:	f001 fdce 	bl	8004ebc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003320:	bf00      	nop
 8003322:	3720      	adds	r7, #32
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	40013800 	.word	0x40013800
 800332c:	40021000 	.word	0x40021000
 8003330:	40010800 	.word	0x40010800

08003334 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003334:	b480      	push	{r7}
 8003336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003338:	e7fe      	b.n	8003338 <NMI_Handler+0x4>

0800333a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800333a:	b480      	push	{r7}
 800333c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800333e:	e7fe      	b.n	800333e <HardFault_Handler+0x4>

08003340 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003340:	b480      	push	{r7}
 8003342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003344:	e7fe      	b.n	8003344 <MemManage_Handler+0x4>

08003346 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003346:	b480      	push	{r7}
 8003348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800334a:	e7fe      	b.n	800334a <BusFault_Handler+0x4>

0800334c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003350:	e7fe      	b.n	8003350 <UsageFault_Handler+0x4>

08003352 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003352:	b480      	push	{r7}
 8003354:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003356:	bf00      	nop
 8003358:	46bd      	mov	sp, r7
 800335a:	bc80      	pop	{r7}
 800335c:	4770      	bx	lr

0800335e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800335e:	b480      	push	{r7}
 8003360:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003362:	bf00      	nop
 8003364:	46bd      	mov	sp, r7
 8003366:	bc80      	pop	{r7}
 8003368:	4770      	bx	lr

0800336a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800336a:	b480      	push	{r7}
 800336c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800336e:	bf00      	nop
 8003370:	46bd      	mov	sp, r7
 8003372:	bc80      	pop	{r7}
 8003374:	4770      	bx	lr

08003376 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003376:	b580      	push	{r7, lr}
 8003378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800337a:	f000 f893 	bl	80034a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800337e:	bf00      	nop
 8003380:	bd80      	pop	{r7, pc}
	...

08003384 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003388:	4802      	ldr	r0, [pc, #8]	; (8003394 <DMA1_Channel1_IRQHandler+0x10>)
 800338a:	f001 fc63 	bl	8004c54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800338e:	bf00      	nop
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	2000009c 	.word	0x2000009c

08003398 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800339c:	4802      	ldr	r0, [pc, #8]	; (80033a8 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800339e:	f001 f87f 	bl	80044a0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80033a2:	bf00      	nop
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	200000e0 	.word	0x200000e0

080033ac <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80033b0:	4802      	ldr	r0, [pc, #8]	; (80033bc <TIM3_IRQHandler+0x10>)
 80033b2:	f002 fddf 	bl	8005f74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80033b6:	bf00      	nop
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	20000198 	.word	0x20000198

080033c0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80033c4:	bf00      	nop
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bc80      	pop	{r7}
 80033ca:	4770      	bx	lr

080033cc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80033cc:	f7ff fff8 	bl	80033c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80033d0:	480b      	ldr	r0, [pc, #44]	; (8003400 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80033d2:	490c      	ldr	r1, [pc, #48]	; (8003404 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80033d4:	4a0c      	ldr	r2, [pc, #48]	; (8003408 <LoopFillZerobss+0x16>)
  movs r3, #0
 80033d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033d8:	e002      	b.n	80033e0 <LoopCopyDataInit>

080033da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033de:	3304      	adds	r3, #4

080033e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033e4:	d3f9      	bcc.n	80033da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033e6:	4a09      	ldr	r2, [pc, #36]	; (800340c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80033e8:	4c09      	ldr	r4, [pc, #36]	; (8003410 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80033ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033ec:	e001      	b.n	80033f2 <LoopFillZerobss>

080033ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033f0:	3204      	adds	r2, #4

080033f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033f4:	d3fb      	bcc.n	80033ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80033f6:	f003 fd5d 	bl	8006eb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80033fa:	f7ff f999 	bl	8002730 <main>
  bx lr
 80033fe:	4770      	bx	lr
  ldr r0, =_sdata
 8003400:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003404:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8003408:	080070ec 	.word	0x080070ec
  ldr r2, =_sbss
 800340c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8003410:	20002514 	.word	0x20002514

08003414 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003414:	e7fe      	b.n	8003414 <ADC1_2_IRQHandler>
	...

08003418 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800341c:	4b08      	ldr	r3, [pc, #32]	; (8003440 <HAL_Init+0x28>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a07      	ldr	r2, [pc, #28]	; (8003440 <HAL_Init+0x28>)
 8003422:	f043 0310 	orr.w	r3, r3, #16
 8003426:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003428:	2003      	movs	r0, #3
 800342a:	f001 fb17 	bl	8004a5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800342e:	200f      	movs	r0, #15
 8003430:	f000 f808 	bl	8003444 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003434:	f7ff fdc2 	bl	8002fbc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003438:	2300      	movs	r3, #0
}
 800343a:	4618      	mov	r0, r3
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	40022000 	.word	0x40022000

08003444 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b082      	sub	sp, #8
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800344c:	4b12      	ldr	r3, [pc, #72]	; (8003498 <HAL_InitTick+0x54>)
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	4b12      	ldr	r3, [pc, #72]	; (800349c <HAL_InitTick+0x58>)
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	4619      	mov	r1, r3
 8003456:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800345a:	fbb3 f3f1 	udiv	r3, r3, r1
 800345e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003462:	4618      	mov	r0, r3
 8003464:	f001 fb2f 	bl	8004ac6 <HAL_SYSTICK_Config>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d001      	beq.n	8003472 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	e00e      	b.n	8003490 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2b0f      	cmp	r3, #15
 8003476:	d80a      	bhi.n	800348e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003478:	2200      	movs	r2, #0
 800347a:	6879      	ldr	r1, [r7, #4]
 800347c:	f04f 30ff 	mov.w	r0, #4294967295
 8003480:	f001 faf7 	bl	8004a72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003484:	4a06      	ldr	r2, [pc, #24]	; (80034a0 <HAL_InitTick+0x5c>)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800348a:	2300      	movs	r3, #0
 800348c:	e000      	b.n	8003490 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
}
 8003490:	4618      	mov	r0, r3
 8003492:	3708      	adds	r7, #8
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	20000000 	.word	0x20000000
 800349c:	20000008 	.word	0x20000008
 80034a0:	20000004 	.word	0x20000004

080034a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034a8:	4b05      	ldr	r3, [pc, #20]	; (80034c0 <HAL_IncTick+0x1c>)
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	461a      	mov	r2, r3
 80034ae:	4b05      	ldr	r3, [pc, #20]	; (80034c4 <HAL_IncTick+0x20>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4413      	add	r3, r2
 80034b4:	4a03      	ldr	r2, [pc, #12]	; (80034c4 <HAL_IncTick+0x20>)
 80034b6:	6013      	str	r3, [r2, #0]
}
 80034b8:	bf00      	nop
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bc80      	pop	{r7}
 80034be:	4770      	bx	lr
 80034c0:	20000008 	.word	0x20000008
 80034c4:	20002510 	.word	0x20002510

080034c8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034c8:	b480      	push	{r7}
 80034ca:	af00      	add	r7, sp, #0
  return uwTick;
 80034cc:	4b02      	ldr	r3, [pc, #8]	; (80034d8 <HAL_GetTick+0x10>)
 80034ce:	681b      	ldr	r3, [r3, #0]
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bc80      	pop	{r7}
 80034d6:	4770      	bx	lr
 80034d8:	20002510 	.word	0x20002510

080034dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b084      	sub	sp, #16
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034e4:	f7ff fff0 	bl	80034c8 <HAL_GetTick>
 80034e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034f4:	d005      	beq.n	8003502 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80034f6:	4b0a      	ldr	r3, [pc, #40]	; (8003520 <HAL_Delay+0x44>)
 80034f8:	781b      	ldrb	r3, [r3, #0]
 80034fa:	461a      	mov	r2, r3
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	4413      	add	r3, r2
 8003500:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003502:	bf00      	nop
 8003504:	f7ff ffe0 	bl	80034c8 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	68fa      	ldr	r2, [r7, #12]
 8003510:	429a      	cmp	r2, r3
 8003512:	d8f7      	bhi.n	8003504 <HAL_Delay+0x28>
  {
  }
}
 8003514:	bf00      	nop
 8003516:	bf00      	nop
 8003518:	3710      	adds	r7, #16
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	20000008 	.word	0x20000008

08003524 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b086      	sub	sp, #24
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800352c:	2300      	movs	r3, #0
 800352e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003530:	2300      	movs	r3, #0
 8003532:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003534:	2300      	movs	r3, #0
 8003536:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003538:	2300      	movs	r3, #0
 800353a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d101      	bne.n	8003546 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e0be      	b.n	80036c4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003550:	2b00      	cmp	r3, #0
 8003552:	d109      	bne.n	8003568 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f7ff fd5c 	bl	8003020 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f000 faf5 	bl	8003b58 <ADC_ConversionStop_Disable>
 800356e:	4603      	mov	r3, r0
 8003570:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003576:	f003 0310 	and.w	r3, r3, #16
 800357a:	2b00      	cmp	r3, #0
 800357c:	f040 8099 	bne.w	80036b2 <HAL_ADC_Init+0x18e>
 8003580:	7dfb      	ldrb	r3, [r7, #23]
 8003582:	2b00      	cmp	r3, #0
 8003584:	f040 8095 	bne.w	80036b2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800358c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003590:	f023 0302 	bic.w	r3, r3, #2
 8003594:	f043 0202 	orr.w	r2, r3, #2
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80035a4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	7b1b      	ldrb	r3, [r3, #12]
 80035aa:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80035ac:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80035ae:	68ba      	ldr	r2, [r7, #8]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035bc:	d003      	beq.n	80035c6 <HAL_ADC_Init+0xa2>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d102      	bne.n	80035cc <HAL_ADC_Init+0xa8>
 80035c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80035ca:	e000      	b.n	80035ce <HAL_ADC_Init+0xaa>
 80035cc:	2300      	movs	r3, #0
 80035ce:	693a      	ldr	r2, [r7, #16]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	7d1b      	ldrb	r3, [r3, #20]
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d119      	bne.n	8003610 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	7b1b      	ldrb	r3, [r3, #12]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d109      	bne.n	80035f8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	699b      	ldr	r3, [r3, #24]
 80035e8:	3b01      	subs	r3, #1
 80035ea:	035a      	lsls	r2, r3, #13
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80035f4:	613b      	str	r3, [r7, #16]
 80035f6:	e00b      	b.n	8003610 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035fc:	f043 0220 	orr.w	r2, r3, #32
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003608:	f043 0201 	orr.w	r2, r3, #1
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	693a      	ldr	r2, [r7, #16]
 8003620:	430a      	orrs	r2, r1
 8003622:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	689a      	ldr	r2, [r3, #8]
 800362a:	4b28      	ldr	r3, [pc, #160]	; (80036cc <HAL_ADC_Init+0x1a8>)
 800362c:	4013      	ands	r3, r2
 800362e:	687a      	ldr	r2, [r7, #4]
 8003630:	6812      	ldr	r2, [r2, #0]
 8003632:	68b9      	ldr	r1, [r7, #8]
 8003634:	430b      	orrs	r3, r1
 8003636:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003640:	d003      	beq.n	800364a <HAL_ADC_Init+0x126>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	2b01      	cmp	r3, #1
 8003648:	d104      	bne.n	8003654 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	3b01      	subs	r3, #1
 8003650:	051b      	lsls	r3, r3, #20
 8003652:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800365a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	68fa      	ldr	r2, [r7, #12]
 8003664:	430a      	orrs	r2, r1
 8003666:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	689a      	ldr	r2, [r3, #8]
 800366e:	4b18      	ldr	r3, [pc, #96]	; (80036d0 <HAL_ADC_Init+0x1ac>)
 8003670:	4013      	ands	r3, r2
 8003672:	68ba      	ldr	r2, [r7, #8]
 8003674:	429a      	cmp	r2, r3
 8003676:	d10b      	bne.n	8003690 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2200      	movs	r2, #0
 800367c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003682:	f023 0303 	bic.w	r3, r3, #3
 8003686:	f043 0201 	orr.w	r2, r3, #1
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800368e:	e018      	b.n	80036c2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003694:	f023 0312 	bic.w	r3, r3, #18
 8003698:	f043 0210 	orr.w	r2, r3, #16
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a4:	f043 0201 	orr.w	r2, r3, #1
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80036b0:	e007      	b.n	80036c2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b6:	f043 0210 	orr.w	r2, r3, #16
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80036c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	3718      	adds	r7, #24
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	ffe1f7fd 	.word	0xffe1f7fd
 80036d0:	ff1f0efe 	.word	0xff1f0efe

080036d4 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b086      	sub	sp, #24
 80036d8:	af00      	add	r7, sp, #0
 80036da:	60f8      	str	r0, [r7, #12]
 80036dc:	60b9      	str	r1, [r7, #8]
 80036de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036e0:	2300      	movs	r3, #0
 80036e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a64      	ldr	r2, [pc, #400]	; (800387c <HAL_ADC_Start_DMA+0x1a8>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d004      	beq.n	80036f8 <HAL_ADC_Start_DMA+0x24>
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a63      	ldr	r2, [pc, #396]	; (8003880 <HAL_ADC_Start_DMA+0x1ac>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d106      	bne.n	8003706 <HAL_ADC_Start_DMA+0x32>
 80036f8:	4b60      	ldr	r3, [pc, #384]	; (800387c <HAL_ADC_Start_DMA+0x1a8>)
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003700:	2b00      	cmp	r3, #0
 8003702:	f040 80b3 	bne.w	800386c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800370c:	2b01      	cmp	r3, #1
 800370e:	d101      	bne.n	8003714 <HAL_ADC_Start_DMA+0x40>
 8003710:	2302      	movs	r3, #2
 8003712:	e0ae      	b.n	8003872 <HAL_ADC_Start_DMA+0x19e>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800371c:	68f8      	ldr	r0, [r7, #12]
 800371e:	f000 f9c1 	bl	8003aa4 <ADC_Enable>
 8003722:	4603      	mov	r3, r0
 8003724:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003726:	7dfb      	ldrb	r3, [r7, #23]
 8003728:	2b00      	cmp	r3, #0
 800372a:	f040 809a 	bne.w	8003862 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003732:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003736:	f023 0301 	bic.w	r3, r3, #1
 800373a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a4e      	ldr	r2, [pc, #312]	; (8003880 <HAL_ADC_Start_DMA+0x1ac>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d105      	bne.n	8003758 <HAL_ADC_Start_DMA+0x84>
 800374c:	4b4b      	ldr	r3, [pc, #300]	; (800387c <HAL_ADC_Start_DMA+0x1a8>)
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d115      	bne.n	8003784 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800375c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800376e:	2b00      	cmp	r3, #0
 8003770:	d026      	beq.n	80037c0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003776:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800377a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003782:	e01d      	b.n	80037c0 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003788:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a39      	ldr	r2, [pc, #228]	; (800387c <HAL_ADC_Start_DMA+0x1a8>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d004      	beq.n	80037a4 <HAL_ADC_Start_DMA+0xd0>
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a38      	ldr	r2, [pc, #224]	; (8003880 <HAL_ADC_Start_DMA+0x1ac>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d10d      	bne.n	80037c0 <HAL_ADC_Start_DMA+0xec>
 80037a4:	4b35      	ldr	r3, [pc, #212]	; (800387c <HAL_ADC_Start_DMA+0x1a8>)
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d007      	beq.n	80037c0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037b4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80037b8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d006      	beq.n	80037da <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037d0:	f023 0206 	bic.w	r2, r3, #6
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	62da      	str	r2, [r3, #44]	; 0x2c
 80037d8:	e002      	b.n	80037e0 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2200      	movs	r2, #0
 80037de:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6a1b      	ldr	r3, [r3, #32]
 80037ec:	4a25      	ldr	r2, [pc, #148]	; (8003884 <HAL_ADC_Start_DMA+0x1b0>)
 80037ee:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6a1b      	ldr	r3, [r3, #32]
 80037f4:	4a24      	ldr	r2, [pc, #144]	; (8003888 <HAL_ADC_Start_DMA+0x1b4>)
 80037f6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6a1b      	ldr	r3, [r3, #32]
 80037fc:	4a23      	ldr	r2, [pc, #140]	; (800388c <HAL_ADC_Start_DMA+0x1b8>)
 80037fe:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f06f 0202 	mvn.w	r2, #2
 8003808:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	689a      	ldr	r2, [r3, #8]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003818:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6a18      	ldr	r0, [r3, #32]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	334c      	adds	r3, #76	; 0x4c
 8003824:	4619      	mov	r1, r3
 8003826:	68ba      	ldr	r2, [r7, #8]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f001 f9b3 	bl	8004b94 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003838:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800383c:	d108      	bne.n	8003850 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	689a      	ldr	r2, [r3, #8]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800384c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800384e:	e00f      	b.n	8003870 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	689a      	ldr	r2, [r3, #8]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800385e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003860:	e006      	b.n	8003870 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2200      	movs	r2, #0
 8003866:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800386a:	e001      	b.n	8003870 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003870:	7dfb      	ldrb	r3, [r7, #23]
}
 8003872:	4618      	mov	r0, r3
 8003874:	3718      	adds	r7, #24
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	40012400 	.word	0x40012400
 8003880:	40012800 	.word	0x40012800
 8003884:	08003bdb 	.word	0x08003bdb
 8003888:	08003c57 	.word	0x08003c57
 800388c:	08003c73 	.word	0x08003c73

08003890 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003898:	bf00      	nop
 800389a:	370c      	adds	r7, #12
 800389c:	46bd      	mov	sp, r7
 800389e:	bc80      	pop	{r7}
 80038a0:	4770      	bx	lr

080038a2 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80038a2:	b480      	push	{r7}
 80038a4:	b083      	sub	sp, #12
 80038a6:	af00      	add	r7, sp, #0
 80038a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80038aa:	bf00      	nop
 80038ac:	370c      	adds	r7, #12
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bc80      	pop	{r7}
 80038b2:	4770      	bx	lr

080038b4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80038b4:	b480      	push	{r7}
 80038b6:	b085      	sub	sp, #20
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038be:	2300      	movs	r3, #0
 80038c0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80038c2:	2300      	movs	r3, #0
 80038c4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d101      	bne.n	80038d4 <HAL_ADC_ConfigChannel+0x20>
 80038d0:	2302      	movs	r3, #2
 80038d2:	e0dc      	b.n	8003a8e <HAL_ADC_ConfigChannel+0x1da>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2201      	movs	r2, #1
 80038d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	2b06      	cmp	r3, #6
 80038e2:	d81c      	bhi.n	800391e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	685a      	ldr	r2, [r3, #4]
 80038ee:	4613      	mov	r3, r2
 80038f0:	009b      	lsls	r3, r3, #2
 80038f2:	4413      	add	r3, r2
 80038f4:	3b05      	subs	r3, #5
 80038f6:	221f      	movs	r2, #31
 80038f8:	fa02 f303 	lsl.w	r3, r2, r3
 80038fc:	43db      	mvns	r3, r3
 80038fe:	4019      	ands	r1, r3
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	6818      	ldr	r0, [r3, #0]
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	685a      	ldr	r2, [r3, #4]
 8003908:	4613      	mov	r3, r2
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	4413      	add	r3, r2
 800390e:	3b05      	subs	r3, #5
 8003910:	fa00 f203 	lsl.w	r2, r0, r3
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	430a      	orrs	r2, r1
 800391a:	635a      	str	r2, [r3, #52]	; 0x34
 800391c:	e03c      	b.n	8003998 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	2b0c      	cmp	r3, #12
 8003924:	d81c      	bhi.n	8003960 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	685a      	ldr	r2, [r3, #4]
 8003930:	4613      	mov	r3, r2
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	4413      	add	r3, r2
 8003936:	3b23      	subs	r3, #35	; 0x23
 8003938:	221f      	movs	r2, #31
 800393a:	fa02 f303 	lsl.w	r3, r2, r3
 800393e:	43db      	mvns	r3, r3
 8003940:	4019      	ands	r1, r3
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	6818      	ldr	r0, [r3, #0]
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	685a      	ldr	r2, [r3, #4]
 800394a:	4613      	mov	r3, r2
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	4413      	add	r3, r2
 8003950:	3b23      	subs	r3, #35	; 0x23
 8003952:	fa00 f203 	lsl.w	r2, r0, r3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	430a      	orrs	r2, r1
 800395c:	631a      	str	r2, [r3, #48]	; 0x30
 800395e:	e01b      	b.n	8003998 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	685a      	ldr	r2, [r3, #4]
 800396a:	4613      	mov	r3, r2
 800396c:	009b      	lsls	r3, r3, #2
 800396e:	4413      	add	r3, r2
 8003970:	3b41      	subs	r3, #65	; 0x41
 8003972:	221f      	movs	r2, #31
 8003974:	fa02 f303 	lsl.w	r3, r2, r3
 8003978:	43db      	mvns	r3, r3
 800397a:	4019      	ands	r1, r3
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	6818      	ldr	r0, [r3, #0]
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	685a      	ldr	r2, [r3, #4]
 8003984:	4613      	mov	r3, r2
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	4413      	add	r3, r2
 800398a:	3b41      	subs	r3, #65	; 0x41
 800398c:	fa00 f203 	lsl.w	r2, r0, r3
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	430a      	orrs	r2, r1
 8003996:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	2b09      	cmp	r3, #9
 800399e:	d91c      	bls.n	80039da <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	68d9      	ldr	r1, [r3, #12]
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	4613      	mov	r3, r2
 80039ac:	005b      	lsls	r3, r3, #1
 80039ae:	4413      	add	r3, r2
 80039b0:	3b1e      	subs	r3, #30
 80039b2:	2207      	movs	r2, #7
 80039b4:	fa02 f303 	lsl.w	r3, r2, r3
 80039b8:	43db      	mvns	r3, r3
 80039ba:	4019      	ands	r1, r3
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	6898      	ldr	r0, [r3, #8]
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	4613      	mov	r3, r2
 80039c6:	005b      	lsls	r3, r3, #1
 80039c8:	4413      	add	r3, r2
 80039ca:	3b1e      	subs	r3, #30
 80039cc:	fa00 f203 	lsl.w	r2, r0, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	430a      	orrs	r2, r1
 80039d6:	60da      	str	r2, [r3, #12]
 80039d8:	e019      	b.n	8003a0e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	6919      	ldr	r1, [r3, #16]
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	4613      	mov	r3, r2
 80039e6:	005b      	lsls	r3, r3, #1
 80039e8:	4413      	add	r3, r2
 80039ea:	2207      	movs	r2, #7
 80039ec:	fa02 f303 	lsl.w	r3, r2, r3
 80039f0:	43db      	mvns	r3, r3
 80039f2:	4019      	ands	r1, r3
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	6898      	ldr	r0, [r3, #8]
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	4613      	mov	r3, r2
 80039fe:	005b      	lsls	r3, r3, #1
 8003a00:	4413      	add	r3, r2
 8003a02:	fa00 f203 	lsl.w	r2, r0, r3
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	430a      	orrs	r2, r1
 8003a0c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	2b10      	cmp	r3, #16
 8003a14:	d003      	beq.n	8003a1e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003a1a:	2b11      	cmp	r3, #17
 8003a1c:	d132      	bne.n	8003a84 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a1d      	ldr	r2, [pc, #116]	; (8003a98 <HAL_ADC_ConfigChannel+0x1e4>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d125      	bne.n	8003a74 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d126      	bne.n	8003a84 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	689a      	ldr	r2, [r3, #8]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003a44:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	2b10      	cmp	r3, #16
 8003a4c:	d11a      	bne.n	8003a84 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003a4e:	4b13      	ldr	r3, [pc, #76]	; (8003a9c <HAL_ADC_ConfigChannel+0x1e8>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a13      	ldr	r2, [pc, #76]	; (8003aa0 <HAL_ADC_ConfigChannel+0x1ec>)
 8003a54:	fba2 2303 	umull	r2, r3, r2, r3
 8003a58:	0c9a      	lsrs	r2, r3, #18
 8003a5a:	4613      	mov	r3, r2
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	4413      	add	r3, r2
 8003a60:	005b      	lsls	r3, r3, #1
 8003a62:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003a64:	e002      	b.n	8003a6c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	3b01      	subs	r3, #1
 8003a6a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d1f9      	bne.n	8003a66 <HAL_ADC_ConfigChannel+0x1b2>
 8003a72:	e007      	b.n	8003a84 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a78:	f043 0220 	orr.w	r2, r3, #32
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2200      	movs	r2, #0
 8003a88:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003a8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3714      	adds	r7, #20
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bc80      	pop	{r7}
 8003a96:	4770      	bx	lr
 8003a98:	40012400 	.word	0x40012400
 8003a9c:	20000000 	.word	0x20000000
 8003aa0:	431bde83 	.word	0x431bde83

08003aa4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b084      	sub	sp, #16
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003aac:	2300      	movs	r3, #0
 8003aae:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	f003 0301 	and.w	r3, r3, #1
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d040      	beq.n	8003b44 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	689a      	ldr	r2, [r3, #8]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f042 0201 	orr.w	r2, r2, #1
 8003ad0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003ad2:	4b1f      	ldr	r3, [pc, #124]	; (8003b50 <ADC_Enable+0xac>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a1f      	ldr	r2, [pc, #124]	; (8003b54 <ADC_Enable+0xb0>)
 8003ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8003adc:	0c9b      	lsrs	r3, r3, #18
 8003ade:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003ae0:	e002      	b.n	8003ae8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	3b01      	subs	r3, #1
 8003ae6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1f9      	bne.n	8003ae2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003aee:	f7ff fceb 	bl	80034c8 <HAL_GetTick>
 8003af2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003af4:	e01f      	b.n	8003b36 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003af6:	f7ff fce7 	bl	80034c8 <HAL_GetTick>
 8003afa:	4602      	mov	r2, r0
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d918      	bls.n	8003b36 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	f003 0301 	and.w	r3, r3, #1
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d011      	beq.n	8003b36 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b16:	f043 0210 	orr.w	r2, r3, #16
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b22:	f043 0201 	orr.w	r2, r3, #1
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e007      	b.n	8003b46 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	f003 0301 	and.w	r3, r3, #1
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d1d8      	bne.n	8003af6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3710      	adds	r7, #16
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	20000000 	.word	0x20000000
 8003b54:	431bde83 	.word	0x431bde83

08003b58 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b084      	sub	sp, #16
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b60:	2300      	movs	r3, #0
 8003b62:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	f003 0301 	and.w	r3, r3, #1
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d12e      	bne.n	8003bd0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	689a      	ldr	r2, [r3, #8]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f022 0201 	bic.w	r2, r2, #1
 8003b80:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003b82:	f7ff fca1 	bl	80034c8 <HAL_GetTick>
 8003b86:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003b88:	e01b      	b.n	8003bc2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003b8a:	f7ff fc9d 	bl	80034c8 <HAL_GetTick>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d914      	bls.n	8003bc2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	f003 0301 	and.w	r3, r3, #1
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d10d      	bne.n	8003bc2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003baa:	f043 0210 	orr.w	r2, r3, #16
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bb6:	f043 0201 	orr.w	r2, r3, #1
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e007      	b.n	8003bd2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	f003 0301 	and.w	r3, r3, #1
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d0dc      	beq.n	8003b8a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003bd0:	2300      	movs	r3, #0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3710      	adds	r7, #16
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}

08003bda <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003bda:	b580      	push	{r7, lr}
 8003bdc:	b084      	sub	sp, #16
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be6:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bec:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d127      	bne.n	8003c44 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bf8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003c0a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003c0e:	d115      	bne.n	8003c3c <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d111      	bne.n	8003c3c <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c1c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d105      	bne.n	8003c3c <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c34:	f043 0201 	orr.w	r2, r3, #1
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003c3c:	68f8      	ldr	r0, [r7, #12]
 8003c3e:	f7ff fe27 	bl	8003890 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003c42:	e004      	b.n	8003c4e <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6a1b      	ldr	r3, [r3, #32]
 8003c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	4798      	blx	r3
}
 8003c4e:	bf00      	nop
 8003c50:	3710      	adds	r7, #16
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}

08003c56 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003c56:	b580      	push	{r7, lr}
 8003c58:	b084      	sub	sp, #16
 8003c5a:	af00      	add	r7, sp, #0
 8003c5c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c62:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003c64:	68f8      	ldr	r0, [r7, #12]
 8003c66:	f7fe fc49 	bl	80024fc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003c6a:	bf00      	nop
 8003c6c:	3710      	adds	r7, #16
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}

08003c72 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003c72:	b580      	push	{r7, lr}
 8003c74:	b084      	sub	sp, #16
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c7e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c84:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c90:	f043 0204 	orr.w	r2, r3, #4
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003c98:	68f8      	ldr	r0, [r7, #12]
 8003c9a:	f7ff fe02 	bl	80038a2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003c9e:	bf00      	nop
 8003ca0:	3710      	adds	r7, #16
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}
	...

08003ca8 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003ca8:	b590      	push	{r4, r7, lr}
 8003caa:	b087      	sub	sp, #28
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	d101      	bne.n	8003cc6 <HAL_ADCEx_Calibration_Start+0x1e>
 8003cc2:	2302      	movs	r3, #2
 8003cc4:	e097      	b.n	8003df6 <HAL_ADCEx_Calibration_Start+0x14e>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2201      	movs	r2, #1
 8003cca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f7ff ff42 	bl	8003b58 <ADC_ConversionStop_Disable>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	f7ff fee3 	bl	8003aa4 <ADC_Enable>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8003ce2:	7dfb      	ldrb	r3, [r7, #23]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	f040 8081 	bne.w	8003dec <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cee:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003cf2:	f023 0302 	bic.w	r3, r3, #2
 8003cf6:	f043 0202 	orr.w	r2, r3, #2
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003cfe:	4b40      	ldr	r3, [pc, #256]	; (8003e00 <HAL_ADCEx_Calibration_Start+0x158>)
 8003d00:	681c      	ldr	r4, [r3, #0]
 8003d02:	2002      	movs	r0, #2
 8003d04:	f001 ff3c 	bl	8005b80 <HAL_RCCEx_GetPeriphCLKFreq>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8003d0e:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8003d10:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8003d12:	e002      	b.n	8003d1a <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	3b01      	subs	r3, #1
 8003d18:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d1f9      	bne.n	8003d14 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	689a      	ldr	r2, [r3, #8]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f042 0208 	orr.w	r2, r2, #8
 8003d2e:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003d30:	f7ff fbca 	bl	80034c8 <HAL_GetTick>
 8003d34:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003d36:	e01b      	b.n	8003d70 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003d38:	f7ff fbc6 	bl	80034c8 <HAL_GetTick>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	1ad3      	subs	r3, r2, r3
 8003d42:	2b0a      	cmp	r3, #10
 8003d44:	d914      	bls.n	8003d70 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	f003 0308 	and.w	r3, r3, #8
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d00d      	beq.n	8003d70 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d58:	f023 0312 	bic.w	r3, r3, #18
 8003d5c:	f043 0210 	orr.w	r2, r3, #16
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2200      	movs	r2, #0
 8003d68:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e042      	b.n	8003df6 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	f003 0308 	and.w	r3, r3, #8
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d1dc      	bne.n	8003d38 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	689a      	ldr	r2, [r3, #8]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f042 0204 	orr.w	r2, r2, #4
 8003d8c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003d8e:	f7ff fb9b 	bl	80034c8 <HAL_GetTick>
 8003d92:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003d94:	e01b      	b.n	8003dce <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003d96:	f7ff fb97 	bl	80034c8 <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	2b0a      	cmp	r3, #10
 8003da2:	d914      	bls.n	8003dce <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f003 0304 	and.w	r3, r3, #4
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d00d      	beq.n	8003dce <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003db6:	f023 0312 	bic.w	r3, r3, #18
 8003dba:	f043 0210 	orr.w	r2, r3, #16
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e013      	b.n	8003df6 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	f003 0304 	and.w	r3, r3, #4
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d1dc      	bne.n	8003d96 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003de0:	f023 0303 	bic.w	r3, r3, #3
 8003de4:	f043 0201 	orr.w	r2, r3, #1
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003df4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	371c      	adds	r7, #28
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd90      	pop	{r4, r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	20000000 	.word	0x20000000

08003e04 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d101      	bne.n	8003e16 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e0ed      	b.n	8003ff2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d102      	bne.n	8003e28 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f7ff f966 	bl	80030f4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f042 0201 	orr.w	r2, r2, #1
 8003e36:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e38:	f7ff fb46 	bl	80034c8 <HAL_GetTick>
 8003e3c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003e3e:	e012      	b.n	8003e66 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003e40:	f7ff fb42 	bl	80034c8 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	2b0a      	cmp	r3, #10
 8003e4c:	d90b      	bls.n	8003e66 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e52:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2205      	movs	r2, #5
 8003e5e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e0c5      	b.n	8003ff2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f003 0301 	and.w	r3, r3, #1
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d0e5      	beq.n	8003e40 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f022 0202 	bic.w	r2, r2, #2
 8003e82:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e84:	f7ff fb20 	bl	80034c8 <HAL_GetTick>
 8003e88:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003e8a:	e012      	b.n	8003eb2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003e8c:	f7ff fb1c 	bl	80034c8 <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	2b0a      	cmp	r3, #10
 8003e98:	d90b      	bls.n	8003eb2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2205      	movs	r2, #5
 8003eaa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e09f      	b.n	8003ff2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	f003 0302 	and.w	r3, r3, #2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d1e5      	bne.n	8003e8c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	7e1b      	ldrb	r3, [r3, #24]
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d108      	bne.n	8003eda <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003ed6:	601a      	str	r2, [r3, #0]
 8003ed8:	e007      	b.n	8003eea <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ee8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	7e5b      	ldrb	r3, [r3, #25]
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d108      	bne.n	8003f04 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f00:	601a      	str	r2, [r3, #0]
 8003f02:	e007      	b.n	8003f14 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f12:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	7e9b      	ldrb	r3, [r3, #26]
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d108      	bne.n	8003f2e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f042 0220 	orr.w	r2, r2, #32
 8003f2a:	601a      	str	r2, [r3, #0]
 8003f2c:	e007      	b.n	8003f3e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f022 0220 	bic.w	r2, r2, #32
 8003f3c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	7edb      	ldrb	r3, [r3, #27]
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d108      	bne.n	8003f58 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f022 0210 	bic.w	r2, r2, #16
 8003f54:	601a      	str	r2, [r3, #0]
 8003f56:	e007      	b.n	8003f68 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f042 0210 	orr.w	r2, r2, #16
 8003f66:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	7f1b      	ldrb	r3, [r3, #28]
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d108      	bne.n	8003f82 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f042 0208 	orr.w	r2, r2, #8
 8003f7e:	601a      	str	r2, [r3, #0]
 8003f80:	e007      	b.n	8003f92 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f022 0208 	bic.w	r2, r2, #8
 8003f90:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	7f5b      	ldrb	r3, [r3, #29]
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d108      	bne.n	8003fac <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f042 0204 	orr.w	r2, r2, #4
 8003fa8:	601a      	str	r2, [r3, #0]
 8003faa:	e007      	b.n	8003fbc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f022 0204 	bic.w	r2, r2, #4
 8003fba:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	689a      	ldr	r2, [r3, #8]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	431a      	orrs	r2, r3
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	691b      	ldr	r3, [r3, #16]
 8003fca:	431a      	orrs	r2, r3
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	695b      	ldr	r3, [r3, #20]
 8003fd0:	ea42 0103 	orr.w	r1, r2, r3
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	1e5a      	subs	r2, r3, #1
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	430a      	orrs	r2, r1
 8003fe0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3710      	adds	r7, #16
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}

08003ffa <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8003ffa:	b480      	push	{r7}
 8003ffc:	b087      	sub	sp, #28
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	6078      	str	r0, [r7, #4]
 8004002:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004010:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004012:	7cfb      	ldrb	r3, [r7, #19]
 8004014:	2b01      	cmp	r3, #1
 8004016:	d003      	beq.n	8004020 <HAL_CAN_ConfigFilter+0x26>
 8004018:	7cfb      	ldrb	r3, [r7, #19]
 800401a:	2b02      	cmp	r3, #2
 800401c:	f040 80aa 	bne.w	8004174 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004026:	f043 0201 	orr.w	r2, r3, #1
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	695b      	ldr	r3, [r3, #20]
 8004034:	f003 031f 	and.w	r3, r3, #31
 8004038:	2201      	movs	r2, #1
 800403a:	fa02 f303 	lsl.w	r3, r2, r3
 800403e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	43db      	mvns	r3, r3
 800404a:	401a      	ands	r2, r3
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	69db      	ldr	r3, [r3, #28]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d123      	bne.n	80040a2 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	43db      	mvns	r3, r3
 8004064:	401a      	ands	r2, r3
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	68db      	ldr	r3, [r3, #12]
 8004070:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004078:	683a      	ldr	r2, [r7, #0]
 800407a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800407c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	3248      	adds	r2, #72	; 0x48
 8004082:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004096:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004098:	6979      	ldr	r1, [r7, #20]
 800409a:	3348      	adds	r3, #72	; 0x48
 800409c:	00db      	lsls	r3, r3, #3
 800409e:	440b      	add	r3, r1
 80040a0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	69db      	ldr	r3, [r3, #28]
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d122      	bne.n	80040f0 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	431a      	orrs	r2, r3
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80040c6:	683a      	ldr	r2, [r7, #0]
 80040c8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80040ca:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	3248      	adds	r2, #72	; 0x48
 80040d0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80040e4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80040e6:	6979      	ldr	r1, [r7, #20]
 80040e8:	3348      	adds	r3, #72	; 0x48
 80040ea:	00db      	lsls	r3, r3, #3
 80040ec:	440b      	add	r3, r1
 80040ee:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	699b      	ldr	r3, [r3, #24]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d109      	bne.n	800410c <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	43db      	mvns	r3, r3
 8004102:	401a      	ands	r2, r3
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800410a:	e007      	b.n	800411c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	431a      	orrs	r2, r3
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	691b      	ldr	r3, [r3, #16]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d109      	bne.n	8004138 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	43db      	mvns	r3, r3
 800412e:	401a      	ands	r2, r3
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8004136:	e007      	b.n	8004148 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	431a      	orrs	r2, r3
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	6a1b      	ldr	r3, [r3, #32]
 800414c:	2b01      	cmp	r3, #1
 800414e:	d107      	bne.n	8004160 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	431a      	orrs	r2, r3
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004166:	f023 0201 	bic.w	r2, r3, #1
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8004170:	2300      	movs	r3, #0
 8004172:	e006      	b.n	8004182 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004178:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004180:	2301      	movs	r3, #1
  }
}
 8004182:	4618      	mov	r0, r3
 8004184:	371c      	adds	r7, #28
 8004186:	46bd      	mov	sp, r7
 8004188:	bc80      	pop	{r7}
 800418a:	4770      	bx	lr

0800418c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b084      	sub	sp, #16
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	f893 3020 	ldrb.w	r3, [r3, #32]
 800419a:	b2db      	uxtb	r3, r3
 800419c:	2b01      	cmp	r3, #1
 800419e:	d12e      	bne.n	80041fe <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2202      	movs	r2, #2
 80041a4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f022 0201 	bic.w	r2, r2, #1
 80041b6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80041b8:	f7ff f986 	bl	80034c8 <HAL_GetTick>
 80041bc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80041be:	e012      	b.n	80041e6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80041c0:	f7ff f982 	bl	80034c8 <HAL_GetTick>
 80041c4:	4602      	mov	r2, r0
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	1ad3      	subs	r3, r2, r3
 80041ca:	2b0a      	cmp	r3, #10
 80041cc:	d90b      	bls.n	80041e6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2205      	movs	r2, #5
 80041de:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	e012      	b.n	800420c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f003 0301 	and.w	r3, r3, #1
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d1e5      	bne.n	80041c0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80041fa:	2300      	movs	r3, #0
 80041fc:	e006      	b.n	800420c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004202:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
  }
}
 800420c:	4618      	mov	r0, r3
 800420e:	3710      	adds	r7, #16
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}

08004214 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004214:	b480      	push	{r7}
 8004216:	b087      	sub	sp, #28
 8004218:	af00      	add	r7, sp, #0
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	607a      	str	r2, [r7, #4]
 8004220:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004228:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800422a:	7dfb      	ldrb	r3, [r7, #23]
 800422c:	2b01      	cmp	r3, #1
 800422e:	d003      	beq.n	8004238 <HAL_CAN_GetRxMessage+0x24>
 8004230:	7dfb      	ldrb	r3, [r7, #23]
 8004232:	2b02      	cmp	r3, #2
 8004234:	f040 8103 	bne.w	800443e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d10e      	bne.n	800425c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	f003 0303 	and.w	r3, r3, #3
 8004248:	2b00      	cmp	r3, #0
 800424a:	d116      	bne.n	800427a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004250:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	e0f7      	b.n	800444c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	691b      	ldr	r3, [r3, #16]
 8004262:	f003 0303 	and.w	r3, r3, #3
 8004266:	2b00      	cmp	r3, #0
 8004268:	d107      	bne.n	800427a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800426e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	e0e8      	b.n	800444c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	331b      	adds	r3, #27
 8004282:	011b      	lsls	r3, r3, #4
 8004284:	4413      	add	r3, r2
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 0204 	and.w	r2, r3, #4
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d10c      	bne.n	80042b2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	331b      	adds	r3, #27
 80042a0:	011b      	lsls	r3, r3, #4
 80042a2:	4413      	add	r3, r2
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	0d5b      	lsrs	r3, r3, #21
 80042a8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	601a      	str	r2, [r3, #0]
 80042b0:	e00b      	b.n	80042ca <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	331b      	adds	r3, #27
 80042ba:	011b      	lsls	r3, r3, #4
 80042bc:	4413      	add	r3, r2
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	08db      	lsrs	r3, r3, #3
 80042c2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	331b      	adds	r3, #27
 80042d2:	011b      	lsls	r3, r3, #4
 80042d4:	4413      	add	r3, r2
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 0202 	and.w	r2, r3, #2
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	331b      	adds	r3, #27
 80042e8:	011b      	lsls	r3, r3, #4
 80042ea:	4413      	add	r3, r2
 80042ec:	3304      	adds	r3, #4
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0308 	and.w	r3, r3, #8
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d003      	beq.n	8004300 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2208      	movs	r2, #8
 80042fc:	611a      	str	r2, [r3, #16]
 80042fe:	e00b      	b.n	8004318 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	331b      	adds	r3, #27
 8004308:	011b      	lsls	r3, r3, #4
 800430a:	4413      	add	r3, r2
 800430c:	3304      	adds	r3, #4
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 020f 	and.w	r2, r3, #15
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681a      	ldr	r2, [r3, #0]
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	331b      	adds	r3, #27
 8004320:	011b      	lsls	r3, r3, #4
 8004322:	4413      	add	r3, r2
 8004324:	3304      	adds	r3, #4
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	0a1b      	lsrs	r3, r3, #8
 800432a:	b2da      	uxtb	r2, r3
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	331b      	adds	r3, #27
 8004338:	011b      	lsls	r3, r3, #4
 800433a:	4413      	add	r3, r2
 800433c:	3304      	adds	r3, #4
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	0c1b      	lsrs	r3, r3, #16
 8004342:	b29a      	uxth	r2, r3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	011b      	lsls	r3, r3, #4
 8004350:	4413      	add	r3, r2
 8004352:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	b2da      	uxtb	r2, r3
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	011b      	lsls	r3, r3, #4
 8004366:	4413      	add	r3, r2
 8004368:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	0a1a      	lsrs	r2, r3, #8
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	3301      	adds	r3, #1
 8004374:	b2d2      	uxtb	r2, r2
 8004376:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	011b      	lsls	r3, r3, #4
 8004380:	4413      	add	r3, r2
 8004382:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	0c1a      	lsrs	r2, r3, #16
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	3302      	adds	r3, #2
 800438e:	b2d2      	uxtb	r2, r2
 8004390:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	011b      	lsls	r3, r3, #4
 800439a:	4413      	add	r3, r2
 800439c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	0e1a      	lsrs	r2, r3, #24
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	3303      	adds	r3, #3
 80043a8:	b2d2      	uxtb	r2, r2
 80043aa:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	011b      	lsls	r3, r3, #4
 80043b4:	4413      	add	r3, r2
 80043b6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	3304      	adds	r3, #4
 80043c0:	b2d2      	uxtb	r2, r2
 80043c2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	011b      	lsls	r3, r3, #4
 80043cc:	4413      	add	r3, r2
 80043ce:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	0a1a      	lsrs	r2, r3, #8
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	3305      	adds	r3, #5
 80043da:	b2d2      	uxtb	r2, r2
 80043dc:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	011b      	lsls	r3, r3, #4
 80043e6:	4413      	add	r3, r2
 80043e8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	0c1a      	lsrs	r2, r3, #16
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	3306      	adds	r3, #6
 80043f4:	b2d2      	uxtb	r2, r2
 80043f6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	011b      	lsls	r3, r3, #4
 8004400:	4413      	add	r3, r2
 8004402:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	0e1a      	lsrs	r2, r3, #24
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	3307      	adds	r3, #7
 800440e:	b2d2      	uxtb	r2, r2
 8004410:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d108      	bne.n	800442a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	68da      	ldr	r2, [r3, #12]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f042 0220 	orr.w	r2, r2, #32
 8004426:	60da      	str	r2, [r3, #12]
 8004428:	e007      	b.n	800443a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	691a      	ldr	r2, [r3, #16]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f042 0220 	orr.w	r2, r2, #32
 8004438:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800443a:	2300      	movs	r3, #0
 800443c:	e006      	b.n	800444c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004442:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
  }
}
 800444c:	4618      	mov	r0, r3
 800444e:	371c      	adds	r7, #28
 8004450:	46bd      	mov	sp, r7
 8004452:	bc80      	pop	{r7}
 8004454:	4770      	bx	lr

08004456 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004456:	b480      	push	{r7}
 8004458:	b085      	sub	sp, #20
 800445a:	af00      	add	r7, sp, #0
 800445c:	6078      	str	r0, [r7, #4]
 800445e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004466:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004468:	7bfb      	ldrb	r3, [r7, #15]
 800446a:	2b01      	cmp	r3, #1
 800446c:	d002      	beq.n	8004474 <HAL_CAN_ActivateNotification+0x1e>
 800446e:	7bfb      	ldrb	r3, [r7, #15]
 8004470:	2b02      	cmp	r3, #2
 8004472:	d109      	bne.n	8004488 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	6959      	ldr	r1, [r3, #20]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	683a      	ldr	r2, [r7, #0]
 8004480:	430a      	orrs	r2, r1
 8004482:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004484:	2300      	movs	r3, #0
 8004486:	e006      	b.n	8004496 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800448c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004494:	2301      	movs	r3, #1
  }
}
 8004496:	4618      	mov	r0, r3
 8004498:	3714      	adds	r7, #20
 800449a:	46bd      	mov	sp, r7
 800449c:	bc80      	pop	{r7}
 800449e:	4770      	bx	lr

080044a0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b08a      	sub	sp, #40	; 0x28
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80044a8:	2300      	movs	r3, #0
 80044aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	691b      	ldr	r3, [r3, #16]
 80044d2:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	699b      	ldr	r3, [r3, #24]
 80044da:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80044dc:	6a3b      	ldr	r3, [r7, #32]
 80044de:	f003 0301 	and.w	r3, r3, #1
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d07c      	beq.n	80045e0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80044e6:	69bb      	ldr	r3, [r7, #24]
 80044e8:	f003 0301 	and.w	r3, r3, #1
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d023      	beq.n	8004538 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	2201      	movs	r2, #1
 80044f6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80044f8:	69bb      	ldr	r3, [r7, #24]
 80044fa:	f003 0302 	and.w	r3, r3, #2
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d003      	beq.n	800450a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f000 f983 	bl	800480e <HAL_CAN_TxMailbox0CompleteCallback>
 8004508:	e016      	b.n	8004538 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	f003 0304 	and.w	r3, r3, #4
 8004510:	2b00      	cmp	r3, #0
 8004512:	d004      	beq.n	800451e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004516:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800451a:	627b      	str	r3, [r7, #36]	; 0x24
 800451c:	e00c      	b.n	8004538 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	f003 0308 	and.w	r3, r3, #8
 8004524:	2b00      	cmp	r3, #0
 8004526:	d004      	beq.n	8004532 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800452a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800452e:	627b      	str	r3, [r7, #36]	; 0x24
 8004530:	e002      	b.n	8004538 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f000 f986 	bl	8004844 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004538:	69bb      	ldr	r3, [r7, #24]
 800453a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800453e:	2b00      	cmp	r3, #0
 8004540:	d024      	beq.n	800458c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f44f 7280 	mov.w	r2, #256	; 0x100
 800454a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800454c:	69bb      	ldr	r3, [r7, #24]
 800454e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004552:	2b00      	cmp	r3, #0
 8004554:	d003      	beq.n	800455e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f000 f962 	bl	8004820 <HAL_CAN_TxMailbox1CompleteCallback>
 800455c:	e016      	b.n	800458c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800455e:	69bb      	ldr	r3, [r7, #24]
 8004560:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004564:	2b00      	cmp	r3, #0
 8004566:	d004      	beq.n	8004572 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800456a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800456e:	627b      	str	r3, [r7, #36]	; 0x24
 8004570:	e00c      	b.n	800458c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004572:	69bb      	ldr	r3, [r7, #24]
 8004574:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004578:	2b00      	cmp	r3, #0
 800457a:	d004      	beq.n	8004586 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800457c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800457e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004582:	627b      	str	r3, [r7, #36]	; 0x24
 8004584:	e002      	b.n	800458c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f000 f965 	bl	8004856 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800458c:	69bb      	ldr	r3, [r7, #24]
 800458e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d024      	beq.n	80045e0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800459e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80045a0:	69bb      	ldr	r3, [r7, #24]
 80045a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d003      	beq.n	80045b2 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f000 f941 	bl	8004832 <HAL_CAN_TxMailbox2CompleteCallback>
 80045b0:	e016      	b.n	80045e0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80045b2:	69bb      	ldr	r3, [r7, #24]
 80045b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d004      	beq.n	80045c6 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80045bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80045c2:	627b      	str	r3, [r7, #36]	; 0x24
 80045c4:	e00c      	b.n	80045e0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80045c6:	69bb      	ldr	r3, [r7, #24]
 80045c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d004      	beq.n	80045da <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80045d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045d6:	627b      	str	r3, [r7, #36]	; 0x24
 80045d8:	e002      	b.n	80045e0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f000 f944 	bl	8004868 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80045e0:	6a3b      	ldr	r3, [r7, #32]
 80045e2:	f003 0308 	and.w	r3, r3, #8
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d00c      	beq.n	8004604 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	f003 0310 	and.w	r3, r3, #16
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d007      	beq.n	8004604 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80045f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80045fa:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	2210      	movs	r2, #16
 8004602:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004604:	6a3b      	ldr	r3, [r7, #32]
 8004606:	f003 0304 	and.w	r3, r3, #4
 800460a:	2b00      	cmp	r3, #0
 800460c:	d00b      	beq.n	8004626 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	f003 0308 	and.w	r3, r3, #8
 8004614:	2b00      	cmp	r3, #0
 8004616:	d006      	beq.n	8004626 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	2208      	movs	r2, #8
 800461e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f000 f92a 	bl	800487a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004626:	6a3b      	ldr	r3, [r7, #32]
 8004628:	f003 0302 	and.w	r3, r3, #2
 800462c:	2b00      	cmp	r3, #0
 800462e:	d009      	beq.n	8004644 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	f003 0303 	and.w	r3, r3, #3
 800463a:	2b00      	cmp	r3, #0
 800463c:	d002      	beq.n	8004644 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f7fd ff31 	bl	80024a6 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004644:	6a3b      	ldr	r3, [r7, #32]
 8004646:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00c      	beq.n	8004668 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	f003 0310 	and.w	r3, r3, #16
 8004654:	2b00      	cmp	r3, #0
 8004656:	d007      	beq.n	8004668 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800465a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800465e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2210      	movs	r2, #16
 8004666:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004668:	6a3b      	ldr	r3, [r7, #32]
 800466a:	f003 0320 	and.w	r3, r3, #32
 800466e:	2b00      	cmp	r3, #0
 8004670:	d00b      	beq.n	800468a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	f003 0308 	and.w	r3, r3, #8
 8004678:	2b00      	cmp	r3, #0
 800467a:	d006      	beq.n	800468a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2208      	movs	r2, #8
 8004682:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	f000 f901 	bl	800488c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800468a:	6a3b      	ldr	r3, [r7, #32]
 800468c:	f003 0310 	and.w	r3, r3, #16
 8004690:	2b00      	cmp	r3, #0
 8004692:	d009      	beq.n	80046a8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	691b      	ldr	r3, [r3, #16]
 800469a:	f003 0303 	and.w	r3, r3, #3
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d002      	beq.n	80046a8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f7fd ff0b 	bl	80024be <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80046a8:	6a3b      	ldr	r3, [r7, #32]
 80046aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d00b      	beq.n	80046ca <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80046b2:	69fb      	ldr	r3, [r7, #28]
 80046b4:	f003 0310 	and.w	r3, r3, #16
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d006      	beq.n	80046ca <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	2210      	movs	r2, #16
 80046c2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f000 f8ea 	bl	800489e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80046ca:	6a3b      	ldr	r3, [r7, #32]
 80046cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d00b      	beq.n	80046ec <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80046d4:	69fb      	ldr	r3, [r7, #28]
 80046d6:	f003 0308 	and.w	r3, r3, #8
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d006      	beq.n	80046ec <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	2208      	movs	r2, #8
 80046e4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f000 f8e2 	bl	80048b0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80046ec:	6a3b      	ldr	r3, [r7, #32]
 80046ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d07b      	beq.n	80047ee <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80046f6:	69fb      	ldr	r3, [r7, #28]
 80046f8:	f003 0304 	and.w	r3, r3, #4
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d072      	beq.n	80047e6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004700:	6a3b      	ldr	r3, [r7, #32]
 8004702:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004706:	2b00      	cmp	r3, #0
 8004708:	d008      	beq.n	800471c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004710:	2b00      	cmp	r3, #0
 8004712:	d003      	beq.n	800471c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004716:	f043 0301 	orr.w	r3, r3, #1
 800471a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800471c:	6a3b      	ldr	r3, [r7, #32]
 800471e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004722:	2b00      	cmp	r3, #0
 8004724:	d008      	beq.n	8004738 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800472c:	2b00      	cmp	r3, #0
 800472e:	d003      	beq.n	8004738 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004732:	f043 0302 	orr.w	r3, r3, #2
 8004736:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004738:	6a3b      	ldr	r3, [r7, #32]
 800473a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800473e:	2b00      	cmp	r3, #0
 8004740:	d008      	beq.n	8004754 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004748:	2b00      	cmp	r3, #0
 800474a:	d003      	beq.n	8004754 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800474c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800474e:	f043 0304 	orr.w	r3, r3, #4
 8004752:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004754:	6a3b      	ldr	r3, [r7, #32]
 8004756:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800475a:	2b00      	cmp	r3, #0
 800475c:	d043      	beq.n	80047e6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004764:	2b00      	cmp	r3, #0
 8004766:	d03e      	beq.n	80047e6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800476e:	2b60      	cmp	r3, #96	; 0x60
 8004770:	d02b      	beq.n	80047ca <HAL_CAN_IRQHandler+0x32a>
 8004772:	2b60      	cmp	r3, #96	; 0x60
 8004774:	d82e      	bhi.n	80047d4 <HAL_CAN_IRQHandler+0x334>
 8004776:	2b50      	cmp	r3, #80	; 0x50
 8004778:	d022      	beq.n	80047c0 <HAL_CAN_IRQHandler+0x320>
 800477a:	2b50      	cmp	r3, #80	; 0x50
 800477c:	d82a      	bhi.n	80047d4 <HAL_CAN_IRQHandler+0x334>
 800477e:	2b40      	cmp	r3, #64	; 0x40
 8004780:	d019      	beq.n	80047b6 <HAL_CAN_IRQHandler+0x316>
 8004782:	2b40      	cmp	r3, #64	; 0x40
 8004784:	d826      	bhi.n	80047d4 <HAL_CAN_IRQHandler+0x334>
 8004786:	2b30      	cmp	r3, #48	; 0x30
 8004788:	d010      	beq.n	80047ac <HAL_CAN_IRQHandler+0x30c>
 800478a:	2b30      	cmp	r3, #48	; 0x30
 800478c:	d822      	bhi.n	80047d4 <HAL_CAN_IRQHandler+0x334>
 800478e:	2b10      	cmp	r3, #16
 8004790:	d002      	beq.n	8004798 <HAL_CAN_IRQHandler+0x2f8>
 8004792:	2b20      	cmp	r3, #32
 8004794:	d005      	beq.n	80047a2 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004796:	e01d      	b.n	80047d4 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800479a:	f043 0308 	orr.w	r3, r3, #8
 800479e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80047a0:	e019      	b.n	80047d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80047a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a4:	f043 0310 	orr.w	r3, r3, #16
 80047a8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80047aa:	e014      	b.n	80047d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80047ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ae:	f043 0320 	orr.w	r3, r3, #32
 80047b2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80047b4:	e00f      	b.n	80047d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80047b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047bc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80047be:	e00a      	b.n	80047d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80047c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80047c6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80047c8:	e005      	b.n	80047d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80047ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047d0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80047d2:	e000      	b.n	80047d6 <HAL_CAN_IRQHandler+0x336>
            break;
 80047d4:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	699a      	ldr	r2, [r3, #24]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80047e4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	2204      	movs	r2, #4
 80047ec:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80047ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d008      	beq.n	8004806 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80047f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047fa:	431a      	orrs	r2, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004800:	6878      	ldr	r0, [r7, #4]
 8004802:	f7fd fe69 	bl	80024d8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004806:	bf00      	nop
 8004808:	3728      	adds	r7, #40	; 0x28
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}

0800480e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800480e:	b480      	push	{r7}
 8004810:	b083      	sub	sp, #12
 8004812:	af00      	add	r7, sp, #0
 8004814:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004816:	bf00      	nop
 8004818:	370c      	adds	r7, #12
 800481a:	46bd      	mov	sp, r7
 800481c:	bc80      	pop	{r7}
 800481e:	4770      	bx	lr

08004820 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004820:	b480      	push	{r7}
 8004822:	b083      	sub	sp, #12
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004828:	bf00      	nop
 800482a:	370c      	adds	r7, #12
 800482c:	46bd      	mov	sp, r7
 800482e:	bc80      	pop	{r7}
 8004830:	4770      	bx	lr

08004832 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004832:	b480      	push	{r7}
 8004834:	b083      	sub	sp, #12
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800483a:	bf00      	nop
 800483c:	370c      	adds	r7, #12
 800483e:	46bd      	mov	sp, r7
 8004840:	bc80      	pop	{r7}
 8004842:	4770      	bx	lr

08004844 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004844:	b480      	push	{r7}
 8004846:	b083      	sub	sp, #12
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800484c:	bf00      	nop
 800484e:	370c      	adds	r7, #12
 8004850:	46bd      	mov	sp, r7
 8004852:	bc80      	pop	{r7}
 8004854:	4770      	bx	lr

08004856 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004856:	b480      	push	{r7}
 8004858:	b083      	sub	sp, #12
 800485a:	af00      	add	r7, sp, #0
 800485c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800485e:	bf00      	nop
 8004860:	370c      	adds	r7, #12
 8004862:	46bd      	mov	sp, r7
 8004864:	bc80      	pop	{r7}
 8004866:	4770      	bx	lr

08004868 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004870:	bf00      	nop
 8004872:	370c      	adds	r7, #12
 8004874:	46bd      	mov	sp, r7
 8004876:	bc80      	pop	{r7}
 8004878:	4770      	bx	lr

0800487a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800487a:	b480      	push	{r7}
 800487c:	b083      	sub	sp, #12
 800487e:	af00      	add	r7, sp, #0
 8004880:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004882:	bf00      	nop
 8004884:	370c      	adds	r7, #12
 8004886:	46bd      	mov	sp, r7
 8004888:	bc80      	pop	{r7}
 800488a:	4770      	bx	lr

0800488c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800488c:	b480      	push	{r7}
 800488e:	b083      	sub	sp, #12
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004894:	bf00      	nop
 8004896:	370c      	adds	r7, #12
 8004898:	46bd      	mov	sp, r7
 800489a:	bc80      	pop	{r7}
 800489c:	4770      	bx	lr

0800489e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800489e:	b480      	push	{r7}
 80048a0:	b083      	sub	sp, #12
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80048a6:	bf00      	nop
 80048a8:	370c      	adds	r7, #12
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bc80      	pop	{r7}
 80048ae:	4770      	bx	lr

080048b0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80048b8:	bf00      	nop
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	bc80      	pop	{r7}
 80048c0:	4770      	bx	lr
	...

080048c4 <__NVIC_SetPriorityGrouping>:
{
 80048c4:	b480      	push	{r7}
 80048c6:	b085      	sub	sp, #20
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	f003 0307 	and.w	r3, r3, #7
 80048d2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048d4:	4b0c      	ldr	r3, [pc, #48]	; (8004908 <__NVIC_SetPriorityGrouping+0x44>)
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048da:	68ba      	ldr	r2, [r7, #8]
 80048dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80048e0:	4013      	ands	r3, r2
 80048e2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80048ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80048f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80048f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80048f6:	4a04      	ldr	r2, [pc, #16]	; (8004908 <__NVIC_SetPriorityGrouping+0x44>)
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	60d3      	str	r3, [r2, #12]
}
 80048fc:	bf00      	nop
 80048fe:	3714      	adds	r7, #20
 8004900:	46bd      	mov	sp, r7
 8004902:	bc80      	pop	{r7}
 8004904:	4770      	bx	lr
 8004906:	bf00      	nop
 8004908:	e000ed00 	.word	0xe000ed00

0800490c <__NVIC_GetPriorityGrouping>:
{
 800490c:	b480      	push	{r7}
 800490e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004910:	4b04      	ldr	r3, [pc, #16]	; (8004924 <__NVIC_GetPriorityGrouping+0x18>)
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	0a1b      	lsrs	r3, r3, #8
 8004916:	f003 0307 	and.w	r3, r3, #7
}
 800491a:	4618      	mov	r0, r3
 800491c:	46bd      	mov	sp, r7
 800491e:	bc80      	pop	{r7}
 8004920:	4770      	bx	lr
 8004922:	bf00      	nop
 8004924:	e000ed00 	.word	0xe000ed00

08004928 <__NVIC_EnableIRQ>:
{
 8004928:	b480      	push	{r7}
 800492a:	b083      	sub	sp, #12
 800492c:	af00      	add	r7, sp, #0
 800492e:	4603      	mov	r3, r0
 8004930:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004936:	2b00      	cmp	r3, #0
 8004938:	db0b      	blt.n	8004952 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800493a:	79fb      	ldrb	r3, [r7, #7]
 800493c:	f003 021f 	and.w	r2, r3, #31
 8004940:	4906      	ldr	r1, [pc, #24]	; (800495c <__NVIC_EnableIRQ+0x34>)
 8004942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004946:	095b      	lsrs	r3, r3, #5
 8004948:	2001      	movs	r0, #1
 800494a:	fa00 f202 	lsl.w	r2, r0, r2
 800494e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004952:	bf00      	nop
 8004954:	370c      	adds	r7, #12
 8004956:	46bd      	mov	sp, r7
 8004958:	bc80      	pop	{r7}
 800495a:	4770      	bx	lr
 800495c:	e000e100 	.word	0xe000e100

08004960 <__NVIC_SetPriority>:
{
 8004960:	b480      	push	{r7}
 8004962:	b083      	sub	sp, #12
 8004964:	af00      	add	r7, sp, #0
 8004966:	4603      	mov	r3, r0
 8004968:	6039      	str	r1, [r7, #0]
 800496a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800496c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004970:	2b00      	cmp	r3, #0
 8004972:	db0a      	blt.n	800498a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	b2da      	uxtb	r2, r3
 8004978:	490c      	ldr	r1, [pc, #48]	; (80049ac <__NVIC_SetPriority+0x4c>)
 800497a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800497e:	0112      	lsls	r2, r2, #4
 8004980:	b2d2      	uxtb	r2, r2
 8004982:	440b      	add	r3, r1
 8004984:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004988:	e00a      	b.n	80049a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	b2da      	uxtb	r2, r3
 800498e:	4908      	ldr	r1, [pc, #32]	; (80049b0 <__NVIC_SetPriority+0x50>)
 8004990:	79fb      	ldrb	r3, [r7, #7]
 8004992:	f003 030f 	and.w	r3, r3, #15
 8004996:	3b04      	subs	r3, #4
 8004998:	0112      	lsls	r2, r2, #4
 800499a:	b2d2      	uxtb	r2, r2
 800499c:	440b      	add	r3, r1
 800499e:	761a      	strb	r2, [r3, #24]
}
 80049a0:	bf00      	nop
 80049a2:	370c      	adds	r7, #12
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bc80      	pop	{r7}
 80049a8:	4770      	bx	lr
 80049aa:	bf00      	nop
 80049ac:	e000e100 	.word	0xe000e100
 80049b0:	e000ed00 	.word	0xe000ed00

080049b4 <NVIC_EncodePriority>:
{
 80049b4:	b480      	push	{r7}
 80049b6:	b089      	sub	sp, #36	; 0x24
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	60b9      	str	r1, [r7, #8]
 80049be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f003 0307 	and.w	r3, r3, #7
 80049c6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	f1c3 0307 	rsb	r3, r3, #7
 80049ce:	2b04      	cmp	r3, #4
 80049d0:	bf28      	it	cs
 80049d2:	2304      	movcs	r3, #4
 80049d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80049d6:	69fb      	ldr	r3, [r7, #28]
 80049d8:	3304      	adds	r3, #4
 80049da:	2b06      	cmp	r3, #6
 80049dc:	d902      	bls.n	80049e4 <NVIC_EncodePriority+0x30>
 80049de:	69fb      	ldr	r3, [r7, #28]
 80049e0:	3b03      	subs	r3, #3
 80049e2:	e000      	b.n	80049e6 <NVIC_EncodePriority+0x32>
 80049e4:	2300      	movs	r3, #0
 80049e6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049e8:	f04f 32ff 	mov.w	r2, #4294967295
 80049ec:	69bb      	ldr	r3, [r7, #24]
 80049ee:	fa02 f303 	lsl.w	r3, r2, r3
 80049f2:	43da      	mvns	r2, r3
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	401a      	ands	r2, r3
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80049fc:	f04f 31ff 	mov.w	r1, #4294967295
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	fa01 f303 	lsl.w	r3, r1, r3
 8004a06:	43d9      	mvns	r1, r3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a0c:	4313      	orrs	r3, r2
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3724      	adds	r7, #36	; 0x24
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bc80      	pop	{r7}
 8004a16:	4770      	bx	lr

08004a18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	3b01      	subs	r3, #1
 8004a24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a28:	d301      	bcc.n	8004a2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e00f      	b.n	8004a4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a2e:	4a0a      	ldr	r2, [pc, #40]	; (8004a58 <SysTick_Config+0x40>)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	3b01      	subs	r3, #1
 8004a34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004a36:	210f      	movs	r1, #15
 8004a38:	f04f 30ff 	mov.w	r0, #4294967295
 8004a3c:	f7ff ff90 	bl	8004960 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a40:	4b05      	ldr	r3, [pc, #20]	; (8004a58 <SysTick_Config+0x40>)
 8004a42:	2200      	movs	r2, #0
 8004a44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a46:	4b04      	ldr	r3, [pc, #16]	; (8004a58 <SysTick_Config+0x40>)
 8004a48:	2207      	movs	r2, #7
 8004a4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a4c:	2300      	movs	r3, #0
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3708      	adds	r7, #8
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	e000e010 	.word	0xe000e010

08004a5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b082      	sub	sp, #8
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	f7ff ff2d 	bl	80048c4 <__NVIC_SetPriorityGrouping>
}
 8004a6a:	bf00      	nop
 8004a6c:	3708      	adds	r7, #8
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}

08004a72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004a72:	b580      	push	{r7, lr}
 8004a74:	b086      	sub	sp, #24
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	4603      	mov	r3, r0
 8004a7a:	60b9      	str	r1, [r7, #8]
 8004a7c:	607a      	str	r2, [r7, #4]
 8004a7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004a80:	2300      	movs	r3, #0
 8004a82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004a84:	f7ff ff42 	bl	800490c <__NVIC_GetPriorityGrouping>
 8004a88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a8a:	687a      	ldr	r2, [r7, #4]
 8004a8c:	68b9      	ldr	r1, [r7, #8]
 8004a8e:	6978      	ldr	r0, [r7, #20]
 8004a90:	f7ff ff90 	bl	80049b4 <NVIC_EncodePriority>
 8004a94:	4602      	mov	r2, r0
 8004a96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a9a:	4611      	mov	r1, r2
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	f7ff ff5f 	bl	8004960 <__NVIC_SetPriority>
}
 8004aa2:	bf00      	nop
 8004aa4:	3718      	adds	r7, #24
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}

08004aaa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004aaa:	b580      	push	{r7, lr}
 8004aac:	b082      	sub	sp, #8
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ab4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f7ff ff35 	bl	8004928 <__NVIC_EnableIRQ>
}
 8004abe:	bf00      	nop
 8004ac0:	3708      	adds	r7, #8
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}

08004ac6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004ac6:	b580      	push	{r7, lr}
 8004ac8:	b082      	sub	sp, #8
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f7ff ffa2 	bl	8004a18 <SysTick_Config>
 8004ad4:	4603      	mov	r3, r0
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3708      	adds	r7, #8
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
	...

08004ae0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b085      	sub	sp, #20
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d101      	bne.n	8004af6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e043      	b.n	8004b7e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	461a      	mov	r2, r3
 8004afc:	4b22      	ldr	r3, [pc, #136]	; (8004b88 <HAL_DMA_Init+0xa8>)
 8004afe:	4413      	add	r3, r2
 8004b00:	4a22      	ldr	r2, [pc, #136]	; (8004b8c <HAL_DMA_Init+0xac>)
 8004b02:	fba2 2303 	umull	r2, r3, r2, r3
 8004b06:	091b      	lsrs	r3, r3, #4
 8004b08:	009a      	lsls	r2, r3, #2
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	4a1f      	ldr	r2, [pc, #124]	; (8004b90 <HAL_DMA_Init+0xb0>)
 8004b12:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2202      	movs	r2, #2
 8004b18:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004b2a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004b2e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004b38:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b44:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	695b      	ldr	r3, [r3, #20]
 8004b4a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b50:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	69db      	ldr	r3, [r3, #28]
 8004b56:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004b58:	68fa      	ldr	r2, [r7, #12]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	68fa      	ldr	r2, [r7, #12]
 8004b64:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2200      	movs	r2, #0
 8004b78:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004b7c:	2300      	movs	r3, #0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3714      	adds	r7, #20
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bc80      	pop	{r7}
 8004b86:	4770      	bx	lr
 8004b88:	bffdfff8 	.word	0xbffdfff8
 8004b8c:	cccccccd 	.word	0xcccccccd
 8004b90:	40020000 	.word	0x40020000

08004b94 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b086      	sub	sp, #24
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	60f8      	str	r0, [r7, #12]
 8004b9c:	60b9      	str	r1, [r7, #8]
 8004b9e:	607a      	str	r2, [r7, #4]
 8004ba0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d101      	bne.n	8004bb4 <HAL_DMA_Start_IT+0x20>
 8004bb0:	2302      	movs	r3, #2
 8004bb2:	e04b      	b.n	8004c4c <HAL_DMA_Start_IT+0xb8>
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d13a      	bne.n	8004c3e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2202      	movs	r2, #2
 8004bcc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f022 0201 	bic.w	r2, r2, #1
 8004be4:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	687a      	ldr	r2, [r7, #4]
 8004bea:	68b9      	ldr	r1, [r7, #8]
 8004bec:	68f8      	ldr	r0, [r7, #12]
 8004bee:	f000 f937 	bl	8004e60 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d008      	beq.n	8004c0c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f042 020e 	orr.w	r2, r2, #14
 8004c08:	601a      	str	r2, [r3, #0]
 8004c0a:	e00f      	b.n	8004c2c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f022 0204 	bic.w	r2, r2, #4
 8004c1a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f042 020a 	orr.w	r2, r2, #10
 8004c2a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f042 0201 	orr.w	r2, r2, #1
 8004c3a:	601a      	str	r2, [r3, #0]
 8004c3c:	e005      	b.n	8004c4a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2200      	movs	r2, #0
 8004c42:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004c46:	2302      	movs	r3, #2
 8004c48:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8004c4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3718      	adds	r7, #24
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}

08004c54 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c70:	2204      	movs	r2, #4
 8004c72:	409a      	lsls	r2, r3
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	4013      	ands	r3, r2
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d04f      	beq.n	8004d1c <HAL_DMA_IRQHandler+0xc8>
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	f003 0304 	and.w	r3, r3, #4
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d04a      	beq.n	8004d1c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f003 0320 	and.w	r3, r3, #32
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d107      	bne.n	8004ca4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f022 0204 	bic.w	r2, r2, #4
 8004ca2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a66      	ldr	r2, [pc, #408]	; (8004e44 <HAL_DMA_IRQHandler+0x1f0>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d029      	beq.n	8004d02 <HAL_DMA_IRQHandler+0xae>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a65      	ldr	r2, [pc, #404]	; (8004e48 <HAL_DMA_IRQHandler+0x1f4>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d022      	beq.n	8004cfe <HAL_DMA_IRQHandler+0xaa>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a63      	ldr	r2, [pc, #396]	; (8004e4c <HAL_DMA_IRQHandler+0x1f8>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d01a      	beq.n	8004cf8 <HAL_DMA_IRQHandler+0xa4>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a62      	ldr	r2, [pc, #392]	; (8004e50 <HAL_DMA_IRQHandler+0x1fc>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d012      	beq.n	8004cf2 <HAL_DMA_IRQHandler+0x9e>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a60      	ldr	r2, [pc, #384]	; (8004e54 <HAL_DMA_IRQHandler+0x200>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d00a      	beq.n	8004cec <HAL_DMA_IRQHandler+0x98>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a5f      	ldr	r2, [pc, #380]	; (8004e58 <HAL_DMA_IRQHandler+0x204>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d102      	bne.n	8004ce6 <HAL_DMA_IRQHandler+0x92>
 8004ce0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004ce4:	e00e      	b.n	8004d04 <HAL_DMA_IRQHandler+0xb0>
 8004ce6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004cea:	e00b      	b.n	8004d04 <HAL_DMA_IRQHandler+0xb0>
 8004cec:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004cf0:	e008      	b.n	8004d04 <HAL_DMA_IRQHandler+0xb0>
 8004cf2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004cf6:	e005      	b.n	8004d04 <HAL_DMA_IRQHandler+0xb0>
 8004cf8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004cfc:	e002      	b.n	8004d04 <HAL_DMA_IRQHandler+0xb0>
 8004cfe:	2340      	movs	r3, #64	; 0x40
 8004d00:	e000      	b.n	8004d04 <HAL_DMA_IRQHandler+0xb0>
 8004d02:	2304      	movs	r3, #4
 8004d04:	4a55      	ldr	r2, [pc, #340]	; (8004e5c <HAL_DMA_IRQHandler+0x208>)
 8004d06:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	f000 8094 	beq.w	8004e3a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004d1a:	e08e      	b.n	8004e3a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d20:	2202      	movs	r2, #2
 8004d22:	409a      	lsls	r2, r3
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	4013      	ands	r3, r2
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d056      	beq.n	8004dda <HAL_DMA_IRQHandler+0x186>
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	f003 0302 	and.w	r3, r3, #2
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d051      	beq.n	8004dda <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 0320 	and.w	r3, r3, #32
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d10b      	bne.n	8004d5c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f022 020a 	bic.w	r2, r2, #10
 8004d52:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2201      	movs	r2, #1
 8004d58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a38      	ldr	r2, [pc, #224]	; (8004e44 <HAL_DMA_IRQHandler+0x1f0>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d029      	beq.n	8004dba <HAL_DMA_IRQHandler+0x166>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a37      	ldr	r2, [pc, #220]	; (8004e48 <HAL_DMA_IRQHandler+0x1f4>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d022      	beq.n	8004db6 <HAL_DMA_IRQHandler+0x162>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a35      	ldr	r2, [pc, #212]	; (8004e4c <HAL_DMA_IRQHandler+0x1f8>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d01a      	beq.n	8004db0 <HAL_DMA_IRQHandler+0x15c>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a34      	ldr	r2, [pc, #208]	; (8004e50 <HAL_DMA_IRQHandler+0x1fc>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d012      	beq.n	8004daa <HAL_DMA_IRQHandler+0x156>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a32      	ldr	r2, [pc, #200]	; (8004e54 <HAL_DMA_IRQHandler+0x200>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d00a      	beq.n	8004da4 <HAL_DMA_IRQHandler+0x150>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a31      	ldr	r2, [pc, #196]	; (8004e58 <HAL_DMA_IRQHandler+0x204>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d102      	bne.n	8004d9e <HAL_DMA_IRQHandler+0x14a>
 8004d98:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004d9c:	e00e      	b.n	8004dbc <HAL_DMA_IRQHandler+0x168>
 8004d9e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004da2:	e00b      	b.n	8004dbc <HAL_DMA_IRQHandler+0x168>
 8004da4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004da8:	e008      	b.n	8004dbc <HAL_DMA_IRQHandler+0x168>
 8004daa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004dae:	e005      	b.n	8004dbc <HAL_DMA_IRQHandler+0x168>
 8004db0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004db4:	e002      	b.n	8004dbc <HAL_DMA_IRQHandler+0x168>
 8004db6:	2320      	movs	r3, #32
 8004db8:	e000      	b.n	8004dbc <HAL_DMA_IRQHandler+0x168>
 8004dba:	2302      	movs	r3, #2
 8004dbc:	4a27      	ldr	r2, [pc, #156]	; (8004e5c <HAL_DMA_IRQHandler+0x208>)
 8004dbe:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d034      	beq.n	8004e3a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004dd8:	e02f      	b.n	8004e3a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dde:	2208      	movs	r2, #8
 8004de0:	409a      	lsls	r2, r3
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	4013      	ands	r3, r2
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d028      	beq.n	8004e3c <HAL_DMA_IRQHandler+0x1e8>
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	f003 0308 	and.w	r3, r3, #8
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d023      	beq.n	8004e3c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f022 020e 	bic.w	r2, r2, #14
 8004e02:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e0c:	2101      	movs	r1, #1
 8004e0e:	fa01 f202 	lsl.w	r2, r1, r2
 8004e12:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2200      	movs	r2, #0
 8004e26:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d004      	beq.n	8004e3c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	4798      	blx	r3
    }
  }
  return;
 8004e3a:	bf00      	nop
 8004e3c:	bf00      	nop
}
 8004e3e:	3710      	adds	r7, #16
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}
 8004e44:	40020008 	.word	0x40020008
 8004e48:	4002001c 	.word	0x4002001c
 8004e4c:	40020030 	.word	0x40020030
 8004e50:	40020044 	.word	0x40020044
 8004e54:	40020058 	.word	0x40020058
 8004e58:	4002006c 	.word	0x4002006c
 8004e5c:	40020000 	.word	0x40020000

08004e60 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b085      	sub	sp, #20
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	60f8      	str	r0, [r7, #12]
 8004e68:	60b9      	str	r1, [r7, #8]
 8004e6a:	607a      	str	r2, [r7, #4]
 8004e6c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e76:	2101      	movs	r1, #1
 8004e78:	fa01 f202 	lsl.w	r2, r1, r2
 8004e7c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	683a      	ldr	r2, [r7, #0]
 8004e84:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	2b10      	cmp	r3, #16
 8004e8c:	d108      	bne.n	8004ea0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	68ba      	ldr	r2, [r7, #8]
 8004e9c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004e9e:	e007      	b.n	8004eb0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	68ba      	ldr	r2, [r7, #8]
 8004ea6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	687a      	ldr	r2, [r7, #4]
 8004eae:	60da      	str	r2, [r3, #12]
}
 8004eb0:	bf00      	nop
 8004eb2:	3714      	adds	r7, #20
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bc80      	pop	{r7}
 8004eb8:	4770      	bx	lr
	...

08004ebc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b08b      	sub	sp, #44	; 0x2c
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
 8004ec4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ece:	e169      	b.n	80051a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004ed0:	2201      	movs	r2, #1
 8004ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ed8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	69fa      	ldr	r2, [r7, #28]
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004ee4:	69ba      	ldr	r2, [r7, #24]
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	f040 8158 	bne.w	800519e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	4a9a      	ldr	r2, [pc, #616]	; (800515c <HAL_GPIO_Init+0x2a0>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d05e      	beq.n	8004fb6 <HAL_GPIO_Init+0xfa>
 8004ef8:	4a98      	ldr	r2, [pc, #608]	; (800515c <HAL_GPIO_Init+0x2a0>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d875      	bhi.n	8004fea <HAL_GPIO_Init+0x12e>
 8004efe:	4a98      	ldr	r2, [pc, #608]	; (8005160 <HAL_GPIO_Init+0x2a4>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d058      	beq.n	8004fb6 <HAL_GPIO_Init+0xfa>
 8004f04:	4a96      	ldr	r2, [pc, #600]	; (8005160 <HAL_GPIO_Init+0x2a4>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d86f      	bhi.n	8004fea <HAL_GPIO_Init+0x12e>
 8004f0a:	4a96      	ldr	r2, [pc, #600]	; (8005164 <HAL_GPIO_Init+0x2a8>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d052      	beq.n	8004fb6 <HAL_GPIO_Init+0xfa>
 8004f10:	4a94      	ldr	r2, [pc, #592]	; (8005164 <HAL_GPIO_Init+0x2a8>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d869      	bhi.n	8004fea <HAL_GPIO_Init+0x12e>
 8004f16:	4a94      	ldr	r2, [pc, #592]	; (8005168 <HAL_GPIO_Init+0x2ac>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d04c      	beq.n	8004fb6 <HAL_GPIO_Init+0xfa>
 8004f1c:	4a92      	ldr	r2, [pc, #584]	; (8005168 <HAL_GPIO_Init+0x2ac>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d863      	bhi.n	8004fea <HAL_GPIO_Init+0x12e>
 8004f22:	4a92      	ldr	r2, [pc, #584]	; (800516c <HAL_GPIO_Init+0x2b0>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d046      	beq.n	8004fb6 <HAL_GPIO_Init+0xfa>
 8004f28:	4a90      	ldr	r2, [pc, #576]	; (800516c <HAL_GPIO_Init+0x2b0>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d85d      	bhi.n	8004fea <HAL_GPIO_Init+0x12e>
 8004f2e:	2b12      	cmp	r3, #18
 8004f30:	d82a      	bhi.n	8004f88 <HAL_GPIO_Init+0xcc>
 8004f32:	2b12      	cmp	r3, #18
 8004f34:	d859      	bhi.n	8004fea <HAL_GPIO_Init+0x12e>
 8004f36:	a201      	add	r2, pc, #4	; (adr r2, 8004f3c <HAL_GPIO_Init+0x80>)
 8004f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f3c:	08004fb7 	.word	0x08004fb7
 8004f40:	08004f91 	.word	0x08004f91
 8004f44:	08004fa3 	.word	0x08004fa3
 8004f48:	08004fe5 	.word	0x08004fe5
 8004f4c:	08004feb 	.word	0x08004feb
 8004f50:	08004feb 	.word	0x08004feb
 8004f54:	08004feb 	.word	0x08004feb
 8004f58:	08004feb 	.word	0x08004feb
 8004f5c:	08004feb 	.word	0x08004feb
 8004f60:	08004feb 	.word	0x08004feb
 8004f64:	08004feb 	.word	0x08004feb
 8004f68:	08004feb 	.word	0x08004feb
 8004f6c:	08004feb 	.word	0x08004feb
 8004f70:	08004feb 	.word	0x08004feb
 8004f74:	08004feb 	.word	0x08004feb
 8004f78:	08004feb 	.word	0x08004feb
 8004f7c:	08004feb 	.word	0x08004feb
 8004f80:	08004f99 	.word	0x08004f99
 8004f84:	08004fad 	.word	0x08004fad
 8004f88:	4a79      	ldr	r2, [pc, #484]	; (8005170 <HAL_GPIO_Init+0x2b4>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d013      	beq.n	8004fb6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004f8e:	e02c      	b.n	8004fea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	68db      	ldr	r3, [r3, #12]
 8004f94:	623b      	str	r3, [r7, #32]
          break;
 8004f96:	e029      	b.n	8004fec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	3304      	adds	r3, #4
 8004f9e:	623b      	str	r3, [r7, #32]
          break;
 8004fa0:	e024      	b.n	8004fec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	3308      	adds	r3, #8
 8004fa8:	623b      	str	r3, [r7, #32]
          break;
 8004faa:	e01f      	b.n	8004fec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	330c      	adds	r3, #12
 8004fb2:	623b      	str	r3, [r7, #32]
          break;
 8004fb4:	e01a      	b.n	8004fec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d102      	bne.n	8004fc4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004fbe:	2304      	movs	r3, #4
 8004fc0:	623b      	str	r3, [r7, #32]
          break;
 8004fc2:	e013      	b.n	8004fec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d105      	bne.n	8004fd8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004fcc:	2308      	movs	r3, #8
 8004fce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	69fa      	ldr	r2, [r7, #28]
 8004fd4:	611a      	str	r2, [r3, #16]
          break;
 8004fd6:	e009      	b.n	8004fec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004fd8:	2308      	movs	r3, #8
 8004fda:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	69fa      	ldr	r2, [r7, #28]
 8004fe0:	615a      	str	r2, [r3, #20]
          break;
 8004fe2:	e003      	b.n	8004fec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	623b      	str	r3, [r7, #32]
          break;
 8004fe8:	e000      	b.n	8004fec <HAL_GPIO_Init+0x130>
          break;
 8004fea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004fec:	69bb      	ldr	r3, [r7, #24]
 8004fee:	2bff      	cmp	r3, #255	; 0xff
 8004ff0:	d801      	bhi.n	8004ff6 <HAL_GPIO_Init+0x13a>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	e001      	b.n	8004ffa <HAL_GPIO_Init+0x13e>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	3304      	adds	r3, #4
 8004ffa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004ffc:	69bb      	ldr	r3, [r7, #24]
 8004ffe:	2bff      	cmp	r3, #255	; 0xff
 8005000:	d802      	bhi.n	8005008 <HAL_GPIO_Init+0x14c>
 8005002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005004:	009b      	lsls	r3, r3, #2
 8005006:	e002      	b.n	800500e <HAL_GPIO_Init+0x152>
 8005008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800500a:	3b08      	subs	r3, #8
 800500c:	009b      	lsls	r3, r3, #2
 800500e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	210f      	movs	r1, #15
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	fa01 f303 	lsl.w	r3, r1, r3
 800501c:	43db      	mvns	r3, r3
 800501e:	401a      	ands	r2, r3
 8005020:	6a39      	ldr	r1, [r7, #32]
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	fa01 f303 	lsl.w	r3, r1, r3
 8005028:	431a      	orrs	r2, r3
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005036:	2b00      	cmp	r3, #0
 8005038:	f000 80b1 	beq.w	800519e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800503c:	4b4d      	ldr	r3, [pc, #308]	; (8005174 <HAL_GPIO_Init+0x2b8>)
 800503e:	699b      	ldr	r3, [r3, #24]
 8005040:	4a4c      	ldr	r2, [pc, #304]	; (8005174 <HAL_GPIO_Init+0x2b8>)
 8005042:	f043 0301 	orr.w	r3, r3, #1
 8005046:	6193      	str	r3, [r2, #24]
 8005048:	4b4a      	ldr	r3, [pc, #296]	; (8005174 <HAL_GPIO_Init+0x2b8>)
 800504a:	699b      	ldr	r3, [r3, #24]
 800504c:	f003 0301 	and.w	r3, r3, #1
 8005050:	60bb      	str	r3, [r7, #8]
 8005052:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005054:	4a48      	ldr	r2, [pc, #288]	; (8005178 <HAL_GPIO_Init+0x2bc>)
 8005056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005058:	089b      	lsrs	r3, r3, #2
 800505a:	3302      	adds	r3, #2
 800505c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005060:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005064:	f003 0303 	and.w	r3, r3, #3
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	220f      	movs	r2, #15
 800506c:	fa02 f303 	lsl.w	r3, r2, r3
 8005070:	43db      	mvns	r3, r3
 8005072:	68fa      	ldr	r2, [r7, #12]
 8005074:	4013      	ands	r3, r2
 8005076:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	4a40      	ldr	r2, [pc, #256]	; (800517c <HAL_GPIO_Init+0x2c0>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d013      	beq.n	80050a8 <HAL_GPIO_Init+0x1ec>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	4a3f      	ldr	r2, [pc, #252]	; (8005180 <HAL_GPIO_Init+0x2c4>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d00d      	beq.n	80050a4 <HAL_GPIO_Init+0x1e8>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	4a3e      	ldr	r2, [pc, #248]	; (8005184 <HAL_GPIO_Init+0x2c8>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d007      	beq.n	80050a0 <HAL_GPIO_Init+0x1e4>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	4a3d      	ldr	r2, [pc, #244]	; (8005188 <HAL_GPIO_Init+0x2cc>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d101      	bne.n	800509c <HAL_GPIO_Init+0x1e0>
 8005098:	2303      	movs	r3, #3
 800509a:	e006      	b.n	80050aa <HAL_GPIO_Init+0x1ee>
 800509c:	2304      	movs	r3, #4
 800509e:	e004      	b.n	80050aa <HAL_GPIO_Init+0x1ee>
 80050a0:	2302      	movs	r3, #2
 80050a2:	e002      	b.n	80050aa <HAL_GPIO_Init+0x1ee>
 80050a4:	2301      	movs	r3, #1
 80050a6:	e000      	b.n	80050aa <HAL_GPIO_Init+0x1ee>
 80050a8:	2300      	movs	r3, #0
 80050aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050ac:	f002 0203 	and.w	r2, r2, #3
 80050b0:	0092      	lsls	r2, r2, #2
 80050b2:	4093      	lsls	r3, r2
 80050b4:	68fa      	ldr	r2, [r7, #12]
 80050b6:	4313      	orrs	r3, r2
 80050b8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80050ba:	492f      	ldr	r1, [pc, #188]	; (8005178 <HAL_GPIO_Init+0x2bc>)
 80050bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050be:	089b      	lsrs	r3, r3, #2
 80050c0:	3302      	adds	r3, #2
 80050c2:	68fa      	ldr	r2, [r7, #12]
 80050c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d006      	beq.n	80050e2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80050d4:	4b2d      	ldr	r3, [pc, #180]	; (800518c <HAL_GPIO_Init+0x2d0>)
 80050d6:	689a      	ldr	r2, [r3, #8]
 80050d8:	492c      	ldr	r1, [pc, #176]	; (800518c <HAL_GPIO_Init+0x2d0>)
 80050da:	69bb      	ldr	r3, [r7, #24]
 80050dc:	4313      	orrs	r3, r2
 80050de:	608b      	str	r3, [r1, #8]
 80050e0:	e006      	b.n	80050f0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80050e2:	4b2a      	ldr	r3, [pc, #168]	; (800518c <HAL_GPIO_Init+0x2d0>)
 80050e4:	689a      	ldr	r2, [r3, #8]
 80050e6:	69bb      	ldr	r3, [r7, #24]
 80050e8:	43db      	mvns	r3, r3
 80050ea:	4928      	ldr	r1, [pc, #160]	; (800518c <HAL_GPIO_Init+0x2d0>)
 80050ec:	4013      	ands	r3, r2
 80050ee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d006      	beq.n	800510a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80050fc:	4b23      	ldr	r3, [pc, #140]	; (800518c <HAL_GPIO_Init+0x2d0>)
 80050fe:	68da      	ldr	r2, [r3, #12]
 8005100:	4922      	ldr	r1, [pc, #136]	; (800518c <HAL_GPIO_Init+0x2d0>)
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	4313      	orrs	r3, r2
 8005106:	60cb      	str	r3, [r1, #12]
 8005108:	e006      	b.n	8005118 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800510a:	4b20      	ldr	r3, [pc, #128]	; (800518c <HAL_GPIO_Init+0x2d0>)
 800510c:	68da      	ldr	r2, [r3, #12]
 800510e:	69bb      	ldr	r3, [r7, #24]
 8005110:	43db      	mvns	r3, r3
 8005112:	491e      	ldr	r1, [pc, #120]	; (800518c <HAL_GPIO_Init+0x2d0>)
 8005114:	4013      	ands	r3, r2
 8005116:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005120:	2b00      	cmp	r3, #0
 8005122:	d006      	beq.n	8005132 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005124:	4b19      	ldr	r3, [pc, #100]	; (800518c <HAL_GPIO_Init+0x2d0>)
 8005126:	685a      	ldr	r2, [r3, #4]
 8005128:	4918      	ldr	r1, [pc, #96]	; (800518c <HAL_GPIO_Init+0x2d0>)
 800512a:	69bb      	ldr	r3, [r7, #24]
 800512c:	4313      	orrs	r3, r2
 800512e:	604b      	str	r3, [r1, #4]
 8005130:	e006      	b.n	8005140 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005132:	4b16      	ldr	r3, [pc, #88]	; (800518c <HAL_GPIO_Init+0x2d0>)
 8005134:	685a      	ldr	r2, [r3, #4]
 8005136:	69bb      	ldr	r3, [r7, #24]
 8005138:	43db      	mvns	r3, r3
 800513a:	4914      	ldr	r1, [pc, #80]	; (800518c <HAL_GPIO_Init+0x2d0>)
 800513c:	4013      	ands	r3, r2
 800513e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005148:	2b00      	cmp	r3, #0
 800514a:	d021      	beq.n	8005190 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800514c:	4b0f      	ldr	r3, [pc, #60]	; (800518c <HAL_GPIO_Init+0x2d0>)
 800514e:	681a      	ldr	r2, [r3, #0]
 8005150:	490e      	ldr	r1, [pc, #56]	; (800518c <HAL_GPIO_Init+0x2d0>)
 8005152:	69bb      	ldr	r3, [r7, #24]
 8005154:	4313      	orrs	r3, r2
 8005156:	600b      	str	r3, [r1, #0]
 8005158:	e021      	b.n	800519e <HAL_GPIO_Init+0x2e2>
 800515a:	bf00      	nop
 800515c:	10320000 	.word	0x10320000
 8005160:	10310000 	.word	0x10310000
 8005164:	10220000 	.word	0x10220000
 8005168:	10210000 	.word	0x10210000
 800516c:	10120000 	.word	0x10120000
 8005170:	10110000 	.word	0x10110000
 8005174:	40021000 	.word	0x40021000
 8005178:	40010000 	.word	0x40010000
 800517c:	40010800 	.word	0x40010800
 8005180:	40010c00 	.word	0x40010c00
 8005184:	40011000 	.word	0x40011000
 8005188:	40011400 	.word	0x40011400
 800518c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005190:	4b0b      	ldr	r3, [pc, #44]	; (80051c0 <HAL_GPIO_Init+0x304>)
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	69bb      	ldr	r3, [r7, #24]
 8005196:	43db      	mvns	r3, r3
 8005198:	4909      	ldr	r1, [pc, #36]	; (80051c0 <HAL_GPIO_Init+0x304>)
 800519a:	4013      	ands	r3, r2
 800519c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800519e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051a0:	3301      	adds	r3, #1
 80051a2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051aa:	fa22 f303 	lsr.w	r3, r2, r3
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	f47f ae8e 	bne.w	8004ed0 <HAL_GPIO_Init+0x14>
  }
}
 80051b4:	bf00      	nop
 80051b6:	bf00      	nop
 80051b8:	372c      	adds	r7, #44	; 0x2c
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bc80      	pop	{r7}
 80051be:	4770      	bx	lr
 80051c0:	40010400 	.word	0x40010400

080051c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b083      	sub	sp, #12
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
 80051cc:	460b      	mov	r3, r1
 80051ce:	807b      	strh	r3, [r7, #2]
 80051d0:	4613      	mov	r3, r2
 80051d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80051d4:	787b      	ldrb	r3, [r7, #1]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d003      	beq.n	80051e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80051da:	887a      	ldrh	r2, [r7, #2]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80051e0:	e003      	b.n	80051ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80051e2:	887b      	ldrh	r3, [r7, #2]
 80051e4:	041a      	lsls	r2, r3, #16
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	611a      	str	r2, [r3, #16]
}
 80051ea:	bf00      	nop
 80051ec:	370c      	adds	r7, #12
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bc80      	pop	{r7}
 80051f2:	4770      	bx	lr

080051f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b086      	sub	sp, #24
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d101      	bne.n	8005206 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	e272      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f003 0301 	and.w	r3, r3, #1
 800520e:	2b00      	cmp	r3, #0
 8005210:	f000 8087 	beq.w	8005322 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005214:	4b92      	ldr	r3, [pc, #584]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	f003 030c 	and.w	r3, r3, #12
 800521c:	2b04      	cmp	r3, #4
 800521e:	d00c      	beq.n	800523a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005220:	4b8f      	ldr	r3, [pc, #572]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	f003 030c 	and.w	r3, r3, #12
 8005228:	2b08      	cmp	r3, #8
 800522a:	d112      	bne.n	8005252 <HAL_RCC_OscConfig+0x5e>
 800522c:	4b8c      	ldr	r3, [pc, #560]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005234:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005238:	d10b      	bne.n	8005252 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800523a:	4b89      	ldr	r3, [pc, #548]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005242:	2b00      	cmp	r3, #0
 8005244:	d06c      	beq.n	8005320 <HAL_RCC_OscConfig+0x12c>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d168      	bne.n	8005320 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e24c      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800525a:	d106      	bne.n	800526a <HAL_RCC_OscConfig+0x76>
 800525c:	4b80      	ldr	r3, [pc, #512]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a7f      	ldr	r2, [pc, #508]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005262:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005266:	6013      	str	r3, [r2, #0]
 8005268:	e02e      	b.n	80052c8 <HAL_RCC_OscConfig+0xd4>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d10c      	bne.n	800528c <HAL_RCC_OscConfig+0x98>
 8005272:	4b7b      	ldr	r3, [pc, #492]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a7a      	ldr	r2, [pc, #488]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005278:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800527c:	6013      	str	r3, [r2, #0]
 800527e:	4b78      	ldr	r3, [pc, #480]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a77      	ldr	r2, [pc, #476]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005284:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005288:	6013      	str	r3, [r2, #0]
 800528a:	e01d      	b.n	80052c8 <HAL_RCC_OscConfig+0xd4>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005294:	d10c      	bne.n	80052b0 <HAL_RCC_OscConfig+0xbc>
 8005296:	4b72      	ldr	r3, [pc, #456]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a71      	ldr	r2, [pc, #452]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800529c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80052a0:	6013      	str	r3, [r2, #0]
 80052a2:	4b6f      	ldr	r3, [pc, #444]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a6e      	ldr	r2, [pc, #440]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80052a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052ac:	6013      	str	r3, [r2, #0]
 80052ae:	e00b      	b.n	80052c8 <HAL_RCC_OscConfig+0xd4>
 80052b0:	4b6b      	ldr	r3, [pc, #428]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a6a      	ldr	r2, [pc, #424]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80052b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052ba:	6013      	str	r3, [r2, #0]
 80052bc:	4b68      	ldr	r3, [pc, #416]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a67      	ldr	r2, [pc, #412]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80052c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052c6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d013      	beq.n	80052f8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052d0:	f7fe f8fa 	bl	80034c8 <HAL_GetTick>
 80052d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052d6:	e008      	b.n	80052ea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80052d8:	f7fe f8f6 	bl	80034c8 <HAL_GetTick>
 80052dc:	4602      	mov	r2, r0
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	1ad3      	subs	r3, r2, r3
 80052e2:	2b64      	cmp	r3, #100	; 0x64
 80052e4:	d901      	bls.n	80052ea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80052e6:	2303      	movs	r3, #3
 80052e8:	e200      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052ea:	4b5d      	ldr	r3, [pc, #372]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d0f0      	beq.n	80052d8 <HAL_RCC_OscConfig+0xe4>
 80052f6:	e014      	b.n	8005322 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052f8:	f7fe f8e6 	bl	80034c8 <HAL_GetTick>
 80052fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052fe:	e008      	b.n	8005312 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005300:	f7fe f8e2 	bl	80034c8 <HAL_GetTick>
 8005304:	4602      	mov	r2, r0
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	2b64      	cmp	r3, #100	; 0x64
 800530c:	d901      	bls.n	8005312 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800530e:	2303      	movs	r3, #3
 8005310:	e1ec      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005312:	4b53      	ldr	r3, [pc, #332]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800531a:	2b00      	cmp	r3, #0
 800531c:	d1f0      	bne.n	8005300 <HAL_RCC_OscConfig+0x10c>
 800531e:	e000      	b.n	8005322 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005320:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f003 0302 	and.w	r3, r3, #2
 800532a:	2b00      	cmp	r3, #0
 800532c:	d063      	beq.n	80053f6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800532e:	4b4c      	ldr	r3, [pc, #304]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	f003 030c 	and.w	r3, r3, #12
 8005336:	2b00      	cmp	r3, #0
 8005338:	d00b      	beq.n	8005352 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800533a:	4b49      	ldr	r3, [pc, #292]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	f003 030c 	and.w	r3, r3, #12
 8005342:	2b08      	cmp	r3, #8
 8005344:	d11c      	bne.n	8005380 <HAL_RCC_OscConfig+0x18c>
 8005346:	4b46      	ldr	r3, [pc, #280]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800534e:	2b00      	cmp	r3, #0
 8005350:	d116      	bne.n	8005380 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005352:	4b43      	ldr	r3, [pc, #268]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f003 0302 	and.w	r3, r3, #2
 800535a:	2b00      	cmp	r3, #0
 800535c:	d005      	beq.n	800536a <HAL_RCC_OscConfig+0x176>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	691b      	ldr	r3, [r3, #16]
 8005362:	2b01      	cmp	r3, #1
 8005364:	d001      	beq.n	800536a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	e1c0      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800536a:	4b3d      	ldr	r3, [pc, #244]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	695b      	ldr	r3, [r3, #20]
 8005376:	00db      	lsls	r3, r3, #3
 8005378:	4939      	ldr	r1, [pc, #228]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800537a:	4313      	orrs	r3, r2
 800537c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800537e:	e03a      	b.n	80053f6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	691b      	ldr	r3, [r3, #16]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d020      	beq.n	80053ca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005388:	4b36      	ldr	r3, [pc, #216]	; (8005464 <HAL_RCC_OscConfig+0x270>)
 800538a:	2201      	movs	r2, #1
 800538c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800538e:	f7fe f89b 	bl	80034c8 <HAL_GetTick>
 8005392:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005394:	e008      	b.n	80053a8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005396:	f7fe f897 	bl	80034c8 <HAL_GetTick>
 800539a:	4602      	mov	r2, r0
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	1ad3      	subs	r3, r2, r3
 80053a0:	2b02      	cmp	r3, #2
 80053a2:	d901      	bls.n	80053a8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80053a4:	2303      	movs	r3, #3
 80053a6:	e1a1      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053a8:	4b2d      	ldr	r3, [pc, #180]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 0302 	and.w	r3, r3, #2
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d0f0      	beq.n	8005396 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053b4:	4b2a      	ldr	r3, [pc, #168]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	695b      	ldr	r3, [r3, #20]
 80053c0:	00db      	lsls	r3, r3, #3
 80053c2:	4927      	ldr	r1, [pc, #156]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80053c4:	4313      	orrs	r3, r2
 80053c6:	600b      	str	r3, [r1, #0]
 80053c8:	e015      	b.n	80053f6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80053ca:	4b26      	ldr	r3, [pc, #152]	; (8005464 <HAL_RCC_OscConfig+0x270>)
 80053cc:	2200      	movs	r2, #0
 80053ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053d0:	f7fe f87a 	bl	80034c8 <HAL_GetTick>
 80053d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053d6:	e008      	b.n	80053ea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80053d8:	f7fe f876 	bl	80034c8 <HAL_GetTick>
 80053dc:	4602      	mov	r2, r0
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	1ad3      	subs	r3, r2, r3
 80053e2:	2b02      	cmp	r3, #2
 80053e4:	d901      	bls.n	80053ea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80053e6:	2303      	movs	r3, #3
 80053e8:	e180      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053ea:	4b1d      	ldr	r3, [pc, #116]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f003 0302 	and.w	r3, r3, #2
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d1f0      	bne.n	80053d8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 0308 	and.w	r3, r3, #8
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d03a      	beq.n	8005478 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	699b      	ldr	r3, [r3, #24]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d019      	beq.n	800543e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800540a:	4b17      	ldr	r3, [pc, #92]	; (8005468 <HAL_RCC_OscConfig+0x274>)
 800540c:	2201      	movs	r2, #1
 800540e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005410:	f7fe f85a 	bl	80034c8 <HAL_GetTick>
 8005414:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005416:	e008      	b.n	800542a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005418:	f7fe f856 	bl	80034c8 <HAL_GetTick>
 800541c:	4602      	mov	r2, r0
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	2b02      	cmp	r3, #2
 8005424:	d901      	bls.n	800542a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005426:	2303      	movs	r3, #3
 8005428:	e160      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800542a:	4b0d      	ldr	r3, [pc, #52]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800542c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800542e:	f003 0302 	and.w	r3, r3, #2
 8005432:	2b00      	cmp	r3, #0
 8005434:	d0f0      	beq.n	8005418 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005436:	2001      	movs	r0, #1
 8005438:	f000 face 	bl	80059d8 <RCC_Delay>
 800543c:	e01c      	b.n	8005478 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800543e:	4b0a      	ldr	r3, [pc, #40]	; (8005468 <HAL_RCC_OscConfig+0x274>)
 8005440:	2200      	movs	r2, #0
 8005442:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005444:	f7fe f840 	bl	80034c8 <HAL_GetTick>
 8005448:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800544a:	e00f      	b.n	800546c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800544c:	f7fe f83c 	bl	80034c8 <HAL_GetTick>
 8005450:	4602      	mov	r2, r0
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	1ad3      	subs	r3, r2, r3
 8005456:	2b02      	cmp	r3, #2
 8005458:	d908      	bls.n	800546c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800545a:	2303      	movs	r3, #3
 800545c:	e146      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
 800545e:	bf00      	nop
 8005460:	40021000 	.word	0x40021000
 8005464:	42420000 	.word	0x42420000
 8005468:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800546c:	4b92      	ldr	r3, [pc, #584]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800546e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005470:	f003 0302 	and.w	r3, r3, #2
 8005474:	2b00      	cmp	r3, #0
 8005476:	d1e9      	bne.n	800544c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 0304 	and.w	r3, r3, #4
 8005480:	2b00      	cmp	r3, #0
 8005482:	f000 80a6 	beq.w	80055d2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005486:	2300      	movs	r3, #0
 8005488:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800548a:	4b8b      	ldr	r3, [pc, #556]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800548c:	69db      	ldr	r3, [r3, #28]
 800548e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005492:	2b00      	cmp	r3, #0
 8005494:	d10d      	bne.n	80054b2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005496:	4b88      	ldr	r3, [pc, #544]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005498:	69db      	ldr	r3, [r3, #28]
 800549a:	4a87      	ldr	r2, [pc, #540]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800549c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054a0:	61d3      	str	r3, [r2, #28]
 80054a2:	4b85      	ldr	r3, [pc, #532]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80054a4:	69db      	ldr	r3, [r3, #28]
 80054a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054aa:	60bb      	str	r3, [r7, #8]
 80054ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054ae:	2301      	movs	r3, #1
 80054b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054b2:	4b82      	ldr	r3, [pc, #520]	; (80056bc <HAL_RCC_OscConfig+0x4c8>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d118      	bne.n	80054f0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80054be:	4b7f      	ldr	r3, [pc, #508]	; (80056bc <HAL_RCC_OscConfig+0x4c8>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a7e      	ldr	r2, [pc, #504]	; (80056bc <HAL_RCC_OscConfig+0x4c8>)
 80054c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80054ca:	f7fd fffd 	bl	80034c8 <HAL_GetTick>
 80054ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054d0:	e008      	b.n	80054e4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054d2:	f7fd fff9 	bl	80034c8 <HAL_GetTick>
 80054d6:	4602      	mov	r2, r0
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	1ad3      	subs	r3, r2, r3
 80054dc:	2b64      	cmp	r3, #100	; 0x64
 80054de:	d901      	bls.n	80054e4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80054e0:	2303      	movs	r3, #3
 80054e2:	e103      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054e4:	4b75      	ldr	r3, [pc, #468]	; (80056bc <HAL_RCC_OscConfig+0x4c8>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d0f0      	beq.n	80054d2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d106      	bne.n	8005506 <HAL_RCC_OscConfig+0x312>
 80054f8:	4b6f      	ldr	r3, [pc, #444]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80054fa:	6a1b      	ldr	r3, [r3, #32]
 80054fc:	4a6e      	ldr	r2, [pc, #440]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80054fe:	f043 0301 	orr.w	r3, r3, #1
 8005502:	6213      	str	r3, [r2, #32]
 8005504:	e02d      	b.n	8005562 <HAL_RCC_OscConfig+0x36e>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	68db      	ldr	r3, [r3, #12]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d10c      	bne.n	8005528 <HAL_RCC_OscConfig+0x334>
 800550e:	4b6a      	ldr	r3, [pc, #424]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005510:	6a1b      	ldr	r3, [r3, #32]
 8005512:	4a69      	ldr	r2, [pc, #420]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005514:	f023 0301 	bic.w	r3, r3, #1
 8005518:	6213      	str	r3, [r2, #32]
 800551a:	4b67      	ldr	r3, [pc, #412]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800551c:	6a1b      	ldr	r3, [r3, #32]
 800551e:	4a66      	ldr	r2, [pc, #408]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005520:	f023 0304 	bic.w	r3, r3, #4
 8005524:	6213      	str	r3, [r2, #32]
 8005526:	e01c      	b.n	8005562 <HAL_RCC_OscConfig+0x36e>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	68db      	ldr	r3, [r3, #12]
 800552c:	2b05      	cmp	r3, #5
 800552e:	d10c      	bne.n	800554a <HAL_RCC_OscConfig+0x356>
 8005530:	4b61      	ldr	r3, [pc, #388]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005532:	6a1b      	ldr	r3, [r3, #32]
 8005534:	4a60      	ldr	r2, [pc, #384]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005536:	f043 0304 	orr.w	r3, r3, #4
 800553a:	6213      	str	r3, [r2, #32]
 800553c:	4b5e      	ldr	r3, [pc, #376]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800553e:	6a1b      	ldr	r3, [r3, #32]
 8005540:	4a5d      	ldr	r2, [pc, #372]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005542:	f043 0301 	orr.w	r3, r3, #1
 8005546:	6213      	str	r3, [r2, #32]
 8005548:	e00b      	b.n	8005562 <HAL_RCC_OscConfig+0x36e>
 800554a:	4b5b      	ldr	r3, [pc, #364]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800554c:	6a1b      	ldr	r3, [r3, #32]
 800554e:	4a5a      	ldr	r2, [pc, #360]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005550:	f023 0301 	bic.w	r3, r3, #1
 8005554:	6213      	str	r3, [r2, #32]
 8005556:	4b58      	ldr	r3, [pc, #352]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005558:	6a1b      	ldr	r3, [r3, #32]
 800555a:	4a57      	ldr	r2, [pc, #348]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800555c:	f023 0304 	bic.w	r3, r3, #4
 8005560:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	68db      	ldr	r3, [r3, #12]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d015      	beq.n	8005596 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800556a:	f7fd ffad 	bl	80034c8 <HAL_GetTick>
 800556e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005570:	e00a      	b.n	8005588 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005572:	f7fd ffa9 	bl	80034c8 <HAL_GetTick>
 8005576:	4602      	mov	r2, r0
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	1ad3      	subs	r3, r2, r3
 800557c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005580:	4293      	cmp	r3, r2
 8005582:	d901      	bls.n	8005588 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005584:	2303      	movs	r3, #3
 8005586:	e0b1      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005588:	4b4b      	ldr	r3, [pc, #300]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800558a:	6a1b      	ldr	r3, [r3, #32]
 800558c:	f003 0302 	and.w	r3, r3, #2
 8005590:	2b00      	cmp	r3, #0
 8005592:	d0ee      	beq.n	8005572 <HAL_RCC_OscConfig+0x37e>
 8005594:	e014      	b.n	80055c0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005596:	f7fd ff97 	bl	80034c8 <HAL_GetTick>
 800559a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800559c:	e00a      	b.n	80055b4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800559e:	f7fd ff93 	bl	80034c8 <HAL_GetTick>
 80055a2:	4602      	mov	r2, r0
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d901      	bls.n	80055b4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80055b0:	2303      	movs	r3, #3
 80055b2:	e09b      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055b4:	4b40      	ldr	r3, [pc, #256]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80055b6:	6a1b      	ldr	r3, [r3, #32]
 80055b8:	f003 0302 	and.w	r3, r3, #2
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d1ee      	bne.n	800559e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80055c0:	7dfb      	ldrb	r3, [r7, #23]
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d105      	bne.n	80055d2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055c6:	4b3c      	ldr	r3, [pc, #240]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80055c8:	69db      	ldr	r3, [r3, #28]
 80055ca:	4a3b      	ldr	r2, [pc, #236]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80055cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055d0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	69db      	ldr	r3, [r3, #28]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	f000 8087 	beq.w	80056ea <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80055dc:	4b36      	ldr	r3, [pc, #216]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	f003 030c 	and.w	r3, r3, #12
 80055e4:	2b08      	cmp	r3, #8
 80055e6:	d061      	beq.n	80056ac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	69db      	ldr	r3, [r3, #28]
 80055ec:	2b02      	cmp	r3, #2
 80055ee:	d146      	bne.n	800567e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055f0:	4b33      	ldr	r3, [pc, #204]	; (80056c0 <HAL_RCC_OscConfig+0x4cc>)
 80055f2:	2200      	movs	r2, #0
 80055f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055f6:	f7fd ff67 	bl	80034c8 <HAL_GetTick>
 80055fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055fc:	e008      	b.n	8005610 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055fe:	f7fd ff63 	bl	80034c8 <HAL_GetTick>
 8005602:	4602      	mov	r2, r0
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	1ad3      	subs	r3, r2, r3
 8005608:	2b02      	cmp	r3, #2
 800560a:	d901      	bls.n	8005610 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800560c:	2303      	movs	r3, #3
 800560e:	e06d      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005610:	4b29      	ldr	r3, [pc, #164]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005618:	2b00      	cmp	r3, #0
 800561a:	d1f0      	bne.n	80055fe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6a1b      	ldr	r3, [r3, #32]
 8005620:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005624:	d108      	bne.n	8005638 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005626:	4b24      	ldr	r3, [pc, #144]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	4921      	ldr	r1, [pc, #132]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005634:	4313      	orrs	r3, r2
 8005636:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005638:	4b1f      	ldr	r3, [pc, #124]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6a19      	ldr	r1, [r3, #32]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005648:	430b      	orrs	r3, r1
 800564a:	491b      	ldr	r1, [pc, #108]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800564c:	4313      	orrs	r3, r2
 800564e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005650:	4b1b      	ldr	r3, [pc, #108]	; (80056c0 <HAL_RCC_OscConfig+0x4cc>)
 8005652:	2201      	movs	r2, #1
 8005654:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005656:	f7fd ff37 	bl	80034c8 <HAL_GetTick>
 800565a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800565c:	e008      	b.n	8005670 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800565e:	f7fd ff33 	bl	80034c8 <HAL_GetTick>
 8005662:	4602      	mov	r2, r0
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	1ad3      	subs	r3, r2, r3
 8005668:	2b02      	cmp	r3, #2
 800566a:	d901      	bls.n	8005670 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800566c:	2303      	movs	r3, #3
 800566e:	e03d      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005670:	4b11      	ldr	r3, [pc, #68]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005678:	2b00      	cmp	r3, #0
 800567a:	d0f0      	beq.n	800565e <HAL_RCC_OscConfig+0x46a>
 800567c:	e035      	b.n	80056ea <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800567e:	4b10      	ldr	r3, [pc, #64]	; (80056c0 <HAL_RCC_OscConfig+0x4cc>)
 8005680:	2200      	movs	r2, #0
 8005682:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005684:	f7fd ff20 	bl	80034c8 <HAL_GetTick>
 8005688:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800568a:	e008      	b.n	800569e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800568c:	f7fd ff1c 	bl	80034c8 <HAL_GetTick>
 8005690:	4602      	mov	r2, r0
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	1ad3      	subs	r3, r2, r3
 8005696:	2b02      	cmp	r3, #2
 8005698:	d901      	bls.n	800569e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800569a:	2303      	movs	r3, #3
 800569c:	e026      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800569e:	4b06      	ldr	r3, [pc, #24]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1f0      	bne.n	800568c <HAL_RCC_OscConfig+0x498>
 80056aa:	e01e      	b.n	80056ea <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	69db      	ldr	r3, [r3, #28]
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d107      	bne.n	80056c4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	e019      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
 80056b8:	40021000 	.word	0x40021000
 80056bc:	40007000 	.word	0x40007000
 80056c0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80056c4:	4b0b      	ldr	r3, [pc, #44]	; (80056f4 <HAL_RCC_OscConfig+0x500>)
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6a1b      	ldr	r3, [r3, #32]
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d106      	bne.n	80056e6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056e2:	429a      	cmp	r2, r3
 80056e4:	d001      	beq.n	80056ea <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	e000      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80056ea:	2300      	movs	r3, #0
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3718      	adds	r7, #24
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}
 80056f4:	40021000 	.word	0x40021000

080056f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b084      	sub	sp, #16
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
 8005700:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d101      	bne.n	800570c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e0d0      	b.n	80058ae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800570c:	4b6a      	ldr	r3, [pc, #424]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f003 0307 	and.w	r3, r3, #7
 8005714:	683a      	ldr	r2, [r7, #0]
 8005716:	429a      	cmp	r2, r3
 8005718:	d910      	bls.n	800573c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800571a:	4b67      	ldr	r3, [pc, #412]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f023 0207 	bic.w	r2, r3, #7
 8005722:	4965      	ldr	r1, [pc, #404]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	4313      	orrs	r3, r2
 8005728:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800572a:	4b63      	ldr	r3, [pc, #396]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f003 0307 	and.w	r3, r3, #7
 8005732:	683a      	ldr	r2, [r7, #0]
 8005734:	429a      	cmp	r2, r3
 8005736:	d001      	beq.n	800573c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	e0b8      	b.n	80058ae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f003 0302 	and.w	r3, r3, #2
 8005744:	2b00      	cmp	r3, #0
 8005746:	d020      	beq.n	800578a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 0304 	and.w	r3, r3, #4
 8005750:	2b00      	cmp	r3, #0
 8005752:	d005      	beq.n	8005760 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005754:	4b59      	ldr	r3, [pc, #356]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	4a58      	ldr	r2, [pc, #352]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 800575a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800575e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f003 0308 	and.w	r3, r3, #8
 8005768:	2b00      	cmp	r3, #0
 800576a:	d005      	beq.n	8005778 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800576c:	4b53      	ldr	r3, [pc, #332]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	4a52      	ldr	r2, [pc, #328]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005772:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005776:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005778:	4b50      	ldr	r3, [pc, #320]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	494d      	ldr	r1, [pc, #308]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005786:	4313      	orrs	r3, r2
 8005788:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 0301 	and.w	r3, r3, #1
 8005792:	2b00      	cmp	r3, #0
 8005794:	d040      	beq.n	8005818 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	2b01      	cmp	r3, #1
 800579c:	d107      	bne.n	80057ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800579e:	4b47      	ldr	r3, [pc, #284]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d115      	bne.n	80057d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	e07f      	b.n	80058ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	2b02      	cmp	r3, #2
 80057b4:	d107      	bne.n	80057c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057b6:	4b41      	ldr	r3, [pc, #260]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d109      	bne.n	80057d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	e073      	b.n	80058ae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057c6:	4b3d      	ldr	r3, [pc, #244]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f003 0302 	and.w	r3, r3, #2
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d101      	bne.n	80057d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	e06b      	b.n	80058ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80057d6:	4b39      	ldr	r3, [pc, #228]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	f023 0203 	bic.w	r2, r3, #3
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	4936      	ldr	r1, [pc, #216]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 80057e4:	4313      	orrs	r3, r2
 80057e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80057e8:	f7fd fe6e 	bl	80034c8 <HAL_GetTick>
 80057ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057ee:	e00a      	b.n	8005806 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057f0:	f7fd fe6a 	bl	80034c8 <HAL_GetTick>
 80057f4:	4602      	mov	r2, r0
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	1ad3      	subs	r3, r2, r3
 80057fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80057fe:	4293      	cmp	r3, r2
 8005800:	d901      	bls.n	8005806 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005802:	2303      	movs	r3, #3
 8005804:	e053      	b.n	80058ae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005806:	4b2d      	ldr	r3, [pc, #180]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	f003 020c 	and.w	r2, r3, #12
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	429a      	cmp	r2, r3
 8005816:	d1eb      	bne.n	80057f0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005818:	4b27      	ldr	r3, [pc, #156]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f003 0307 	and.w	r3, r3, #7
 8005820:	683a      	ldr	r2, [r7, #0]
 8005822:	429a      	cmp	r2, r3
 8005824:	d210      	bcs.n	8005848 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005826:	4b24      	ldr	r3, [pc, #144]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f023 0207 	bic.w	r2, r3, #7
 800582e:	4922      	ldr	r1, [pc, #136]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	4313      	orrs	r3, r2
 8005834:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005836:	4b20      	ldr	r3, [pc, #128]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f003 0307 	and.w	r3, r3, #7
 800583e:	683a      	ldr	r2, [r7, #0]
 8005840:	429a      	cmp	r2, r3
 8005842:	d001      	beq.n	8005848 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005844:	2301      	movs	r3, #1
 8005846:	e032      	b.n	80058ae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f003 0304 	and.w	r3, r3, #4
 8005850:	2b00      	cmp	r3, #0
 8005852:	d008      	beq.n	8005866 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005854:	4b19      	ldr	r3, [pc, #100]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	4916      	ldr	r1, [pc, #88]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005862:	4313      	orrs	r3, r2
 8005864:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f003 0308 	and.w	r3, r3, #8
 800586e:	2b00      	cmp	r3, #0
 8005870:	d009      	beq.n	8005886 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005872:	4b12      	ldr	r3, [pc, #72]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	00db      	lsls	r3, r3, #3
 8005880:	490e      	ldr	r1, [pc, #56]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005882:	4313      	orrs	r3, r2
 8005884:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005886:	f000 f821 	bl	80058cc <HAL_RCC_GetSysClockFreq>
 800588a:	4602      	mov	r2, r0
 800588c:	4b0b      	ldr	r3, [pc, #44]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 800588e:	685b      	ldr	r3, [r3, #4]
 8005890:	091b      	lsrs	r3, r3, #4
 8005892:	f003 030f 	and.w	r3, r3, #15
 8005896:	490a      	ldr	r1, [pc, #40]	; (80058c0 <HAL_RCC_ClockConfig+0x1c8>)
 8005898:	5ccb      	ldrb	r3, [r1, r3]
 800589a:	fa22 f303 	lsr.w	r3, r2, r3
 800589e:	4a09      	ldr	r2, [pc, #36]	; (80058c4 <HAL_RCC_ClockConfig+0x1cc>)
 80058a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80058a2:	4b09      	ldr	r3, [pc, #36]	; (80058c8 <HAL_RCC_ClockConfig+0x1d0>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4618      	mov	r0, r3
 80058a8:	f7fd fdcc 	bl	8003444 <HAL_InitTick>

  return HAL_OK;
 80058ac:	2300      	movs	r3, #0
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3710      	adds	r7, #16
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	40022000 	.word	0x40022000
 80058bc:	40021000 	.word	0x40021000
 80058c0:	080070a4 	.word	0x080070a4
 80058c4:	20000000 	.word	0x20000000
 80058c8:	20000004 	.word	0x20000004

080058cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b087      	sub	sp, #28
 80058d0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80058d2:	2300      	movs	r3, #0
 80058d4:	60fb      	str	r3, [r7, #12]
 80058d6:	2300      	movs	r3, #0
 80058d8:	60bb      	str	r3, [r7, #8]
 80058da:	2300      	movs	r3, #0
 80058dc:	617b      	str	r3, [r7, #20]
 80058de:	2300      	movs	r3, #0
 80058e0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80058e2:	2300      	movs	r3, #0
 80058e4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80058e6:	4b1e      	ldr	r3, [pc, #120]	; (8005960 <HAL_RCC_GetSysClockFreq+0x94>)
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f003 030c 	and.w	r3, r3, #12
 80058f2:	2b04      	cmp	r3, #4
 80058f4:	d002      	beq.n	80058fc <HAL_RCC_GetSysClockFreq+0x30>
 80058f6:	2b08      	cmp	r3, #8
 80058f8:	d003      	beq.n	8005902 <HAL_RCC_GetSysClockFreq+0x36>
 80058fa:	e027      	b.n	800594c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80058fc:	4b19      	ldr	r3, [pc, #100]	; (8005964 <HAL_RCC_GetSysClockFreq+0x98>)
 80058fe:	613b      	str	r3, [r7, #16]
      break;
 8005900:	e027      	b.n	8005952 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	0c9b      	lsrs	r3, r3, #18
 8005906:	f003 030f 	and.w	r3, r3, #15
 800590a:	4a17      	ldr	r2, [pc, #92]	; (8005968 <HAL_RCC_GetSysClockFreq+0x9c>)
 800590c:	5cd3      	ldrb	r3, [r2, r3]
 800590e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005916:	2b00      	cmp	r3, #0
 8005918:	d010      	beq.n	800593c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800591a:	4b11      	ldr	r3, [pc, #68]	; (8005960 <HAL_RCC_GetSysClockFreq+0x94>)
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	0c5b      	lsrs	r3, r3, #17
 8005920:	f003 0301 	and.w	r3, r3, #1
 8005924:	4a11      	ldr	r2, [pc, #68]	; (800596c <HAL_RCC_GetSysClockFreq+0xa0>)
 8005926:	5cd3      	ldrb	r3, [r2, r3]
 8005928:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	4a0d      	ldr	r2, [pc, #52]	; (8005964 <HAL_RCC_GetSysClockFreq+0x98>)
 800592e:	fb03 f202 	mul.w	r2, r3, r2
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	fbb2 f3f3 	udiv	r3, r2, r3
 8005938:	617b      	str	r3, [r7, #20]
 800593a:	e004      	b.n	8005946 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	4a0c      	ldr	r2, [pc, #48]	; (8005970 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005940:	fb02 f303 	mul.w	r3, r2, r3
 8005944:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	613b      	str	r3, [r7, #16]
      break;
 800594a:	e002      	b.n	8005952 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800594c:	4b05      	ldr	r3, [pc, #20]	; (8005964 <HAL_RCC_GetSysClockFreq+0x98>)
 800594e:	613b      	str	r3, [r7, #16]
      break;
 8005950:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005952:	693b      	ldr	r3, [r7, #16]
}
 8005954:	4618      	mov	r0, r3
 8005956:	371c      	adds	r7, #28
 8005958:	46bd      	mov	sp, r7
 800595a:	bc80      	pop	{r7}
 800595c:	4770      	bx	lr
 800595e:	bf00      	nop
 8005960:	40021000 	.word	0x40021000
 8005964:	007a1200 	.word	0x007a1200
 8005968:	080070bc 	.word	0x080070bc
 800596c:	080070cc 	.word	0x080070cc
 8005970:	003d0900 	.word	0x003d0900

08005974 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005974:	b480      	push	{r7}
 8005976:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005978:	4b02      	ldr	r3, [pc, #8]	; (8005984 <HAL_RCC_GetHCLKFreq+0x10>)
 800597a:	681b      	ldr	r3, [r3, #0]
}
 800597c:	4618      	mov	r0, r3
 800597e:	46bd      	mov	sp, r7
 8005980:	bc80      	pop	{r7}
 8005982:	4770      	bx	lr
 8005984:	20000000 	.word	0x20000000

08005988 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800598c:	f7ff fff2 	bl	8005974 <HAL_RCC_GetHCLKFreq>
 8005990:	4602      	mov	r2, r0
 8005992:	4b05      	ldr	r3, [pc, #20]	; (80059a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	0a1b      	lsrs	r3, r3, #8
 8005998:	f003 0307 	and.w	r3, r3, #7
 800599c:	4903      	ldr	r1, [pc, #12]	; (80059ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800599e:	5ccb      	ldrb	r3, [r1, r3]
 80059a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	bd80      	pop	{r7, pc}
 80059a8:	40021000 	.word	0x40021000
 80059ac:	080070b4 	.word	0x080070b4

080059b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80059b4:	f7ff ffde 	bl	8005974 <HAL_RCC_GetHCLKFreq>
 80059b8:	4602      	mov	r2, r0
 80059ba:	4b05      	ldr	r3, [pc, #20]	; (80059d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	0adb      	lsrs	r3, r3, #11
 80059c0:	f003 0307 	and.w	r3, r3, #7
 80059c4:	4903      	ldr	r1, [pc, #12]	; (80059d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80059c6:	5ccb      	ldrb	r3, [r1, r3]
 80059c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	40021000 	.word	0x40021000
 80059d4:	080070b4 	.word	0x080070b4

080059d8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80059d8:	b480      	push	{r7}
 80059da:	b085      	sub	sp, #20
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80059e0:	4b0a      	ldr	r3, [pc, #40]	; (8005a0c <RCC_Delay+0x34>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a0a      	ldr	r2, [pc, #40]	; (8005a10 <RCC_Delay+0x38>)
 80059e6:	fba2 2303 	umull	r2, r3, r2, r3
 80059ea:	0a5b      	lsrs	r3, r3, #9
 80059ec:	687a      	ldr	r2, [r7, #4]
 80059ee:	fb02 f303 	mul.w	r3, r2, r3
 80059f2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80059f4:	bf00      	nop
  }
  while (Delay --);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	1e5a      	subs	r2, r3, #1
 80059fa:	60fa      	str	r2, [r7, #12]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d1f9      	bne.n	80059f4 <RCC_Delay+0x1c>
}
 8005a00:	bf00      	nop
 8005a02:	bf00      	nop
 8005a04:	3714      	adds	r7, #20
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bc80      	pop	{r7}
 8005a0a:	4770      	bx	lr
 8005a0c:	20000000 	.word	0x20000000
 8005a10:	10624dd3 	.word	0x10624dd3

08005a14 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b086      	sub	sp, #24
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	613b      	str	r3, [r7, #16]
 8005a20:	2300      	movs	r3, #0
 8005a22:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f003 0301 	and.w	r3, r3, #1
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d07d      	beq.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005a30:	2300      	movs	r3, #0
 8005a32:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a34:	4b4f      	ldr	r3, [pc, #316]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a36:	69db      	ldr	r3, [r3, #28]
 8005a38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d10d      	bne.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a40:	4b4c      	ldr	r3, [pc, #304]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a42:	69db      	ldr	r3, [r3, #28]
 8005a44:	4a4b      	ldr	r2, [pc, #300]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a4a:	61d3      	str	r3, [r2, #28]
 8005a4c:	4b49      	ldr	r3, [pc, #292]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a4e:	69db      	ldr	r3, [r3, #28]
 8005a50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a54:	60bb      	str	r3, [r7, #8]
 8005a56:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a5c:	4b46      	ldr	r3, [pc, #280]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d118      	bne.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a68:	4b43      	ldr	r3, [pc, #268]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a42      	ldr	r2, [pc, #264]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a72:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a74:	f7fd fd28 	bl	80034c8 <HAL_GetTick>
 8005a78:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a7a:	e008      	b.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a7c:	f7fd fd24 	bl	80034c8 <HAL_GetTick>
 8005a80:	4602      	mov	r2, r0
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	1ad3      	subs	r3, r2, r3
 8005a86:	2b64      	cmp	r3, #100	; 0x64
 8005a88:	d901      	bls.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005a8a:	2303      	movs	r3, #3
 8005a8c:	e06d      	b.n	8005b6a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a8e:	4b3a      	ldr	r3, [pc, #232]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d0f0      	beq.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a9a:	4b36      	ldr	r3, [pc, #216]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a9c:	6a1b      	ldr	r3, [r3, #32]
 8005a9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005aa2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d02e      	beq.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ab2:	68fa      	ldr	r2, [r7, #12]
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d027      	beq.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005ab8:	4b2e      	ldr	r3, [pc, #184]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005aba:	6a1b      	ldr	r3, [r3, #32]
 8005abc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ac0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005ac2:	4b2e      	ldr	r3, [pc, #184]	; (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005ac8:	4b2c      	ldr	r3, [pc, #176]	; (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005aca:	2200      	movs	r2, #0
 8005acc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005ace:	4a29      	ldr	r2, [pc, #164]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f003 0301 	and.w	r3, r3, #1
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d014      	beq.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ade:	f7fd fcf3 	bl	80034c8 <HAL_GetTick>
 8005ae2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ae4:	e00a      	b.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ae6:	f7fd fcef 	bl	80034c8 <HAL_GetTick>
 8005aea:	4602      	mov	r2, r0
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	1ad3      	subs	r3, r2, r3
 8005af0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d901      	bls.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005af8:	2303      	movs	r3, #3
 8005afa:	e036      	b.n	8005b6a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005afc:	4b1d      	ldr	r3, [pc, #116]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005afe:	6a1b      	ldr	r3, [r3, #32]
 8005b00:	f003 0302 	and.w	r3, r3, #2
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d0ee      	beq.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b08:	4b1a      	ldr	r3, [pc, #104]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b0a:	6a1b      	ldr	r3, [r3, #32]
 8005b0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	4917      	ldr	r1, [pc, #92]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b16:	4313      	orrs	r3, r2
 8005b18:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005b1a:	7dfb      	ldrb	r3, [r7, #23]
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d105      	bne.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b20:	4b14      	ldr	r3, [pc, #80]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b22:	69db      	ldr	r3, [r3, #28]
 8005b24:	4a13      	ldr	r2, [pc, #76]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b2a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 0302 	and.w	r3, r3, #2
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d008      	beq.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b38:	4b0e      	ldr	r3, [pc, #56]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	490b      	ldr	r1, [pc, #44]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b46:	4313      	orrs	r3, r2
 8005b48:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f003 0310 	and.w	r3, r3, #16
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d008      	beq.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005b56:	4b07      	ldr	r3, [pc, #28]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	68db      	ldr	r3, [r3, #12]
 8005b62:	4904      	ldr	r1, [pc, #16]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b64:	4313      	orrs	r3, r2
 8005b66:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005b68:	2300      	movs	r3, #0
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3718      	adds	r7, #24
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
 8005b72:	bf00      	nop
 8005b74:	40021000 	.word	0x40021000
 8005b78:	40007000 	.word	0x40007000
 8005b7c:	42420440 	.word	0x42420440

08005b80 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b088      	sub	sp, #32
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	617b      	str	r3, [r7, #20]
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	61fb      	str	r3, [r7, #28]
 8005b90:	2300      	movs	r3, #0
 8005b92:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005b94:	2300      	movs	r3, #0
 8005b96:	60fb      	str	r3, [r7, #12]
 8005b98:	2300      	movs	r3, #0
 8005b9a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2b10      	cmp	r3, #16
 8005ba0:	d00a      	beq.n	8005bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2b10      	cmp	r3, #16
 8005ba6:	f200 808a 	bhi.w	8005cbe <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d045      	beq.n	8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2b02      	cmp	r3, #2
 8005bb4:	d075      	beq.n	8005ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005bb6:	e082      	b.n	8005cbe <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8005bb8:	4b46      	ldr	r3, [pc, #280]	; (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005bbe:	4b45      	ldr	r3, [pc, #276]	; (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d07b      	beq.n	8005cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	0c9b      	lsrs	r3, r3, #18
 8005bce:	f003 030f 	and.w	r3, r3, #15
 8005bd2:	4a41      	ldr	r2, [pc, #260]	; (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8005bd4:	5cd3      	ldrb	r3, [r2, r3]
 8005bd6:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d015      	beq.n	8005c0e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005be2:	4b3c      	ldr	r3, [pc, #240]	; (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	0c5b      	lsrs	r3, r3, #17
 8005be8:	f003 0301 	and.w	r3, r3, #1
 8005bec:	4a3b      	ldr	r2, [pc, #236]	; (8005cdc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8005bee:	5cd3      	ldrb	r3, [r2, r3]
 8005bf0:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d00d      	beq.n	8005c18 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005bfc:	4a38      	ldr	r2, [pc, #224]	; (8005ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c04:	693b      	ldr	r3, [r7, #16]
 8005c06:	fb02 f303 	mul.w	r3, r2, r3
 8005c0a:	61fb      	str	r3, [r7, #28]
 8005c0c:	e004      	b.n	8005c18 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	4a34      	ldr	r2, [pc, #208]	; (8005ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8005c12:	fb02 f303 	mul.w	r3, r2, r3
 8005c16:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005c18:	4b2e      	ldr	r3, [pc, #184]	; (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c20:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c24:	d102      	bne.n	8005c2c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	61bb      	str	r3, [r7, #24]
      break;
 8005c2a:	e04a      	b.n	8005cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8005c2c:	69fb      	ldr	r3, [r7, #28]
 8005c2e:	005b      	lsls	r3, r3, #1
 8005c30:	4a2d      	ldr	r2, [pc, #180]	; (8005ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005c32:	fba2 2303 	umull	r2, r3, r2, r3
 8005c36:	085b      	lsrs	r3, r3, #1
 8005c38:	61bb      	str	r3, [r7, #24]
      break;
 8005c3a:	e042      	b.n	8005cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8005c3c:	4b25      	ldr	r3, [pc, #148]	; (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005c3e:	6a1b      	ldr	r3, [r3, #32]
 8005c40:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c4c:	d108      	bne.n	8005c60 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	f003 0302 	and.w	r3, r3, #2
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d003      	beq.n	8005c60 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8005c58:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c5c:	61bb      	str	r3, [r7, #24]
 8005c5e:	e01f      	b.n	8005ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c6a:	d109      	bne.n	8005c80 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8005c6c:	4b19      	ldr	r3, [pc, #100]	; (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c70:	f003 0302 	and.w	r3, r3, #2
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d003      	beq.n	8005c80 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8005c78:	f649 4340 	movw	r3, #40000	; 0x9c40
 8005c7c:	61bb      	str	r3, [r7, #24]
 8005c7e:	e00f      	b.n	8005ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c86:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005c8a:	d11c      	bne.n	8005cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005c8c:	4b11      	ldr	r3, [pc, #68]	; (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d016      	beq.n	8005cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8005c98:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005c9c:	61bb      	str	r3, [r7, #24]
      break;
 8005c9e:	e012      	b.n	8005cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005ca0:	e011      	b.n	8005cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005ca2:	f7ff fe85 	bl	80059b0 <HAL_RCC_GetPCLK2Freq>
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	4b0a      	ldr	r3, [pc, #40]	; (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	0b9b      	lsrs	r3, r3, #14
 8005cae:	f003 0303 	and.w	r3, r3, #3
 8005cb2:	3301      	adds	r3, #1
 8005cb4:	005b      	lsls	r3, r3, #1
 8005cb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cba:	61bb      	str	r3, [r7, #24]
      break;
 8005cbc:	e004      	b.n	8005cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005cbe:	bf00      	nop
 8005cc0:	e002      	b.n	8005cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005cc2:	bf00      	nop
 8005cc4:	e000      	b.n	8005cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005cc6:	bf00      	nop
    }
  }
  return (frequency);
 8005cc8:	69bb      	ldr	r3, [r7, #24]
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3720      	adds	r7, #32
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}
 8005cd2:	bf00      	nop
 8005cd4:	40021000 	.word	0x40021000
 8005cd8:	080070d0 	.word	0x080070d0
 8005cdc:	080070e0 	.word	0x080070e0
 8005ce0:	007a1200 	.word	0x007a1200
 8005ce4:	003d0900 	.word	0x003d0900
 8005ce8:	aaaaaaab 	.word	0xaaaaaaab

08005cec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b082      	sub	sp, #8
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d101      	bne.n	8005cfe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e041      	b.n	8005d82 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d106      	bne.n	8005d18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f7fd fa42 	bl	800319c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2202      	movs	r2, #2
 8005d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	3304      	adds	r3, #4
 8005d28:	4619      	mov	r1, r3
 8005d2a:	4610      	mov	r0, r2
 8005d2c:	f000 fbd8 	bl	80064e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d80:	2300      	movs	r3, #0
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3708      	adds	r7, #8
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}
	...

08005d8c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b085      	sub	sp, #20
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d9a:	b2db      	uxtb	r3, r3
 8005d9c:	2b01      	cmp	r3, #1
 8005d9e:	d001      	beq.n	8005da4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005da0:	2301      	movs	r3, #1
 8005da2:	e032      	b.n	8005e0a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2202      	movs	r2, #2
 8005da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a18      	ldr	r2, [pc, #96]	; (8005e14 <HAL_TIM_Base_Start+0x88>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d00e      	beq.n	8005dd4 <HAL_TIM_Base_Start+0x48>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dbe:	d009      	beq.n	8005dd4 <HAL_TIM_Base_Start+0x48>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a14      	ldr	r2, [pc, #80]	; (8005e18 <HAL_TIM_Base_Start+0x8c>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d004      	beq.n	8005dd4 <HAL_TIM_Base_Start+0x48>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a13      	ldr	r2, [pc, #76]	; (8005e1c <HAL_TIM_Base_Start+0x90>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d111      	bne.n	8005df8 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	f003 0307 	and.w	r3, r3, #7
 8005dde:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2b06      	cmp	r3, #6
 8005de4:	d010      	beq.n	8005e08 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f042 0201 	orr.w	r2, r2, #1
 8005df4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005df6:	e007      	b.n	8005e08 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f042 0201 	orr.w	r2, r2, #1
 8005e06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e08:	2300      	movs	r3, #0
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3714      	adds	r7, #20
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bc80      	pop	{r7}
 8005e12:	4770      	bx	lr
 8005e14:	40012c00 	.word	0x40012c00
 8005e18:	40000400 	.word	0x40000400
 8005e1c:	40000800 	.word	0x40000800

08005e20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005e20:	b480      	push	{r7}
 8005e22:	b085      	sub	sp, #20
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d001      	beq.n	8005e38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005e34:	2301      	movs	r3, #1
 8005e36:	e03a      	b.n	8005eae <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2202      	movs	r2, #2
 8005e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	68da      	ldr	r2, [r3, #12]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f042 0201 	orr.w	r2, r2, #1
 8005e4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a18      	ldr	r2, [pc, #96]	; (8005eb8 <HAL_TIM_Base_Start_IT+0x98>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d00e      	beq.n	8005e78 <HAL_TIM_Base_Start_IT+0x58>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e62:	d009      	beq.n	8005e78 <HAL_TIM_Base_Start_IT+0x58>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a14      	ldr	r2, [pc, #80]	; (8005ebc <HAL_TIM_Base_Start_IT+0x9c>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d004      	beq.n	8005e78 <HAL_TIM_Base_Start_IT+0x58>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a13      	ldr	r2, [pc, #76]	; (8005ec0 <HAL_TIM_Base_Start_IT+0xa0>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d111      	bne.n	8005e9c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	689b      	ldr	r3, [r3, #8]
 8005e7e:	f003 0307 	and.w	r3, r3, #7
 8005e82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2b06      	cmp	r3, #6
 8005e88:	d010      	beq.n	8005eac <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	681a      	ldr	r2, [r3, #0]
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f042 0201 	orr.w	r2, r2, #1
 8005e98:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e9a:	e007      	b.n	8005eac <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	681a      	ldr	r2, [r3, #0]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f042 0201 	orr.w	r2, r2, #1
 8005eaa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005eac:	2300      	movs	r3, #0
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3714      	adds	r7, #20
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bc80      	pop	{r7}
 8005eb6:	4770      	bx	lr
 8005eb8:	40012c00 	.word	0x40012c00
 8005ebc:	40000400 	.word	0x40000400
 8005ec0:	40000800 	.word	0x40000800

08005ec4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b082      	sub	sp, #8
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d101      	bne.n	8005ed6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e041      	b.n	8005f5a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005edc:	b2db      	uxtb	r3, r3
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d106      	bne.n	8005ef0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f000 f839 	bl	8005f62 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2202      	movs	r2, #2
 8005ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681a      	ldr	r2, [r3, #0]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	3304      	adds	r3, #4
 8005f00:	4619      	mov	r1, r3
 8005f02:	4610      	mov	r0, r2
 8005f04:	f000 faec 	bl	80064e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2201      	movs	r2, #1
 8005f14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2201      	movs	r2, #1
 8005f34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f58:	2300      	movs	r3, #0
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3708      	adds	r7, #8
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}

08005f62 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005f62:	b480      	push	{r7}
 8005f64:	b083      	sub	sp, #12
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005f6a:	bf00      	nop
 8005f6c:	370c      	adds	r7, #12
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bc80      	pop	{r7}
 8005f72:	4770      	bx	lr

08005f74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b082      	sub	sp, #8
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	691b      	ldr	r3, [r3, #16]
 8005f82:	f003 0302 	and.w	r3, r3, #2
 8005f86:	2b02      	cmp	r3, #2
 8005f88:	d122      	bne.n	8005fd0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	68db      	ldr	r3, [r3, #12]
 8005f90:	f003 0302 	and.w	r3, r3, #2
 8005f94:	2b02      	cmp	r3, #2
 8005f96:	d11b      	bne.n	8005fd0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f06f 0202 	mvn.w	r2, #2
 8005fa0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	699b      	ldr	r3, [r3, #24]
 8005fae:	f003 0303 	and.w	r3, r3, #3
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d003      	beq.n	8005fbe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005fb6:	6878      	ldr	r0, [r7, #4]
 8005fb8:	f000 fa76 	bl	80064a8 <HAL_TIM_IC_CaptureCallback>
 8005fbc:	e005      	b.n	8005fca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f000 fa69 	bl	8006496 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fc4:	6878      	ldr	r0, [r7, #4]
 8005fc6:	f000 fa78 	bl	80064ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	691b      	ldr	r3, [r3, #16]
 8005fd6:	f003 0304 	and.w	r3, r3, #4
 8005fda:	2b04      	cmp	r3, #4
 8005fdc:	d122      	bne.n	8006024 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	68db      	ldr	r3, [r3, #12]
 8005fe4:	f003 0304 	and.w	r3, r3, #4
 8005fe8:	2b04      	cmp	r3, #4
 8005fea:	d11b      	bne.n	8006024 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f06f 0204 	mvn.w	r2, #4
 8005ff4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2202      	movs	r2, #2
 8005ffa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	699b      	ldr	r3, [r3, #24]
 8006002:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006006:	2b00      	cmp	r3, #0
 8006008:	d003      	beq.n	8006012 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f000 fa4c 	bl	80064a8 <HAL_TIM_IC_CaptureCallback>
 8006010:	e005      	b.n	800601e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 fa3f 	bl	8006496 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006018:	6878      	ldr	r0, [r7, #4]
 800601a:	f000 fa4e 	bl	80064ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2200      	movs	r2, #0
 8006022:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	691b      	ldr	r3, [r3, #16]
 800602a:	f003 0308 	and.w	r3, r3, #8
 800602e:	2b08      	cmp	r3, #8
 8006030:	d122      	bne.n	8006078 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	68db      	ldr	r3, [r3, #12]
 8006038:	f003 0308 	and.w	r3, r3, #8
 800603c:	2b08      	cmp	r3, #8
 800603e:	d11b      	bne.n	8006078 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f06f 0208 	mvn.w	r2, #8
 8006048:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2204      	movs	r2, #4
 800604e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	69db      	ldr	r3, [r3, #28]
 8006056:	f003 0303 	and.w	r3, r3, #3
 800605a:	2b00      	cmp	r3, #0
 800605c:	d003      	beq.n	8006066 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800605e:	6878      	ldr	r0, [r7, #4]
 8006060:	f000 fa22 	bl	80064a8 <HAL_TIM_IC_CaptureCallback>
 8006064:	e005      	b.n	8006072 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f000 fa15 	bl	8006496 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800606c:	6878      	ldr	r0, [r7, #4]
 800606e:	f000 fa24 	bl	80064ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2200      	movs	r2, #0
 8006076:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	691b      	ldr	r3, [r3, #16]
 800607e:	f003 0310 	and.w	r3, r3, #16
 8006082:	2b10      	cmp	r3, #16
 8006084:	d122      	bne.n	80060cc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	68db      	ldr	r3, [r3, #12]
 800608c:	f003 0310 	and.w	r3, r3, #16
 8006090:	2b10      	cmp	r3, #16
 8006092:	d11b      	bne.n	80060cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f06f 0210 	mvn.w	r2, #16
 800609c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2208      	movs	r2, #8
 80060a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	69db      	ldr	r3, [r3, #28]
 80060aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d003      	beq.n	80060ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060b2:	6878      	ldr	r0, [r7, #4]
 80060b4:	f000 f9f8 	bl	80064a8 <HAL_TIM_IC_CaptureCallback>
 80060b8:	e005      	b.n	80060c6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f000 f9eb 	bl	8006496 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060c0:	6878      	ldr	r0, [r7, #4]
 80060c2:	f000 f9fa 	bl	80064ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2200      	movs	r2, #0
 80060ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	691b      	ldr	r3, [r3, #16]
 80060d2:	f003 0301 	and.w	r3, r3, #1
 80060d6:	2b01      	cmp	r3, #1
 80060d8:	d10e      	bne.n	80060f8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	68db      	ldr	r3, [r3, #12]
 80060e0:	f003 0301 	and.w	r3, r3, #1
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d107      	bne.n	80060f8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f06f 0201 	mvn.w	r2, #1
 80060f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f7fc ff44 	bl	8002f80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	691b      	ldr	r3, [r3, #16]
 80060fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006102:	2b80      	cmp	r3, #128	; 0x80
 8006104:	d10e      	bne.n	8006124 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	68db      	ldr	r3, [r3, #12]
 800610c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006110:	2b80      	cmp	r3, #128	; 0x80
 8006112:	d107      	bne.n	8006124 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800611c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f000 fdb4 	bl	8006c8c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	691b      	ldr	r3, [r3, #16]
 800612a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800612e:	2b40      	cmp	r3, #64	; 0x40
 8006130:	d10e      	bne.n	8006150 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	68db      	ldr	r3, [r3, #12]
 8006138:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800613c:	2b40      	cmp	r3, #64	; 0x40
 800613e:	d107      	bne.n	8006150 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006148:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f000 f9be 	bl	80064cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	691b      	ldr	r3, [r3, #16]
 8006156:	f003 0320 	and.w	r3, r3, #32
 800615a:	2b20      	cmp	r3, #32
 800615c:	d10e      	bne.n	800617c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	68db      	ldr	r3, [r3, #12]
 8006164:	f003 0320 	and.w	r3, r3, #32
 8006168:	2b20      	cmp	r3, #32
 800616a:	d107      	bne.n	800617c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f06f 0220 	mvn.w	r2, #32
 8006174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f000 fd7f 	bl	8006c7a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800617c:	bf00      	nop
 800617e:	3708      	adds	r7, #8
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}

08006184 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b086      	sub	sp, #24
 8006188:	af00      	add	r7, sp, #0
 800618a:	60f8      	str	r0, [r7, #12]
 800618c:	60b9      	str	r1, [r7, #8]
 800618e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006190:	2300      	movs	r3, #0
 8006192:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800619a:	2b01      	cmp	r3, #1
 800619c:	d101      	bne.n	80061a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800619e:	2302      	movs	r3, #2
 80061a0:	e0ae      	b.n	8006300 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2201      	movs	r2, #1
 80061a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2b0c      	cmp	r3, #12
 80061ae:	f200 809f 	bhi.w	80062f0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80061b2:	a201      	add	r2, pc, #4	; (adr r2, 80061b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80061b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061b8:	080061ed 	.word	0x080061ed
 80061bc:	080062f1 	.word	0x080062f1
 80061c0:	080062f1 	.word	0x080062f1
 80061c4:	080062f1 	.word	0x080062f1
 80061c8:	0800622d 	.word	0x0800622d
 80061cc:	080062f1 	.word	0x080062f1
 80061d0:	080062f1 	.word	0x080062f1
 80061d4:	080062f1 	.word	0x080062f1
 80061d8:	0800626f 	.word	0x0800626f
 80061dc:	080062f1 	.word	0x080062f1
 80061e0:	080062f1 	.word	0x080062f1
 80061e4:	080062f1 	.word	0x080062f1
 80061e8:	080062af 	.word	0x080062af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	68b9      	ldr	r1, [r7, #8]
 80061f2:	4618      	mov	r0, r3
 80061f4:	f000 f9d6 	bl	80065a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	699a      	ldr	r2, [r3, #24]
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f042 0208 	orr.w	r2, r2, #8
 8006206:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	699a      	ldr	r2, [r3, #24]
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f022 0204 	bic.w	r2, r2, #4
 8006216:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	6999      	ldr	r1, [r3, #24]
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	691a      	ldr	r2, [r3, #16]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	430a      	orrs	r2, r1
 8006228:	619a      	str	r2, [r3, #24]
      break;
 800622a:	e064      	b.n	80062f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	68b9      	ldr	r1, [r7, #8]
 8006232:	4618      	mov	r0, r3
 8006234:	f000 fa1c 	bl	8006670 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	699a      	ldr	r2, [r3, #24]
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006246:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	699a      	ldr	r2, [r3, #24]
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006256:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	6999      	ldr	r1, [r3, #24]
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	691b      	ldr	r3, [r3, #16]
 8006262:	021a      	lsls	r2, r3, #8
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	430a      	orrs	r2, r1
 800626a:	619a      	str	r2, [r3, #24]
      break;
 800626c:	e043      	b.n	80062f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	68b9      	ldr	r1, [r7, #8]
 8006274:	4618      	mov	r0, r3
 8006276:	f000 fa65 	bl	8006744 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	69da      	ldr	r2, [r3, #28]
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f042 0208 	orr.w	r2, r2, #8
 8006288:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	69da      	ldr	r2, [r3, #28]
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f022 0204 	bic.w	r2, r2, #4
 8006298:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	69d9      	ldr	r1, [r3, #28]
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	691a      	ldr	r2, [r3, #16]
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	430a      	orrs	r2, r1
 80062aa:	61da      	str	r2, [r3, #28]
      break;
 80062ac:	e023      	b.n	80062f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68b9      	ldr	r1, [r7, #8]
 80062b4:	4618      	mov	r0, r3
 80062b6:	f000 faaf 	bl	8006818 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	69da      	ldr	r2, [r3, #28]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80062c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	69da      	ldr	r2, [r3, #28]
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	69d9      	ldr	r1, [r3, #28]
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	691b      	ldr	r3, [r3, #16]
 80062e4:	021a      	lsls	r2, r3, #8
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	430a      	orrs	r2, r1
 80062ec:	61da      	str	r2, [r3, #28]
      break;
 80062ee:	e002      	b.n	80062f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80062f0:	2301      	movs	r3, #1
 80062f2:	75fb      	strb	r3, [r7, #23]
      break;
 80062f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80062fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8006300:	4618      	mov	r0, r3
 8006302:	3718      	adds	r7, #24
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}

08006308 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b084      	sub	sp, #16
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
 8006310:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006312:	2300      	movs	r3, #0
 8006314:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800631c:	2b01      	cmp	r3, #1
 800631e:	d101      	bne.n	8006324 <HAL_TIM_ConfigClockSource+0x1c>
 8006320:	2302      	movs	r3, #2
 8006322:	e0b4      	b.n	800648e <HAL_TIM_ConfigClockSource+0x186>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2201      	movs	r2, #1
 8006328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2202      	movs	r2, #2
 8006330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006342:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800634a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	68ba      	ldr	r2, [r7, #8]
 8006352:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800635c:	d03e      	beq.n	80063dc <HAL_TIM_ConfigClockSource+0xd4>
 800635e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006362:	f200 8087 	bhi.w	8006474 <HAL_TIM_ConfigClockSource+0x16c>
 8006366:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800636a:	f000 8086 	beq.w	800647a <HAL_TIM_ConfigClockSource+0x172>
 800636e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006372:	d87f      	bhi.n	8006474 <HAL_TIM_ConfigClockSource+0x16c>
 8006374:	2b70      	cmp	r3, #112	; 0x70
 8006376:	d01a      	beq.n	80063ae <HAL_TIM_ConfigClockSource+0xa6>
 8006378:	2b70      	cmp	r3, #112	; 0x70
 800637a:	d87b      	bhi.n	8006474 <HAL_TIM_ConfigClockSource+0x16c>
 800637c:	2b60      	cmp	r3, #96	; 0x60
 800637e:	d050      	beq.n	8006422 <HAL_TIM_ConfigClockSource+0x11a>
 8006380:	2b60      	cmp	r3, #96	; 0x60
 8006382:	d877      	bhi.n	8006474 <HAL_TIM_ConfigClockSource+0x16c>
 8006384:	2b50      	cmp	r3, #80	; 0x50
 8006386:	d03c      	beq.n	8006402 <HAL_TIM_ConfigClockSource+0xfa>
 8006388:	2b50      	cmp	r3, #80	; 0x50
 800638a:	d873      	bhi.n	8006474 <HAL_TIM_ConfigClockSource+0x16c>
 800638c:	2b40      	cmp	r3, #64	; 0x40
 800638e:	d058      	beq.n	8006442 <HAL_TIM_ConfigClockSource+0x13a>
 8006390:	2b40      	cmp	r3, #64	; 0x40
 8006392:	d86f      	bhi.n	8006474 <HAL_TIM_ConfigClockSource+0x16c>
 8006394:	2b30      	cmp	r3, #48	; 0x30
 8006396:	d064      	beq.n	8006462 <HAL_TIM_ConfigClockSource+0x15a>
 8006398:	2b30      	cmp	r3, #48	; 0x30
 800639a:	d86b      	bhi.n	8006474 <HAL_TIM_ConfigClockSource+0x16c>
 800639c:	2b20      	cmp	r3, #32
 800639e:	d060      	beq.n	8006462 <HAL_TIM_ConfigClockSource+0x15a>
 80063a0:	2b20      	cmp	r3, #32
 80063a2:	d867      	bhi.n	8006474 <HAL_TIM_ConfigClockSource+0x16c>
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d05c      	beq.n	8006462 <HAL_TIM_ConfigClockSource+0x15a>
 80063a8:	2b10      	cmp	r3, #16
 80063aa:	d05a      	beq.n	8006462 <HAL_TIM_ConfigClockSource+0x15a>
 80063ac:	e062      	b.n	8006474 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063be:	f000 faf0 	bl	80069a2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	689b      	ldr	r3, [r3, #8]
 80063c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80063d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	68ba      	ldr	r2, [r7, #8]
 80063d8:	609a      	str	r2, [r3, #8]
      break;
 80063da:	e04f      	b.n	800647c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063ec:	f000 fad9 	bl	80069a2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	689a      	ldr	r2, [r3, #8]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80063fe:	609a      	str	r2, [r3, #8]
      break;
 8006400:	e03c      	b.n	800647c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800640e:	461a      	mov	r2, r3
 8006410:	f000 fa50 	bl	80068b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	2150      	movs	r1, #80	; 0x50
 800641a:	4618      	mov	r0, r3
 800641c:	f000 faa7 	bl	800696e <TIM_ITRx_SetConfig>
      break;
 8006420:	e02c      	b.n	800647c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800642e:	461a      	mov	r2, r3
 8006430:	f000 fa6e 	bl	8006910 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	2160      	movs	r1, #96	; 0x60
 800643a:	4618      	mov	r0, r3
 800643c:	f000 fa97 	bl	800696e <TIM_ITRx_SetConfig>
      break;
 8006440:	e01c      	b.n	800647c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800644e:	461a      	mov	r2, r3
 8006450:	f000 fa30 	bl	80068b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	2140      	movs	r1, #64	; 0x40
 800645a:	4618      	mov	r0, r3
 800645c:	f000 fa87 	bl	800696e <TIM_ITRx_SetConfig>
      break;
 8006460:	e00c      	b.n	800647c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4619      	mov	r1, r3
 800646c:	4610      	mov	r0, r2
 800646e:	f000 fa7e 	bl	800696e <TIM_ITRx_SetConfig>
      break;
 8006472:	e003      	b.n	800647c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006474:	2301      	movs	r3, #1
 8006476:	73fb      	strb	r3, [r7, #15]
      break;
 8006478:	e000      	b.n	800647c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800647a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2201      	movs	r2, #1
 8006480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2200      	movs	r2, #0
 8006488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800648c:	7bfb      	ldrb	r3, [r7, #15]
}
 800648e:	4618      	mov	r0, r3
 8006490:	3710      	adds	r7, #16
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}

08006496 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006496:	b480      	push	{r7}
 8006498:	b083      	sub	sp, #12
 800649a:	af00      	add	r7, sp, #0
 800649c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800649e:	bf00      	nop
 80064a0:	370c      	adds	r7, #12
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bc80      	pop	{r7}
 80064a6:	4770      	bx	lr

080064a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b083      	sub	sp, #12
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80064b0:	bf00      	nop
 80064b2:	370c      	adds	r7, #12
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bc80      	pop	{r7}
 80064b8:	4770      	bx	lr

080064ba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80064ba:	b480      	push	{r7}
 80064bc:	b083      	sub	sp, #12
 80064be:	af00      	add	r7, sp, #0
 80064c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80064c2:	bf00      	nop
 80064c4:	370c      	adds	r7, #12
 80064c6:	46bd      	mov	sp, r7
 80064c8:	bc80      	pop	{r7}
 80064ca:	4770      	bx	lr

080064cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b083      	sub	sp, #12
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80064d4:	bf00      	nop
 80064d6:	370c      	adds	r7, #12
 80064d8:	46bd      	mov	sp, r7
 80064da:	bc80      	pop	{r7}
 80064dc:	4770      	bx	lr
	...

080064e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b085      	sub	sp, #20
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
 80064e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	4a29      	ldr	r2, [pc, #164]	; (8006598 <TIM_Base_SetConfig+0xb8>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d00b      	beq.n	8006510 <TIM_Base_SetConfig+0x30>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064fe:	d007      	beq.n	8006510 <TIM_Base_SetConfig+0x30>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	4a26      	ldr	r2, [pc, #152]	; (800659c <TIM_Base_SetConfig+0xbc>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d003      	beq.n	8006510 <TIM_Base_SetConfig+0x30>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	4a25      	ldr	r2, [pc, #148]	; (80065a0 <TIM_Base_SetConfig+0xc0>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d108      	bne.n	8006522 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006516:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	68fa      	ldr	r2, [r7, #12]
 800651e:	4313      	orrs	r3, r2
 8006520:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	4a1c      	ldr	r2, [pc, #112]	; (8006598 <TIM_Base_SetConfig+0xb8>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d00b      	beq.n	8006542 <TIM_Base_SetConfig+0x62>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006530:	d007      	beq.n	8006542 <TIM_Base_SetConfig+0x62>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	4a19      	ldr	r2, [pc, #100]	; (800659c <TIM_Base_SetConfig+0xbc>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d003      	beq.n	8006542 <TIM_Base_SetConfig+0x62>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	4a18      	ldr	r2, [pc, #96]	; (80065a0 <TIM_Base_SetConfig+0xc0>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d108      	bne.n	8006554 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006548:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	68db      	ldr	r3, [r3, #12]
 800654e:	68fa      	ldr	r2, [r7, #12]
 8006550:	4313      	orrs	r3, r2
 8006552:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	695b      	ldr	r3, [r3, #20]
 800655e:	4313      	orrs	r3, r2
 8006560:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	68fa      	ldr	r2, [r7, #12]
 8006566:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	689a      	ldr	r2, [r3, #8]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	4a07      	ldr	r2, [pc, #28]	; (8006598 <TIM_Base_SetConfig+0xb8>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d103      	bne.n	8006588 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	691a      	ldr	r2, [r3, #16]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2201      	movs	r2, #1
 800658c:	615a      	str	r2, [r3, #20]
}
 800658e:	bf00      	nop
 8006590:	3714      	adds	r7, #20
 8006592:	46bd      	mov	sp, r7
 8006594:	bc80      	pop	{r7}
 8006596:	4770      	bx	lr
 8006598:	40012c00 	.word	0x40012c00
 800659c:	40000400 	.word	0x40000400
 80065a0:	40000800 	.word	0x40000800

080065a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b087      	sub	sp, #28
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
 80065ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6a1b      	ldr	r3, [r3, #32]
 80065b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6a1b      	ldr	r3, [r3, #32]
 80065b8:	f023 0201 	bic.w	r2, r3, #1
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	699b      	ldr	r3, [r3, #24]
 80065ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	f023 0303 	bic.w	r3, r3, #3
 80065da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	68fa      	ldr	r2, [r7, #12]
 80065e2:	4313      	orrs	r3, r2
 80065e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	f023 0302 	bic.w	r3, r3, #2
 80065ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	697a      	ldr	r2, [r7, #20]
 80065f4:	4313      	orrs	r3, r2
 80065f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	4a1c      	ldr	r2, [pc, #112]	; (800666c <TIM_OC1_SetConfig+0xc8>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d10c      	bne.n	800661a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006600:	697b      	ldr	r3, [r7, #20]
 8006602:	f023 0308 	bic.w	r3, r3, #8
 8006606:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	68db      	ldr	r3, [r3, #12]
 800660c:	697a      	ldr	r2, [r7, #20]
 800660e:	4313      	orrs	r3, r2
 8006610:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006612:	697b      	ldr	r3, [r7, #20]
 8006614:	f023 0304 	bic.w	r3, r3, #4
 8006618:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a13      	ldr	r2, [pc, #76]	; (800666c <TIM_OC1_SetConfig+0xc8>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d111      	bne.n	8006646 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006628:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006630:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	695b      	ldr	r3, [r3, #20]
 8006636:	693a      	ldr	r2, [r7, #16]
 8006638:	4313      	orrs	r3, r2
 800663a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	699b      	ldr	r3, [r3, #24]
 8006640:	693a      	ldr	r2, [r7, #16]
 8006642:	4313      	orrs	r3, r2
 8006644:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	693a      	ldr	r2, [r7, #16]
 800664a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	68fa      	ldr	r2, [r7, #12]
 8006650:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	685a      	ldr	r2, [r3, #4]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	697a      	ldr	r2, [r7, #20]
 800665e:	621a      	str	r2, [r3, #32]
}
 8006660:	bf00      	nop
 8006662:	371c      	adds	r7, #28
 8006664:	46bd      	mov	sp, r7
 8006666:	bc80      	pop	{r7}
 8006668:	4770      	bx	lr
 800666a:	bf00      	nop
 800666c:	40012c00 	.word	0x40012c00

08006670 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006670:	b480      	push	{r7}
 8006672:	b087      	sub	sp, #28
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
 8006678:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6a1b      	ldr	r3, [r3, #32]
 800667e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6a1b      	ldr	r3, [r3, #32]
 8006684:	f023 0210 	bic.w	r2, r3, #16
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	685b      	ldr	r3, [r3, #4]
 8006690:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	699b      	ldr	r3, [r3, #24]
 8006696:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800669e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	021b      	lsls	r3, r3, #8
 80066ae:	68fa      	ldr	r2, [r7, #12]
 80066b0:	4313      	orrs	r3, r2
 80066b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	f023 0320 	bic.w	r3, r3, #32
 80066ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	689b      	ldr	r3, [r3, #8]
 80066c0:	011b      	lsls	r3, r3, #4
 80066c2:	697a      	ldr	r2, [r7, #20]
 80066c4:	4313      	orrs	r3, r2
 80066c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	4a1d      	ldr	r2, [pc, #116]	; (8006740 <TIM_OC2_SetConfig+0xd0>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d10d      	bne.n	80066ec <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	68db      	ldr	r3, [r3, #12]
 80066dc:	011b      	lsls	r3, r3, #4
 80066de:	697a      	ldr	r2, [r7, #20]
 80066e0:	4313      	orrs	r3, r2
 80066e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80066ea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	4a14      	ldr	r2, [pc, #80]	; (8006740 <TIM_OC2_SetConfig+0xd0>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d113      	bne.n	800671c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80066fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80066fc:	693b      	ldr	r3, [r7, #16]
 80066fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006702:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	695b      	ldr	r3, [r3, #20]
 8006708:	009b      	lsls	r3, r3, #2
 800670a:	693a      	ldr	r2, [r7, #16]
 800670c:	4313      	orrs	r3, r2
 800670e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	699b      	ldr	r3, [r3, #24]
 8006714:	009b      	lsls	r3, r3, #2
 8006716:	693a      	ldr	r2, [r7, #16]
 8006718:	4313      	orrs	r3, r2
 800671a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	693a      	ldr	r2, [r7, #16]
 8006720:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	68fa      	ldr	r2, [r7, #12]
 8006726:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	685a      	ldr	r2, [r3, #4]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	697a      	ldr	r2, [r7, #20]
 8006734:	621a      	str	r2, [r3, #32]
}
 8006736:	bf00      	nop
 8006738:	371c      	adds	r7, #28
 800673a:	46bd      	mov	sp, r7
 800673c:	bc80      	pop	{r7}
 800673e:	4770      	bx	lr
 8006740:	40012c00 	.word	0x40012c00

08006744 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006744:	b480      	push	{r7}
 8006746:	b087      	sub	sp, #28
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
 800674c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6a1b      	ldr	r3, [r3, #32]
 8006752:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6a1b      	ldr	r3, [r3, #32]
 8006758:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	69db      	ldr	r3, [r3, #28]
 800676a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006772:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f023 0303 	bic.w	r3, r3, #3
 800677a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	68fa      	ldr	r2, [r7, #12]
 8006782:	4313      	orrs	r3, r2
 8006784:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006786:	697b      	ldr	r3, [r7, #20]
 8006788:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800678c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	689b      	ldr	r3, [r3, #8]
 8006792:	021b      	lsls	r3, r3, #8
 8006794:	697a      	ldr	r2, [r7, #20]
 8006796:	4313      	orrs	r3, r2
 8006798:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a1d      	ldr	r2, [pc, #116]	; (8006814 <TIM_OC3_SetConfig+0xd0>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d10d      	bne.n	80067be <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80067a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	021b      	lsls	r3, r3, #8
 80067b0:	697a      	ldr	r2, [r7, #20]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80067bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	4a14      	ldr	r2, [pc, #80]	; (8006814 <TIM_OC3_SetConfig+0xd0>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d113      	bne.n	80067ee <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80067cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80067d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	695b      	ldr	r3, [r3, #20]
 80067da:	011b      	lsls	r3, r3, #4
 80067dc:	693a      	ldr	r2, [r7, #16]
 80067de:	4313      	orrs	r3, r2
 80067e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	699b      	ldr	r3, [r3, #24]
 80067e6:	011b      	lsls	r3, r3, #4
 80067e8:	693a      	ldr	r2, [r7, #16]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	693a      	ldr	r2, [r7, #16]
 80067f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	68fa      	ldr	r2, [r7, #12]
 80067f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	685a      	ldr	r2, [r3, #4]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	697a      	ldr	r2, [r7, #20]
 8006806:	621a      	str	r2, [r3, #32]
}
 8006808:	bf00      	nop
 800680a:	371c      	adds	r7, #28
 800680c:	46bd      	mov	sp, r7
 800680e:	bc80      	pop	{r7}
 8006810:	4770      	bx	lr
 8006812:	bf00      	nop
 8006814:	40012c00 	.word	0x40012c00

08006818 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006818:	b480      	push	{r7}
 800681a:	b087      	sub	sp, #28
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
 8006820:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6a1b      	ldr	r3, [r3, #32]
 8006826:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6a1b      	ldr	r3, [r3, #32]
 800682c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	69db      	ldr	r3, [r3, #28]
 800683e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006846:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800684e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	021b      	lsls	r3, r3, #8
 8006856:	68fa      	ldr	r2, [r7, #12]
 8006858:	4313      	orrs	r3, r2
 800685a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800685c:	693b      	ldr	r3, [r7, #16]
 800685e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006862:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	689b      	ldr	r3, [r3, #8]
 8006868:	031b      	lsls	r3, r3, #12
 800686a:	693a      	ldr	r2, [r7, #16]
 800686c:	4313      	orrs	r3, r2
 800686e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	4a0f      	ldr	r2, [pc, #60]	; (80068b0 <TIM_OC4_SetConfig+0x98>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d109      	bne.n	800688c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800687e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	695b      	ldr	r3, [r3, #20]
 8006884:	019b      	lsls	r3, r3, #6
 8006886:	697a      	ldr	r2, [r7, #20]
 8006888:	4313      	orrs	r3, r2
 800688a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	697a      	ldr	r2, [r7, #20]
 8006890:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	68fa      	ldr	r2, [r7, #12]
 8006896:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	685a      	ldr	r2, [r3, #4]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	693a      	ldr	r2, [r7, #16]
 80068a4:	621a      	str	r2, [r3, #32]
}
 80068a6:	bf00      	nop
 80068a8:	371c      	adds	r7, #28
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bc80      	pop	{r7}
 80068ae:	4770      	bx	lr
 80068b0:	40012c00 	.word	0x40012c00

080068b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b087      	sub	sp, #28
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	60f8      	str	r0, [r7, #12]
 80068bc:	60b9      	str	r1, [r7, #8]
 80068be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	6a1b      	ldr	r3, [r3, #32]
 80068c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	6a1b      	ldr	r3, [r3, #32]
 80068ca:	f023 0201 	bic.w	r2, r3, #1
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	699b      	ldr	r3, [r3, #24]
 80068d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80068de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	011b      	lsls	r3, r3, #4
 80068e4:	693a      	ldr	r2, [r7, #16]
 80068e6:	4313      	orrs	r3, r2
 80068e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	f023 030a 	bic.w	r3, r3, #10
 80068f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80068f2:	697a      	ldr	r2, [r7, #20]
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	4313      	orrs	r3, r2
 80068f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	693a      	ldr	r2, [r7, #16]
 80068fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	697a      	ldr	r2, [r7, #20]
 8006904:	621a      	str	r2, [r3, #32]
}
 8006906:	bf00      	nop
 8006908:	371c      	adds	r7, #28
 800690a:	46bd      	mov	sp, r7
 800690c:	bc80      	pop	{r7}
 800690e:	4770      	bx	lr

08006910 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006910:	b480      	push	{r7}
 8006912:	b087      	sub	sp, #28
 8006914:	af00      	add	r7, sp, #0
 8006916:	60f8      	str	r0, [r7, #12]
 8006918:	60b9      	str	r1, [r7, #8]
 800691a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	6a1b      	ldr	r3, [r3, #32]
 8006920:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	6a1b      	ldr	r3, [r3, #32]
 8006926:	f023 0210 	bic.w	r2, r3, #16
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	699b      	ldr	r3, [r3, #24]
 8006932:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800693a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	031b      	lsls	r3, r3, #12
 8006940:	693a      	ldr	r2, [r7, #16]
 8006942:	4313      	orrs	r3, r2
 8006944:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006946:	697b      	ldr	r3, [r7, #20]
 8006948:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800694c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	011b      	lsls	r3, r3, #4
 8006952:	697a      	ldr	r2, [r7, #20]
 8006954:	4313      	orrs	r3, r2
 8006956:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	693a      	ldr	r2, [r7, #16]
 800695c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	697a      	ldr	r2, [r7, #20]
 8006962:	621a      	str	r2, [r3, #32]
}
 8006964:	bf00      	nop
 8006966:	371c      	adds	r7, #28
 8006968:	46bd      	mov	sp, r7
 800696a:	bc80      	pop	{r7}
 800696c:	4770      	bx	lr

0800696e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800696e:	b480      	push	{r7}
 8006970:	b085      	sub	sp, #20
 8006972:	af00      	add	r7, sp, #0
 8006974:	6078      	str	r0, [r7, #4]
 8006976:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	689b      	ldr	r3, [r3, #8]
 800697c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006984:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006986:	683a      	ldr	r2, [r7, #0]
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	4313      	orrs	r3, r2
 800698c:	f043 0307 	orr.w	r3, r3, #7
 8006990:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	68fa      	ldr	r2, [r7, #12]
 8006996:	609a      	str	r2, [r3, #8]
}
 8006998:	bf00      	nop
 800699a:	3714      	adds	r7, #20
 800699c:	46bd      	mov	sp, r7
 800699e:	bc80      	pop	{r7}
 80069a0:	4770      	bx	lr

080069a2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80069a2:	b480      	push	{r7}
 80069a4:	b087      	sub	sp, #28
 80069a6:	af00      	add	r7, sp, #0
 80069a8:	60f8      	str	r0, [r7, #12]
 80069aa:	60b9      	str	r1, [r7, #8]
 80069ac:	607a      	str	r2, [r7, #4]
 80069ae:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	689b      	ldr	r3, [r3, #8]
 80069b4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069b6:	697b      	ldr	r3, [r7, #20]
 80069b8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80069bc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	021a      	lsls	r2, r3, #8
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	431a      	orrs	r2, r3
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	4313      	orrs	r3, r2
 80069ca:	697a      	ldr	r2, [r7, #20]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	697a      	ldr	r2, [r7, #20]
 80069d4:	609a      	str	r2, [r3, #8]
}
 80069d6:	bf00      	nop
 80069d8:	371c      	adds	r7, #28
 80069da:	46bd      	mov	sp, r7
 80069dc:	bc80      	pop	{r7}
 80069de:	4770      	bx	lr

080069e0 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
 80069e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d109      	bne.n	8006a04 <HAL_TIMEx_PWMN_Start+0x24>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80069f6:	b2db      	uxtb	r3, r3
 80069f8:	2b01      	cmp	r3, #1
 80069fa:	bf14      	ite	ne
 80069fc:	2301      	movne	r3, #1
 80069fe:	2300      	moveq	r3, #0
 8006a00:	b2db      	uxtb	r3, r3
 8006a02:	e022      	b.n	8006a4a <HAL_TIMEx_PWMN_Start+0x6a>
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	2b04      	cmp	r3, #4
 8006a08:	d109      	bne.n	8006a1e <HAL_TIMEx_PWMN_Start+0x3e>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	bf14      	ite	ne
 8006a16:	2301      	movne	r3, #1
 8006a18:	2300      	moveq	r3, #0
 8006a1a:	b2db      	uxtb	r3, r3
 8006a1c:	e015      	b.n	8006a4a <HAL_TIMEx_PWMN_Start+0x6a>
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	2b08      	cmp	r3, #8
 8006a22:	d109      	bne.n	8006a38 <HAL_TIMEx_PWMN_Start+0x58>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006a2a:	b2db      	uxtb	r3, r3
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	bf14      	ite	ne
 8006a30:	2301      	movne	r3, #1
 8006a32:	2300      	moveq	r3, #0
 8006a34:	b2db      	uxtb	r3, r3
 8006a36:	e008      	b.n	8006a4a <HAL_TIMEx_PWMN_Start+0x6a>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006a3e:	b2db      	uxtb	r3, r3
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	bf14      	ite	ne
 8006a44:	2301      	movne	r3, #1
 8006a46:	2300      	moveq	r3, #0
 8006a48:	b2db      	uxtb	r3, r3
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d001      	beq.n	8006a52 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	e059      	b.n	8006b06 <HAL_TIMEx_PWMN_Start+0x126>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d104      	bne.n	8006a62 <HAL_TIMEx_PWMN_Start+0x82>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2202      	movs	r2, #2
 8006a5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a60:	e013      	b.n	8006a8a <HAL_TIMEx_PWMN_Start+0xaa>
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	2b04      	cmp	r3, #4
 8006a66:	d104      	bne.n	8006a72 <HAL_TIMEx_PWMN_Start+0x92>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2202      	movs	r2, #2
 8006a6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006a70:	e00b      	b.n	8006a8a <HAL_TIMEx_PWMN_Start+0xaa>
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	2b08      	cmp	r3, #8
 8006a76:	d104      	bne.n	8006a82 <HAL_TIMEx_PWMN_Start+0xa2>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2202      	movs	r2, #2
 8006a7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a80:	e003      	b.n	8006a8a <HAL_TIMEx_PWMN_Start+0xaa>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2202      	movs	r2, #2
 8006a86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	2204      	movs	r2, #4
 8006a90:	6839      	ldr	r1, [r7, #0]
 8006a92:	4618      	mov	r0, r3
 8006a94:	f000 f903 	bl	8006c9e <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006aa6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a18      	ldr	r2, [pc, #96]	; (8006b10 <HAL_TIMEx_PWMN_Start+0x130>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d00e      	beq.n	8006ad0 <HAL_TIMEx_PWMN_Start+0xf0>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006aba:	d009      	beq.n	8006ad0 <HAL_TIMEx_PWMN_Start+0xf0>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a14      	ldr	r2, [pc, #80]	; (8006b14 <HAL_TIMEx_PWMN_Start+0x134>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d004      	beq.n	8006ad0 <HAL_TIMEx_PWMN_Start+0xf0>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4a13      	ldr	r2, [pc, #76]	; (8006b18 <HAL_TIMEx_PWMN_Start+0x138>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d111      	bne.n	8006af4 <HAL_TIMEx_PWMN_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	689b      	ldr	r3, [r3, #8]
 8006ad6:	f003 0307 	and.w	r3, r3, #7
 8006ada:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2b06      	cmp	r3, #6
 8006ae0:	d010      	beq.n	8006b04 <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	681a      	ldr	r2, [r3, #0]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f042 0201 	orr.w	r2, r2, #1
 8006af0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006af2:	e007      	b.n	8006b04 <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	681a      	ldr	r2, [r3, #0]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f042 0201 	orr.w	r2, r2, #1
 8006b02:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006b04:	2300      	movs	r3, #0
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	3710      	adds	r7, #16
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}
 8006b0e:	bf00      	nop
 8006b10:	40012c00 	.word	0x40012c00
 8006b14:	40000400 	.word	0x40000400
 8006b18:	40000800 	.word	0x40000800

08006b1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b085      	sub	sp, #20
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b2c:	2b01      	cmp	r3, #1
 8006b2e:	d101      	bne.n	8006b34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b30:	2302      	movs	r3, #2
 8006b32:	e046      	b.n	8006bc2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2201      	movs	r2, #1
 8006b38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2202      	movs	r2, #2
 8006b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	689b      	ldr	r3, [r3, #8]
 8006b52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	68fa      	ldr	r2, [r7, #12]
 8006b62:	4313      	orrs	r3, r2
 8006b64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	68fa      	ldr	r2, [r7, #12]
 8006b6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a16      	ldr	r2, [pc, #88]	; (8006bcc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d00e      	beq.n	8006b96 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b80:	d009      	beq.n	8006b96 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	4a12      	ldr	r2, [pc, #72]	; (8006bd0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d004      	beq.n	8006b96 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a10      	ldr	r2, [pc, #64]	; (8006bd4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d10c      	bne.n	8006bb0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	68ba      	ldr	r2, [r7, #8]
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	68ba      	ldr	r2, [r7, #8]
 8006bae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006bc0:	2300      	movs	r3, #0
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3714      	adds	r7, #20
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bc80      	pop	{r7}
 8006bca:	4770      	bx	lr
 8006bcc:	40012c00 	.word	0x40012c00
 8006bd0:	40000400 	.word	0x40000400
 8006bd4:	40000800 	.word	0x40000800

08006bd8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b085      	sub	sp, #20
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
 8006be0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006be2:	2300      	movs	r3, #0
 8006be4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d101      	bne.n	8006bf4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006bf0:	2302      	movs	r3, #2
 8006bf2:	e03d      	b.n	8006c70 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2201      	movs	r2, #1
 8006bf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	68db      	ldr	r3, [r3, #12]
 8006c06:	4313      	orrs	r3, r2
 8006c08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	689b      	ldr	r3, [r3, #8]
 8006c14:	4313      	orrs	r3, r2
 8006c16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	4313      	orrs	r3, r2
 8006c24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	4313      	orrs	r3, r2
 8006c32:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	691b      	ldr	r3, [r3, #16]
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	695b      	ldr	r3, [r3, #20]
 8006c4c:	4313      	orrs	r3, r2
 8006c4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	69db      	ldr	r3, [r3, #28]
 8006c5a:	4313      	orrs	r3, r2
 8006c5c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	68fa      	ldr	r2, [r7, #12]
 8006c64:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c6e:	2300      	movs	r3, #0
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	3714      	adds	r7, #20
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bc80      	pop	{r7}
 8006c78:	4770      	bx	lr

08006c7a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c7a:	b480      	push	{r7}
 8006c7c:	b083      	sub	sp, #12
 8006c7e:	af00      	add	r7, sp, #0
 8006c80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c82:	bf00      	nop
 8006c84:	370c      	adds	r7, #12
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bc80      	pop	{r7}
 8006c8a:	4770      	bx	lr

08006c8c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b083      	sub	sp, #12
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c94:	bf00      	nop
 8006c96:	370c      	adds	r7, #12
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	bc80      	pop	{r7}
 8006c9c:	4770      	bx	lr

08006c9e <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8006c9e:	b480      	push	{r7}
 8006ca0:	b087      	sub	sp, #28
 8006ca2:	af00      	add	r7, sp, #0
 8006ca4:	60f8      	str	r0, [r7, #12]
 8006ca6:	60b9      	str	r1, [r7, #8]
 8006ca8:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	f003 031f 	and.w	r3, r3, #31
 8006cb0:	2204      	movs	r2, #4
 8006cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8006cb6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6a1a      	ldr	r2, [r3, #32]
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	43db      	mvns	r3, r3
 8006cc0:	401a      	ands	r2, r3
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	6a1a      	ldr	r2, [r3, #32]
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	f003 031f 	and.w	r3, r3, #31
 8006cd0:	6879      	ldr	r1, [r7, #4]
 8006cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8006cd6:	431a      	orrs	r2, r3
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	621a      	str	r2, [r3, #32]
}
 8006cdc:	bf00      	nop
 8006cde:	371c      	adds	r7, #28
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bc80      	pop	{r7}
 8006ce4:	4770      	bx	lr

08006ce6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ce6:	b580      	push	{r7, lr}
 8006ce8:	b082      	sub	sp, #8
 8006cea:	af00      	add	r7, sp, #0
 8006cec:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d101      	bne.n	8006cf8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	e042      	b.n	8006d7e <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006cfe:	b2db      	uxtb	r3, r3
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d106      	bne.n	8006d12 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2200      	movs	r2, #0
 8006d08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	f7fc fac5 	bl	800329c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2224      	movs	r2, #36	; 0x24
 8006d16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	68da      	ldr	r2, [r3, #12]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006d28:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f000 f82c 	bl	8006d88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	691a      	ldr	r2, [r3, #16]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006d3e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	695a      	ldr	r2, [r3, #20]
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006d4e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	68da      	ldr	r2, [r3, #12]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006d5e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2200      	movs	r2, #0
 8006d64:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2220      	movs	r2, #32
 8006d6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2220      	movs	r2, #32
 8006d72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006d7c:	2300      	movs	r3, #0
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3708      	adds	r7, #8
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}
	...

08006d88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b084      	sub	sp, #16
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	691b      	ldr	r3, [r3, #16]
 8006d96:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	68da      	ldr	r2, [r3, #12]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	430a      	orrs	r2, r1
 8006da4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	689a      	ldr	r2, [r3, #8]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	691b      	ldr	r3, [r3, #16]
 8006dae:	431a      	orrs	r2, r3
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	695b      	ldr	r3, [r3, #20]
 8006db4:	4313      	orrs	r3, r2
 8006db6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	68db      	ldr	r3, [r3, #12]
 8006dbe:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006dc2:	f023 030c 	bic.w	r3, r3, #12
 8006dc6:	687a      	ldr	r2, [r7, #4]
 8006dc8:	6812      	ldr	r2, [r2, #0]
 8006dca:	68b9      	ldr	r1, [r7, #8]
 8006dcc:	430b      	orrs	r3, r1
 8006dce:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	695b      	ldr	r3, [r3, #20]
 8006dd6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	699a      	ldr	r2, [r3, #24]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	430a      	orrs	r2, r1
 8006de4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a2c      	ldr	r2, [pc, #176]	; (8006e9c <UART_SetConfig+0x114>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d103      	bne.n	8006df8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006df0:	f7fe fdde 	bl	80059b0 <HAL_RCC_GetPCLK2Freq>
 8006df4:	60f8      	str	r0, [r7, #12]
 8006df6:	e002      	b.n	8006dfe <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006df8:	f7fe fdc6 	bl	8005988 <HAL_RCC_GetPCLK1Freq>
 8006dfc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006dfe:	68fa      	ldr	r2, [r7, #12]
 8006e00:	4613      	mov	r3, r2
 8006e02:	009b      	lsls	r3, r3, #2
 8006e04:	4413      	add	r3, r2
 8006e06:	009a      	lsls	r2, r3, #2
 8006e08:	441a      	add	r2, r3
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	009b      	lsls	r3, r3, #2
 8006e10:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e14:	4a22      	ldr	r2, [pc, #136]	; (8006ea0 <UART_SetConfig+0x118>)
 8006e16:	fba2 2303 	umull	r2, r3, r2, r3
 8006e1a:	095b      	lsrs	r3, r3, #5
 8006e1c:	0119      	lsls	r1, r3, #4
 8006e1e:	68fa      	ldr	r2, [r7, #12]
 8006e20:	4613      	mov	r3, r2
 8006e22:	009b      	lsls	r3, r3, #2
 8006e24:	4413      	add	r3, r2
 8006e26:	009a      	lsls	r2, r3, #2
 8006e28:	441a      	add	r2, r3
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	685b      	ldr	r3, [r3, #4]
 8006e2e:	009b      	lsls	r3, r3, #2
 8006e30:	fbb2 f2f3 	udiv	r2, r2, r3
 8006e34:	4b1a      	ldr	r3, [pc, #104]	; (8006ea0 <UART_SetConfig+0x118>)
 8006e36:	fba3 0302 	umull	r0, r3, r3, r2
 8006e3a:	095b      	lsrs	r3, r3, #5
 8006e3c:	2064      	movs	r0, #100	; 0x64
 8006e3e:	fb00 f303 	mul.w	r3, r0, r3
 8006e42:	1ad3      	subs	r3, r2, r3
 8006e44:	011b      	lsls	r3, r3, #4
 8006e46:	3332      	adds	r3, #50	; 0x32
 8006e48:	4a15      	ldr	r2, [pc, #84]	; (8006ea0 <UART_SetConfig+0x118>)
 8006e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8006e4e:	095b      	lsrs	r3, r3, #5
 8006e50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006e54:	4419      	add	r1, r3
 8006e56:	68fa      	ldr	r2, [r7, #12]
 8006e58:	4613      	mov	r3, r2
 8006e5a:	009b      	lsls	r3, r3, #2
 8006e5c:	4413      	add	r3, r2
 8006e5e:	009a      	lsls	r2, r3, #2
 8006e60:	441a      	add	r2, r3
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	685b      	ldr	r3, [r3, #4]
 8006e66:	009b      	lsls	r3, r3, #2
 8006e68:	fbb2 f2f3 	udiv	r2, r2, r3
 8006e6c:	4b0c      	ldr	r3, [pc, #48]	; (8006ea0 <UART_SetConfig+0x118>)
 8006e6e:	fba3 0302 	umull	r0, r3, r3, r2
 8006e72:	095b      	lsrs	r3, r3, #5
 8006e74:	2064      	movs	r0, #100	; 0x64
 8006e76:	fb00 f303 	mul.w	r3, r0, r3
 8006e7a:	1ad3      	subs	r3, r2, r3
 8006e7c:	011b      	lsls	r3, r3, #4
 8006e7e:	3332      	adds	r3, #50	; 0x32
 8006e80:	4a07      	ldr	r2, [pc, #28]	; (8006ea0 <UART_SetConfig+0x118>)
 8006e82:	fba2 2303 	umull	r2, r3, r2, r3
 8006e86:	095b      	lsrs	r3, r3, #5
 8006e88:	f003 020f 	and.w	r2, r3, #15
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	440a      	add	r2, r1
 8006e92:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006e94:	bf00      	nop
 8006e96:	3710      	adds	r7, #16
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}
 8006e9c:	40013800 	.word	0x40013800
 8006ea0:	51eb851f 	.word	0x51eb851f

08006ea4 <memset>:
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	4402      	add	r2, r0
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d100      	bne.n	8006eae <memset+0xa>
 8006eac:	4770      	bx	lr
 8006eae:	f803 1b01 	strb.w	r1, [r3], #1
 8006eb2:	e7f9      	b.n	8006ea8 <memset+0x4>

08006eb4 <__libc_init_array>:
 8006eb4:	b570      	push	{r4, r5, r6, lr}
 8006eb6:	2600      	movs	r6, #0
 8006eb8:	4d0c      	ldr	r5, [pc, #48]	; (8006eec <__libc_init_array+0x38>)
 8006eba:	4c0d      	ldr	r4, [pc, #52]	; (8006ef0 <__libc_init_array+0x3c>)
 8006ebc:	1b64      	subs	r4, r4, r5
 8006ebe:	10a4      	asrs	r4, r4, #2
 8006ec0:	42a6      	cmp	r6, r4
 8006ec2:	d109      	bne.n	8006ed8 <__libc_init_array+0x24>
 8006ec4:	f000 f860 	bl	8006f88 <_init>
 8006ec8:	2600      	movs	r6, #0
 8006eca:	4d0a      	ldr	r5, [pc, #40]	; (8006ef4 <__libc_init_array+0x40>)
 8006ecc:	4c0a      	ldr	r4, [pc, #40]	; (8006ef8 <__libc_init_array+0x44>)
 8006ece:	1b64      	subs	r4, r4, r5
 8006ed0:	10a4      	asrs	r4, r4, #2
 8006ed2:	42a6      	cmp	r6, r4
 8006ed4:	d105      	bne.n	8006ee2 <__libc_init_array+0x2e>
 8006ed6:	bd70      	pop	{r4, r5, r6, pc}
 8006ed8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006edc:	4798      	blx	r3
 8006ede:	3601      	adds	r6, #1
 8006ee0:	e7ee      	b.n	8006ec0 <__libc_init_array+0xc>
 8006ee2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ee6:	4798      	blx	r3
 8006ee8:	3601      	adds	r6, #1
 8006eea:	e7f2      	b.n	8006ed2 <__libc_init_array+0x1e>
 8006eec:	080070e4 	.word	0x080070e4
 8006ef0:	080070e4 	.word	0x080070e4
 8006ef4:	080070e4 	.word	0x080070e4
 8006ef8:	080070e8 	.word	0x080070e8

08006efc <round>:
 8006efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006efe:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8006f02:	f2a7 32ff 	subw	r2, r7, #1023	; 0x3ff
 8006f06:	2a13      	cmp	r2, #19
 8006f08:	460b      	mov	r3, r1
 8006f0a:	4605      	mov	r5, r0
 8006f0c:	460c      	mov	r4, r1
 8006f0e:	dc18      	bgt.n	8006f42 <round+0x46>
 8006f10:	2a00      	cmp	r2, #0
 8006f12:	da09      	bge.n	8006f28 <round+0x2c>
 8006f14:	3201      	adds	r2, #1
 8006f16:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8006f1a:	d103      	bne.n	8006f24 <round+0x28>
 8006f1c:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006f20:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006f24:	2200      	movs	r2, #0
 8006f26:	e029      	b.n	8006f7c <round+0x80>
 8006f28:	4816      	ldr	r0, [pc, #88]	; (8006f84 <round+0x88>)
 8006f2a:	4110      	asrs	r0, r2
 8006f2c:	4001      	ands	r1, r0
 8006f2e:	4329      	orrs	r1, r5
 8006f30:	d011      	beq.n	8006f56 <round+0x5a>
 8006f32:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8006f36:	fa41 f202 	asr.w	r2, r1, r2
 8006f3a:	4413      	add	r3, r2
 8006f3c:	ea23 0300 	bic.w	r3, r3, r0
 8006f40:	e7f0      	b.n	8006f24 <round+0x28>
 8006f42:	2a33      	cmp	r2, #51	; 0x33
 8006f44:	dd0a      	ble.n	8006f5c <round+0x60>
 8006f46:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8006f4a:	d104      	bne.n	8006f56 <round+0x5a>
 8006f4c:	4602      	mov	r2, r0
 8006f4e:	f7f9 f905 	bl	800015c <__adddf3>
 8006f52:	4605      	mov	r5, r0
 8006f54:	460c      	mov	r4, r1
 8006f56:	4628      	mov	r0, r5
 8006f58:	4621      	mov	r1, r4
 8006f5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f60:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8006f64:	40f8      	lsrs	r0, r7
 8006f66:	4228      	tst	r0, r5
 8006f68:	d0f5      	beq.n	8006f56 <round+0x5a>
 8006f6a:	f1c2 0133 	rsb	r1, r2, #51	; 0x33
 8006f6e:	2201      	movs	r2, #1
 8006f70:	408a      	lsls	r2, r1
 8006f72:	1952      	adds	r2, r2, r5
 8006f74:	bf28      	it	cs
 8006f76:	3301      	addcs	r3, #1
 8006f78:	ea22 0200 	bic.w	r2, r2, r0
 8006f7c:	4619      	mov	r1, r3
 8006f7e:	4610      	mov	r0, r2
 8006f80:	e7e7      	b.n	8006f52 <round+0x56>
 8006f82:	bf00      	nop
 8006f84:	000fffff 	.word	0x000fffff

08006f88 <_init>:
 8006f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f8a:	bf00      	nop
 8006f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f8e:	bc08      	pop	{r3}
 8006f90:	469e      	mov	lr, r3
 8006f92:	4770      	bx	lr

08006f94 <_fini>:
 8006f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f96:	bf00      	nop
 8006f98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f9a:	bc08      	pop	{r3}
 8006f9c:	469e      	mov	lr, r3
 8006f9e:	4770      	bx	lr
