Reading pref.tcl

# 2020.1

# do ./run_all.do
# Error 133: Unable to remove directory "C:/Users/Shuai/GoogleDrive/Projects/riscy/sim/work/@_opt/_data".
# Error 133: Unable to remove directory "C:/Users/Shuai/GoogleDrive/Projects/riscy/sim/work/@_opt".
# Error 133: Unable to remove directory "C:/Users/Shuai/GoogleDrive/Projects/riscy/sim/work/@_opt1/_data".
# Error 133: Unable to remove directory "C:/Users/Shuai/GoogleDrive/Projects/riscy/sim/work/@_opt1".
# Error 133: Unable to remove directory "C:/Users/Shuai/GoogleDrive/Projects/riscy/sim/work/_temp".
# Error 133: Unable to remove directory "C:/Users/Shuai/GoogleDrive/Projects/riscy/sim/work/_tempmsg".
# Error 133: Unable to remove directory "C:/Users/Shuai/GoogleDrive/Projects/riscy/sim/work".
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# -- Compiling package defines
# 
# Top level modules:
# 	--none--
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# -- Compiling package smoke_test_single_sv_unit
# -- Importing package defines
# -- Compiling module smoke_test_single
# 
# Top level modules:
# 	smoke_test_single
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# -- Compiling package proc_hier_sv_unit
# -- Importing package defines
# -- Compiling module proc_hier
# 
# Top level modules:
# 	proc_hier
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# -- Compiling package proc_sv_unit
# -- Importing package defines
# -- Compiling module proc
# 
# Top level modules:
# 	proc
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# -- Compiling package clkrst_sv_unit
# -- Importing package defines
# -- Compiling module clkrst
# 
# Top level modules:
# 	clkrst
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# ** Warning: ../rtl/hazzard_ctrl.sv(5): (vlog-13314) Defaulting port 'instr_f' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../rtl/hazzard_ctrl.sv(6): (vlog-13314) Defaulting port 'instr_d' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../rtl/hazzard_ctrl.sv(7): (vlog-13314) Defaulting port 'instr_x' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../rtl/hazzard_ctrl.sv(8): (vlog-13314) Defaulting port 'instr_m' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../rtl/hazzard_ctrl.sv(9): (vlog-13314) Defaulting port 'instr_w' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package hazzard_ctrl_sv_unit
# -- Importing package defines
# -- Compiling module hazzard_ctrl
# ** Warning: ../rtl/hazzard_ctrl.sv(5): (vlog-13314) Defaulting port 'instr_f' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../rtl/hazzard_ctrl.sv(6): (vlog-13314) Defaulting port 'instr_d' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../rtl/hazzard_ctrl.sv(7): (vlog-13314) Defaulting port 'instr_x' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../rtl/hazzard_ctrl.sv(8): (vlog-13314) Defaulting port 'instr_m' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../rtl/hazzard_ctrl.sv(9): (vlog-13314) Defaulting port 'instr_w' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	hazzard_ctrl
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# ** Error: (vlog-7) Failed to open design unit file "../rtl/base/dff.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: C:/questasim64_2020.1/win64/vlog failed.
# Executing ONERROR command at macro ././run_all.do line 28
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# ** Error: (vlog-7) Failed to open design unit file "../rtl/base/dffe.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: C:/questasim64_2020.1/win64/vlog failed.
# Executing ONERROR command at macro ././run_all.do line 29
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# -- Compiling package mem_sv_unit
# -- Importing package defines
# -- Compiling module mem
# 
# Top level modules:
# 	mem
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# ** Warning: ../rtl/fetch/branch_predict.sv(4): (vlog-13314) Defaulting port 'instr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package branch_predict_sv_unit
# -- Importing package defines
# -- Compiling module branch_predict
# ** Warning: ../rtl/fetch/branch_predict.sv(4): (vlog-13314) Defaulting port 'instr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	branch_predict
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# -- Compiling package fetch_sv_unit
# -- Importing package defines
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# -- Compiling package instr_mem_sv_unit
# -- Importing package defines
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# -- Compiling package pc_sv_unit
# -- Importing package defines
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# ** Warning: ../rtl/decode/decode.sv(10): (vlog-13314) Defaulting port 'instr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package decode_sv_unit
# -- Importing package defines
# -- Compiling module decode
# ** Warning: ../rtl/decode/decode.sv(10): (vlog-13314) Defaulting port 'instr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	decode
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# ** Warning: ../rtl/decode/extend.sv(4): (vlog-13314) Defaulting port 'instr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package extend_sv_unit
# -- Importing package defines
# -- Compiling module extend
# ** Warning: ../rtl/decode/extend.sv(4): (vlog-13314) Defaulting port 'instr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	extend
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# ** Warning: ../rtl/decode/pc_adder.sv(4): (vlog-13314) Defaulting port 'instr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package pc_adder_sv_unit
# -- Importing package defines
# -- Compiling module pc_adder
# ** Warning: ../rtl/decode/pc_adder.sv(4): (vlog-13314) Defaulting port 'instr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	pc_adder
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# -- Compiling package reg_bypass_sv_unit
# -- Importing package defines
# -- Compiling module reg_bypass
# 
# Top level modules:
# 	reg_bypass
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# ** Warning: ../rtl/decode/reg_ctrl.sv(4): (vlog-13314) Defaulting port 'instr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package reg_ctrl_sv_unit
# -- Importing package defines
# -- Compiling module reg_ctrl
# ** Warning: ../rtl/decode/reg_ctrl.sv(4): (vlog-13314) Defaulting port 'instr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	reg_ctrl
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# -- Compiling package registers_sv_unit
# -- Importing package defines
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# -- Compiling package alu_define
# 
# Top level modules:
# 	--none--
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# ** Warning: ../rtl/execute/alu.sv(5): (vlog-13314) Defaulting port 'instr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package alu_sv_unit
# -- Importing package defines
# -- Importing package alu_define
# -- Compiling module alu
# ** Warning: ../rtl/execute/alu.sv(5): (vlog-13314) Defaulting port 'instr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	alu
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# ** Warning: ../rtl/execute/ex_mux.sv(4): (vlog-13314) Defaulting port 'instr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package ex_mux_sv_unit
# -- Importing package defines
# -- Compiling module ex_mux
# ** Warning: ../rtl/execute/ex_mux.sv(4): (vlog-13314) Defaulting port 'instr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	ex_mux
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# ** Warning: ../rtl/execute/execute.sv(13): (vlog-13314) Defaulting port 'instr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package execute_sv_unit
# -- Importing package defines
# -- Compiling module execute
# ** Warning: ../rtl/execute/execute.sv(13): (vlog-13314) Defaulting port 'instr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	execute
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# ** Warning: ../rtl/mem/memory.sv(19): (vlog-13314) Defaulting port 'instr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package memory_sv_unit
# -- Importing package defines
# -- Compiling module memory
# ** Warning: ../rtl/mem/memory.sv(19): (vlog-13314) Defaulting port 'instr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	memory
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# ** Warning: ../rtl/wb/wb.sv(4): (vlog-13314) Defaulting port 'instr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package wb_sv_unit
# -- Importing package defines
# -- Compiling module wb
# ** Warning: ../rtl/wb/wb.sv(4): (vlog-13314) Defaulting port 'instr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	wb
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# ** Warning: ../rtl/reg/if_id_reg.sv(13): (vlog-13314) Defaulting port 'instr_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package if_id_reg_sv_unit
# -- Importing package defines
# -- Compiling module if_id_reg
# ** Warning: ../rtl/reg/if_id_reg.sv(13): (vlog-13314) Defaulting port 'instr_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	if_id_reg
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# ** Warning: ../rtl/reg/id_ex_reg.sv(11): (vlog-13314) Defaulting port 'instr_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package id_ex_reg_sv_unit
# -- Importing package defines
# -- Compiling module id_ex_reg
# ** Warning: ../rtl/reg/id_ex_reg.sv(11): (vlog-13314) Defaulting port 'instr_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	id_ex_reg
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# ** Warning: ../rtl/reg/ex_mem_reg.sv(11): (vlog-13314) Defaulting port 'instr_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package ex_mem_reg_sv_unit
# -- Importing package defines
# -- Compiling module ex_mem_reg
# ** Warning: ../rtl/reg/ex_mem_reg.sv(11): (vlog-13314) Defaulting port 'instr_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	ex_mem_reg
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# ** Warning: ../rtl/reg/mem_wb_reg.sv(11): (vlog-13314) Defaulting port 'instr_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package mem_wb_reg_sv_unit
# -- Importing package defines
# -- Compiling module mem_wb_reg
# ** Warning: ../rtl/reg/mem_wb_reg.sv(11): (vlog-13314) Defaulting port 'instr_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	mem_wb_reg
# vsim -gui work.smoke_test_single -voptargs="+acc" 
# Start time: 04:33:27 on Oct 01,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ../rtl/reg/if_id_reg.sv(23): Module 'dffe_wrap' is not defined.
# ** Error: ../rtl/reg/if_id_reg.sv(31): Module 'dffe_wrap' is not defined.
# ** Error: ../rtl/reg/if_id_reg.sv(39): Module 'dffe_wrap' is not defined.
# ** Error: ../rtl/reg/if_id_reg.sv(47): Module 'dffe_wrap' is not defined.
# ** Error: ../rtl/reg/id_ex_reg.sv(27): Module 'dffe_wrap' is not defined.
# ** Error: ../rtl/reg/id_ex_reg.sv(35): Module 'dffe_wrap' is not defined.
# ** Error: ../rtl/reg/id_ex_reg.sv(43): Module 'dffe_wrap' is not defined.
# ** Error: ../rtl/reg/id_ex_reg.sv(51): Module 'dffe_wrap' is not defined.
# ** Error: ../rtl/reg/id_ex_reg.sv(59): Module 'dffe_wrap' is not defined.
# ** Error: ../rtl/reg/id_ex_reg.sv(67): Module 'dffe_wrap' is not defined.
# ** Error: ../rtl/reg/ex_mem_reg.sv(25): Module 'dffe_wrap' is not defined.
# ** Error: ../rtl/reg/ex_mem_reg.sv(33): Module 'dffe_wrap' is not defined.
# ** Error: ../rtl/reg/ex_mem_reg.sv(41): Module 'dffe_wrap' is not defined.
# ** Error: ../rtl/reg/ex_mem_reg.sv(49): Module 'dffe_wrap' is not defined.
# ** Error: ../rtl/reg/ex_mem_reg.sv(57): Module 'dffe_wrap' is not defined.
# ** Error: ../rtl/reg/mem_wb_reg.sv(25): Module 'dffe_wrap' is not defined.
# ** Error: ../rtl/reg/mem_wb_reg.sv(33): Module 'dffe_wrap' is not defined.
# ** Error: ../rtl/reg/mem_wb_reg.sv(41): Module 'dffe_wrap' is not defined.
# ** Error: ../rtl/reg/mem_wb_reg.sv(49): Module 'dffe_wrap' is not defined.
# ** Error: ../rtl/reg/mem_wb_reg.sv(57): Module 'dffe_wrap' is not defined.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=20, Warnings=0.
# Error loading design
# End time: 04:33:27 on Oct 01,2021, Elapsed time: 0:00:00
# Errors: 20, Warnings: 0
