/**
 * Copyright (C) 2018 - 2021 bolthur project.
 *
 * This file is part of bolthur/kernel.
 *
 * bolthur/kernel is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * bolthur/kernel is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with bolthur/kernel.  If not, see <http://www.gnu.org/licenses/>.
 */

#if ! defined( _ARCH_ARM_V7_CPU_H )
#define _ARCH_ARM_V7_CPU_H

#define CPSR_MODE_USER 0x10
#define CPSR_MODE_FIQ 0x11
#define CPSR_MODE_IRQ 0x12
#define CPSR_MODE_SUPERVISOR 0x13
#define CPSR_MODE_MONITOR 0x16
#define CPSR_MODE_ABORT 0x17
#define CPSR_MODE_HYPERVISOR  0x1A
#define CPSR_MODE_UNDEFINED 0x1B
#define CPSR_MODE_SYSTEM 0x1F

#define CPSR_MODE_MASK 0x1F

#define CPSR_THUMB 1 << 5
#define CPSR_FIQ_INHIBIT 1 << 6
#define CPSR_IRQ_INHIBIT 1 << 7

#define STACK_FRAME_SIZE 68

#define SYS_CTRL_REG_ENABLE_DATA_CACHE 1 << 2
#define SYS_CTRL_REG_ENABLE_BRANCH_PREDICTION 1 << 11
#define SYS_CTRL_REG_ENABLE_INSTRUCTION_CACHE 1 << 12

#if ! defined( ASSEMBLER_FILE )
  #include <stdint.h>
  #include <inttypes.h>
  #include <debug/debug.h>

  /**
   * @brief CPU register context
   */
  union __packed cpu_register_context {
    uintptr_t raw[ 17 ];
    struct {
      /* general purpose register */
      uintptr_t r0;
      uintptr_t r1;
      uintptr_t r2;
      uintptr_t r3;
      uintptr_t r4;
      uintptr_t r5;
      uintptr_t r6;
      uintptr_t r7;
      uintptr_t r8;
      uintptr_t r9;
      uintptr_t r10;
      uintptr_t fp; /* r11 = frame pointer */
      uintptr_t ip; /* r12 = intraprocess scratch */
      uintptr_t sp; /* r13 = stack pointer */
      uintptr_t lr; /* r14 = link register */
      uintptr_t pc; /* r15 = program counter */
      uintptr_t spsr;
    } reg;
  };

  typedef union cpu_register_context cpu_register_context_t;
  typedef union cpu_register_context *cpu_register_context_ptr_t;

  /**
   * @brief Register map
   */
  enum cpu_register_map {
    R0, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, SP, LR, PC, CPSR
  };
  typedef enum cpu_register_map cpu_register_map_t;
  typedef enum cpu_register_map *cpu_register_map_ptr_t;

  #define PRIxPTR_WIDTH ( ( int )( sizeof( uintptr_t ) * 2 ) )
  #define DUMP_REGISTER( context ) \
    DEBUG_OUTPUT( \
      "CPU register dump\r\n"\
      "%4s: %#0*"PRIxPTR"\t%4s: %#0*"PRIxPTR"\t%4s: %#0*"PRIxPTR"\r\n"\
      "%4s: %#0*"PRIxPTR"\t%4s: %#0*"PRIxPTR"\t%4s: %#0*"PRIxPTR"\r\n"\
      "%4s: %#0*"PRIxPTR"\t%4s: %#0*"PRIxPTR"\t%4s: %#0*"PRIxPTR"\r\n"\
      "%4s: %#0*"PRIxPTR"\t%4s: %#0*"PRIxPTR"\t%4s: %#0*"PRIxPTR"\r\n"\
      "%4s: %#0*"PRIxPTR"\t%4s: %#0*"PRIxPTR"\t%4s: %#0*"PRIxPTR"\r\n"\
      "%4s: %#0*"PRIxPTR"\t%4s: %#0*"PRIxPTR"\r\n", \
      "r0", PRIxPTR_WIDTH, ( ( cpu_register_context_ptr_t )context )->reg.r0, \
      "r1", PRIxPTR_WIDTH, ( ( cpu_register_context_ptr_t )context )->reg.r1, \
      "r2", PRIxPTR_WIDTH, ( ( cpu_register_context_ptr_t )context )->reg.r2, \
      "r3", PRIxPTR_WIDTH, ( ( cpu_register_context_ptr_t )context )->reg.r3, \
      "r4", PRIxPTR_WIDTH, ( ( cpu_register_context_ptr_t )context )->reg.r4, \
      "r5", PRIxPTR_WIDTH, ( ( cpu_register_context_ptr_t )context )->reg.r5, \
      "r6", PRIxPTR_WIDTH, ( ( cpu_register_context_ptr_t )context )->reg.r6, \
      "r7", PRIxPTR_WIDTH, ( ( cpu_register_context_ptr_t )context )->reg.r7, \
      "r8", PRIxPTR_WIDTH, ( ( cpu_register_context_ptr_t )context )->reg.r8, \
      "r9", PRIxPTR_WIDTH, ( ( cpu_register_context_ptr_t )context )->reg.r9, \
      "r10", PRIxPTR_WIDTH, ( ( cpu_register_context_ptr_t )context )->reg.r10, \
      "fp", PRIxPTR_WIDTH, ( ( cpu_register_context_ptr_t )context )->reg.fp, \
      "ip", PRIxPTR_WIDTH, ( ( cpu_register_context_ptr_t )context )->reg.ip, \
      "sp", PRIxPTR_WIDTH, ( ( cpu_register_context_ptr_t )context )->reg.sp, \
      "lr", PRIxPTR_WIDTH, ( ( cpu_register_context_ptr_t )context )->reg.lr, \
      "pc", PRIxPTR_WIDTH, ( ( cpu_register_context_ptr_t )context )->reg.pc, \
      "spsr", PRIxPTR_WIDTH, ( ( cpu_register_context_ptr_t )context )->reg.spsr \
    )
#endif

#endif
