$date
	Wed Sep 10 00:04:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_modulo_01 $end
$var wire 4 ! sindrome_ref [3:0] $end
$var reg 4 " conmutador_4 [3:0] $end
$scope module dut $end
$var wire 4 # conmutador_4 [3:0] $end
$var wire 1 $ g0 $end
$var wire 1 % p0 $end
$var wire 1 & p1 $end
$var wire 1 ' p2 $end
$var wire 1 ( s0 $end
$var wire 1 ) s1 $end
$var wire 1 * s2 $end
$var wire 1 + w3 $end
$var wire 1 , w2 $end
$var wire 1 - w1 $end
$var wire 1 . w0 $end
$var wire 4 / sindrome_ref [3:0] $end
$var wire 8 0 hamming [7:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 1 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 1
b0 0
b0 /
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
b0 #
b0 "
b0 !
$end
#10000
0*
0)
0(
b0 !
b0 /
0$
1'
1&
1%
b1001011 0
1+
b1 "
b1 #
b1 1
#20000
0*
0)
0(
b1000 !
b1000 /
1$
1'
1&
0%
1,
b10101010 0
0+
b10 "
b10 #
b10 1
#30000
0*
0)
0(
b1000 !
b1000 /
1$
0'
0&
1%
b11100001 0
1+
b11 "
b11 #
b11 1
#40000
0*
0)
0(
b1000 !
b1000 /
1$
1'
0&
1%
1-
0,
b10011001 0
0+
b100 "
b100 #
b100 1
#50000
0*
0)
0(
b1000 !
b1000 /
1$
0'
1&
0%
b11010010 0
1+
b101 "
b101 #
b101 1
#60000
0*
0)
0(
b0 !
b0 /
0$
0'
1&
1%
1,
b110011 0
0+
b110 "
b110 #
b110 1
#70000
0*
0)
0(
b0 !
b0 /
0$
1'
0&
0%
b1111000 0
1+
b111 "
b111 #
b111 1
#80000
0*
0)
0(
b1000 !
b1000 /
1$
0'
1&
1%
1.
0-
0,
b10000111 0
0+
b1000 "
b1000 #
b1000 1
#90000
0*
0)
0(
b1000 !
b1000 /
1$
1'
0&
0%
b11001100 0
1+
b1001 "
b1001 #
b1001 1
#100000
0*
0)
0(
b0 !
b0 /
0$
1'
0&
1%
1,
b101101 0
0+
b1010 "
b1010 #
b1010 1
#110000
0*
0)
0(
b0 !
b0 /
0$
0'
1&
0%
b1100110 0
1+
b1011 "
b1011 #
b1011 1
#120000
0*
0)
0(
b0 !
b0 /
0$
1'
1&
0%
1-
0,
b11110 0
0+
b1100 "
b1100 #
b1100 1
#130000
0*
0)
0(
b0 !
b0 /
0$
0'
0&
1%
b1010101 0
1+
b1101 "
b1101 #
b1101 1
#140000
0*
0)
0(
b1000 !
b1000 /
1$
0'
0&
0%
1,
b10110100 0
0+
b1110 "
b1110 #
b1110 1
#150000
0*
0)
0(
b1000 !
b1000 /
1$
1'
1&
1%
b11111111 0
1+
b1111 "
b1111 #
b1111 1
#160000
b10000 1
