CTA1
T1
a:R;
b:membar.cta;
c:R;

T2
d:W;
e:membar.gl;
f:W;

CTA2
T3
g:W

--------------
c -> d (fr)
f -> w (co)
g -> a (rf)

// interesting, alloy shows all memory instructions accessing the same
// memory location. I don't think this is necessary though. accesses c
// and d can have different addresses from the rest.
