
04-Interrupts.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000025e4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  080026a4  080026a4  000126a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002710  08002710  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08002710  08002710  00012710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002718  08002718  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002718  08002718  00012718  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800271c  0800271c  0001271c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002720  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a8  2000000c  0800272c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000b4  0800272c  000200b4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000084f5  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000015e8  00000000  00000000  00028529  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000690  00000000  00000000  00029b18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005f8  00000000  00000000  0002a1a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001000f  00000000  00000000  0002a7a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009031  00000000  00000000  0003a7af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00061143  00000000  00000000  000437e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000a4923  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001600  00000000  00000000  000a4974  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800268c 	.word	0x0800268c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	0800268c 	.word	0x0800268c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4647      	mov	r7, r8
 8000266:	b580      	push	{r7, lr}
 8000268:	0007      	movs	r7, r0
 800026a:	4699      	mov	r9, r3
 800026c:	0c3b      	lsrs	r3, r7, #16
 800026e:	469c      	mov	ip, r3
 8000270:	0413      	lsls	r3, r2, #16
 8000272:	0c1b      	lsrs	r3, r3, #16
 8000274:	001d      	movs	r5, r3
 8000276:	000e      	movs	r6, r1
 8000278:	4661      	mov	r1, ip
 800027a:	0400      	lsls	r0, r0, #16
 800027c:	0c14      	lsrs	r4, r2, #16
 800027e:	0c00      	lsrs	r0, r0, #16
 8000280:	4345      	muls	r5, r0
 8000282:	434b      	muls	r3, r1
 8000284:	4360      	muls	r0, r4
 8000286:	4361      	muls	r1, r4
 8000288:	18c0      	adds	r0, r0, r3
 800028a:	0c2c      	lsrs	r4, r5, #16
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4372      	muls	r2, r6
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	4463      	add	r3, ip
 80002a6:	042d      	lsls	r5, r5, #16
 80002a8:	0c2d      	lsrs	r5, r5, #16
 80002aa:	18c9      	adds	r1, r1, r3
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	1889      	adds	r1, r1, r2
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	469b      	mov	fp, r3
 80002f2:	d433      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f4:	465a      	mov	r2, fp
 80002f6:	4653      	mov	r3, sl
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83a      	bhi.n	800037e <__udivmoddi4+0xc2>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e078      	b.n	8000400 <__udivmoddi4+0x144>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e075      	b.n	8000406 <__udivmoddi4+0x14a>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e028      	b.n	8000386 <__udivmoddi4+0xca>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	2320      	movs	r3, #32
 8000360:	1a9b      	subs	r3, r3, r2
 8000362:	4652      	mov	r2, sl
 8000364:	40da      	lsrs	r2, r3
 8000366:	4641      	mov	r1, r8
 8000368:	0013      	movs	r3, r2
 800036a:	464a      	mov	r2, r9
 800036c:	408a      	lsls	r2, r1
 800036e:	0017      	movs	r7, r2
 8000370:	4642      	mov	r2, r8
 8000372:	431f      	orrs	r7, r3
 8000374:	4653      	mov	r3, sl
 8000376:	4093      	lsls	r3, r2
 8000378:	001e      	movs	r6, r3
 800037a:	42af      	cmp	r7, r5
 800037c:	d9c4      	bls.n	8000308 <__udivmoddi4+0x4c>
 800037e:	2200      	movs	r2, #0
 8000380:	2300      	movs	r3, #0
 8000382:	9200      	str	r2, [sp, #0]
 8000384:	9301      	str	r3, [sp, #4]
 8000386:	4643      	mov	r3, r8
 8000388:	2b00      	cmp	r3, #0
 800038a:	d0d9      	beq.n	8000340 <__udivmoddi4+0x84>
 800038c:	07fb      	lsls	r3, r7, #31
 800038e:	0872      	lsrs	r2, r6, #1
 8000390:	431a      	orrs	r2, r3
 8000392:	4646      	mov	r6, r8
 8000394:	087b      	lsrs	r3, r7, #1
 8000396:	e00e      	b.n	80003b6 <__udivmoddi4+0xfa>
 8000398:	42ab      	cmp	r3, r5
 800039a:	d101      	bne.n	80003a0 <__udivmoddi4+0xe4>
 800039c:	42a2      	cmp	r2, r4
 800039e:	d80c      	bhi.n	80003ba <__udivmoddi4+0xfe>
 80003a0:	1aa4      	subs	r4, r4, r2
 80003a2:	419d      	sbcs	r5, r3
 80003a4:	2001      	movs	r0, #1
 80003a6:	1924      	adds	r4, r4, r4
 80003a8:	416d      	adcs	r5, r5
 80003aa:	2100      	movs	r1, #0
 80003ac:	3e01      	subs	r6, #1
 80003ae:	1824      	adds	r4, r4, r0
 80003b0:	414d      	adcs	r5, r1
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	d006      	beq.n	80003c4 <__udivmoddi4+0x108>
 80003b6:	42ab      	cmp	r3, r5
 80003b8:	d9ee      	bls.n	8000398 <__udivmoddi4+0xdc>
 80003ba:	3e01      	subs	r6, #1
 80003bc:	1924      	adds	r4, r4, r4
 80003be:	416d      	adcs	r5, r5
 80003c0:	2e00      	cmp	r6, #0
 80003c2:	d1f8      	bne.n	80003b6 <__udivmoddi4+0xfa>
 80003c4:	9800      	ldr	r0, [sp, #0]
 80003c6:	9901      	ldr	r1, [sp, #4]
 80003c8:	465b      	mov	r3, fp
 80003ca:	1900      	adds	r0, r0, r4
 80003cc:	4169      	adcs	r1, r5
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	db24      	blt.n	800041c <__udivmoddi4+0x160>
 80003d2:	002b      	movs	r3, r5
 80003d4:	465a      	mov	r2, fp
 80003d6:	4644      	mov	r4, r8
 80003d8:	40d3      	lsrs	r3, r2
 80003da:	002a      	movs	r2, r5
 80003dc:	40e2      	lsrs	r2, r4
 80003de:	001c      	movs	r4, r3
 80003e0:	465b      	mov	r3, fp
 80003e2:	0015      	movs	r5, r2
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	db2a      	blt.n	800043e <__udivmoddi4+0x182>
 80003e8:	0026      	movs	r6, r4
 80003ea:	409e      	lsls	r6, r3
 80003ec:	0033      	movs	r3, r6
 80003ee:	0026      	movs	r6, r4
 80003f0:	4647      	mov	r7, r8
 80003f2:	40be      	lsls	r6, r7
 80003f4:	0032      	movs	r2, r6
 80003f6:	1a80      	subs	r0, r0, r2
 80003f8:	4199      	sbcs	r1, r3
 80003fa:	9000      	str	r0, [sp, #0]
 80003fc:	9101      	str	r1, [sp, #4]
 80003fe:	e79f      	b.n	8000340 <__udivmoddi4+0x84>
 8000400:	42a3      	cmp	r3, r4
 8000402:	d8bc      	bhi.n	800037e <__udivmoddi4+0xc2>
 8000404:	e783      	b.n	800030e <__udivmoddi4+0x52>
 8000406:	4642      	mov	r2, r8
 8000408:	2320      	movs	r3, #32
 800040a:	2100      	movs	r1, #0
 800040c:	1a9b      	subs	r3, r3, r2
 800040e:	2200      	movs	r2, #0
 8000410:	9100      	str	r1, [sp, #0]
 8000412:	9201      	str	r2, [sp, #4]
 8000414:	2201      	movs	r2, #1
 8000416:	40da      	lsrs	r2, r3
 8000418:	9201      	str	r2, [sp, #4]
 800041a:	e786      	b.n	800032a <__udivmoddi4+0x6e>
 800041c:	4642      	mov	r2, r8
 800041e:	2320      	movs	r3, #32
 8000420:	1a9b      	subs	r3, r3, r2
 8000422:	002a      	movs	r2, r5
 8000424:	4646      	mov	r6, r8
 8000426:	409a      	lsls	r2, r3
 8000428:	0023      	movs	r3, r4
 800042a:	40f3      	lsrs	r3, r6
 800042c:	4644      	mov	r4, r8
 800042e:	4313      	orrs	r3, r2
 8000430:	002a      	movs	r2, r5
 8000432:	40e2      	lsrs	r2, r4
 8000434:	001c      	movs	r4, r3
 8000436:	465b      	mov	r3, fp
 8000438:	0015      	movs	r5, r2
 800043a:	2b00      	cmp	r3, #0
 800043c:	dad4      	bge.n	80003e8 <__udivmoddi4+0x12c>
 800043e:	4642      	mov	r2, r8
 8000440:	002f      	movs	r7, r5
 8000442:	2320      	movs	r3, #32
 8000444:	0026      	movs	r6, r4
 8000446:	4097      	lsls	r7, r2
 8000448:	1a9b      	subs	r3, r3, r2
 800044a:	40de      	lsrs	r6, r3
 800044c:	003b      	movs	r3, r7
 800044e:	4333      	orrs	r3, r6
 8000450:	e7cd      	b.n	80003ee <__udivmoddi4+0x132>
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ac:	f000 fa8c 	bl	80009c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004b0:	f000 f808 	bl	80004c4 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  //MX_GPIO_Init();
  MX_USART2_UART_Init();
 80004b4:	f000 f872 	bl	800059c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  leddriver_init();
 80004b8:	f000 fa4c 	bl	8000954 <leddriver_init>
  buttondriverInt_init();
 80004bc:	f000 f9e2 	bl	8000884 <buttondriverInt_init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004c0:	e7fe      	b.n	80004c0 <main+0x18>
	...

080004c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004c4:	b590      	push	{r4, r7, lr}
 80004c6:	b099      	sub	sp, #100	; 0x64
 80004c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ca:	242c      	movs	r4, #44	; 0x2c
 80004cc:	193b      	adds	r3, r7, r4
 80004ce:	0018      	movs	r0, r3
 80004d0:	2334      	movs	r3, #52	; 0x34
 80004d2:	001a      	movs	r2, r3
 80004d4:	2100      	movs	r1, #0
 80004d6:	f002 f8d1 	bl	800267c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004da:	2318      	movs	r3, #24
 80004dc:	18fb      	adds	r3, r7, r3
 80004de:	0018      	movs	r0, r3
 80004e0:	2314      	movs	r3, #20
 80004e2:	001a      	movs	r2, r3
 80004e4:	2100      	movs	r1, #0
 80004e6:	f002 f8c9 	bl	800267c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004ea:	003b      	movs	r3, r7
 80004ec:	0018      	movs	r0, r3
 80004ee:	2318      	movs	r3, #24
 80004f0:	001a      	movs	r2, r3
 80004f2:	2100      	movs	r1, #0
 80004f4:	f002 f8c2 	bl	800267c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004f8:	4b26      	ldr	r3, [pc, #152]	; (8000594 <SystemClock_Config+0xd0>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	4a26      	ldr	r2, [pc, #152]	; (8000598 <SystemClock_Config+0xd4>)
 80004fe:	401a      	ands	r2, r3
 8000500:	4b24      	ldr	r3, [pc, #144]	; (8000594 <SystemClock_Config+0xd0>)
 8000502:	2180      	movs	r1, #128	; 0x80
 8000504:	0109      	lsls	r1, r1, #4
 8000506:	430a      	orrs	r2, r1
 8000508:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800050a:	0021      	movs	r1, r4
 800050c:	187b      	adds	r3, r7, r1
 800050e:	2210      	movs	r2, #16
 8000510:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000512:	187b      	adds	r3, r7, r1
 8000514:	2201      	movs	r2, #1
 8000516:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000518:	187b      	adds	r3, r7, r1
 800051a:	2200      	movs	r2, #0
 800051c:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800051e:	187b      	adds	r3, r7, r1
 8000520:	22a0      	movs	r2, #160	; 0xa0
 8000522:	0212      	lsls	r2, r2, #8
 8000524:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000526:	187b      	adds	r3, r7, r1
 8000528:	2200      	movs	r2, #0
 800052a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800052c:	187b      	adds	r3, r7, r1
 800052e:	0018      	movs	r0, r3
 8000530:	f000 fcec 	bl	8000f0c <HAL_RCC_OscConfig>
 8000534:	1e03      	subs	r3, r0, #0
 8000536:	d001      	beq.n	800053c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000538:	f000 f860 	bl	80005fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800053c:	2118      	movs	r1, #24
 800053e:	187b      	adds	r3, r7, r1
 8000540:	220f      	movs	r2, #15
 8000542:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000544:	187b      	adds	r3, r7, r1
 8000546:	2200      	movs	r2, #0
 8000548:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800054a:	187b      	adds	r3, r7, r1
 800054c:	2200      	movs	r2, #0
 800054e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000550:	187b      	adds	r3, r7, r1
 8000552:	2200      	movs	r2, #0
 8000554:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000556:	187b      	adds	r3, r7, r1
 8000558:	2200      	movs	r2, #0
 800055a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800055c:	187b      	adds	r3, r7, r1
 800055e:	2100      	movs	r1, #0
 8000560:	0018      	movs	r0, r3
 8000562:	f001 f84f 	bl	8001604 <HAL_RCC_ClockConfig>
 8000566:	1e03      	subs	r3, r0, #0
 8000568:	d001      	beq.n	800056e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800056a:	f000 f847 	bl	80005fc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800056e:	003b      	movs	r3, r7
 8000570:	2202      	movs	r2, #2
 8000572:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000574:	003b      	movs	r3, r7
 8000576:	2200      	movs	r2, #0
 8000578:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800057a:	003b      	movs	r3, r7
 800057c:	0018      	movs	r0, r3
 800057e:	f001 fa65 	bl	8001a4c <HAL_RCCEx_PeriphCLKConfig>
 8000582:	1e03      	subs	r3, r0, #0
 8000584:	d001      	beq.n	800058a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000586:	f000 f839 	bl	80005fc <Error_Handler>
  }
}
 800058a:	46c0      	nop			; (mov r8, r8)
 800058c:	46bd      	mov	sp, r7
 800058e:	b019      	add	sp, #100	; 0x64
 8000590:	bd90      	pop	{r4, r7, pc}
 8000592:	46c0      	nop			; (mov r8, r8)
 8000594:	40007000 	.word	0x40007000
 8000598:	ffffe7ff 	.word	0xffffe7ff

0800059c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80005a0:	4b14      	ldr	r3, [pc, #80]	; (80005f4 <MX_USART2_UART_Init+0x58>)
 80005a2:	4a15      	ldr	r2, [pc, #84]	; (80005f8 <MX_USART2_UART_Init+0x5c>)
 80005a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80005a6:	4b13      	ldr	r3, [pc, #76]	; (80005f4 <MX_USART2_UART_Init+0x58>)
 80005a8:	22e1      	movs	r2, #225	; 0xe1
 80005aa:	0252      	lsls	r2, r2, #9
 80005ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80005ae:	4b11      	ldr	r3, [pc, #68]	; (80005f4 <MX_USART2_UART_Init+0x58>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80005b4:	4b0f      	ldr	r3, [pc, #60]	; (80005f4 <MX_USART2_UART_Init+0x58>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80005ba:	4b0e      	ldr	r3, [pc, #56]	; (80005f4 <MX_USART2_UART_Init+0x58>)
 80005bc:	2200      	movs	r2, #0
 80005be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80005c0:	4b0c      	ldr	r3, [pc, #48]	; (80005f4 <MX_USART2_UART_Init+0x58>)
 80005c2:	220c      	movs	r2, #12
 80005c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005c6:	4b0b      	ldr	r3, [pc, #44]	; (80005f4 <MX_USART2_UART_Init+0x58>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80005cc:	4b09      	ldr	r3, [pc, #36]	; (80005f4 <MX_USART2_UART_Init+0x58>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005d2:	4b08      	ldr	r3, [pc, #32]	; (80005f4 <MX_USART2_UART_Init+0x58>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005d8:	4b06      	ldr	r3, [pc, #24]	; (80005f4 <MX_USART2_UART_Init+0x58>)
 80005da:	2200      	movs	r2, #0
 80005dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80005de:	4b05      	ldr	r3, [pc, #20]	; (80005f4 <MX_USART2_UART_Init+0x58>)
 80005e0:	0018      	movs	r0, r3
 80005e2:	f001 fb5f 	bl	8001ca4 <HAL_UART_Init>
 80005e6:	1e03      	subs	r3, r0, #0
 80005e8:	d001      	beq.n	80005ee <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80005ea:	f000 f807 	bl	80005fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80005ee:	46c0      	nop			; (mov r8, r8)
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	20000028 	.word	0x20000028
 80005f8:	40004400 	.word	0x40004400

080005fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000600:	b672      	cpsid	i
}
 8000602:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000604:	e7fe      	b.n	8000604 <Error_Handler+0x8>
	...

08000608 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800060c:	4b07      	ldr	r3, [pc, #28]	; (800062c <HAL_MspInit+0x24>)
 800060e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000610:	4b06      	ldr	r3, [pc, #24]	; (800062c <HAL_MspInit+0x24>)
 8000612:	2101      	movs	r1, #1
 8000614:	430a      	orrs	r2, r1
 8000616:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000618:	4b04      	ldr	r3, [pc, #16]	; (800062c <HAL_MspInit+0x24>)
 800061a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800061c:	4b03      	ldr	r3, [pc, #12]	; (800062c <HAL_MspInit+0x24>)
 800061e:	2180      	movs	r1, #128	; 0x80
 8000620:	0549      	lsls	r1, r1, #21
 8000622:	430a      	orrs	r2, r1
 8000624:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000626:	46c0      	nop			; (mov r8, r8)
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}
 800062c:	40021000 	.word	0x40021000

08000630 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000630:	b590      	push	{r4, r7, lr}
 8000632:	b089      	sub	sp, #36	; 0x24
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000638:	240c      	movs	r4, #12
 800063a:	193b      	adds	r3, r7, r4
 800063c:	0018      	movs	r0, r3
 800063e:	2314      	movs	r3, #20
 8000640:	001a      	movs	r2, r3
 8000642:	2100      	movs	r1, #0
 8000644:	f002 f81a 	bl	800267c <memset>
  if(huart->Instance==USART2)
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a18      	ldr	r2, [pc, #96]	; (80006b0 <HAL_UART_MspInit+0x80>)
 800064e:	4293      	cmp	r3, r2
 8000650:	d129      	bne.n	80006a6 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000652:	4b18      	ldr	r3, [pc, #96]	; (80006b4 <HAL_UART_MspInit+0x84>)
 8000654:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000656:	4b17      	ldr	r3, [pc, #92]	; (80006b4 <HAL_UART_MspInit+0x84>)
 8000658:	2180      	movs	r1, #128	; 0x80
 800065a:	0289      	lsls	r1, r1, #10
 800065c:	430a      	orrs	r2, r1
 800065e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000660:	4b14      	ldr	r3, [pc, #80]	; (80006b4 <HAL_UART_MspInit+0x84>)
 8000662:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000664:	4b13      	ldr	r3, [pc, #76]	; (80006b4 <HAL_UART_MspInit+0x84>)
 8000666:	2101      	movs	r1, #1
 8000668:	430a      	orrs	r2, r1
 800066a:	62da      	str	r2, [r3, #44]	; 0x2c
 800066c:	4b11      	ldr	r3, [pc, #68]	; (80006b4 <HAL_UART_MspInit+0x84>)
 800066e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000670:	2201      	movs	r2, #1
 8000672:	4013      	ands	r3, r2
 8000674:	60bb      	str	r3, [r7, #8]
 8000676:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000678:	0021      	movs	r1, r4
 800067a:	187b      	adds	r3, r7, r1
 800067c:	220c      	movs	r2, #12
 800067e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000680:	187b      	adds	r3, r7, r1
 8000682:	2202      	movs	r2, #2
 8000684:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000686:	187b      	adds	r3, r7, r1
 8000688:	2200      	movs	r2, #0
 800068a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800068c:	187b      	adds	r3, r7, r1
 800068e:	2203      	movs	r2, #3
 8000690:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000692:	187b      	adds	r3, r7, r1
 8000694:	2204      	movs	r2, #4
 8000696:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000698:	187a      	adds	r2, r7, r1
 800069a:	23a0      	movs	r3, #160	; 0xa0
 800069c:	05db      	lsls	r3, r3, #23
 800069e:	0011      	movs	r1, r2
 80006a0:	0018      	movs	r0, r3
 80006a2:	f000 fab5 	bl	8000c10 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80006a6:	46c0      	nop			; (mov r8, r8)
 80006a8:	46bd      	mov	sp, r7
 80006aa:	b009      	add	sp, #36	; 0x24
 80006ac:	bd90      	pop	{r4, r7, pc}
 80006ae:	46c0      	nop			; (mov r8, r8)
 80006b0:	40004400 	.word	0x40004400
 80006b4:	40021000 	.word	0x40021000

080006b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006bc:	e7fe      	b.n	80006bc <NMI_Handler+0x4>

080006be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006be:	b580      	push	{r7, lr}
 80006c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006c2:	e7fe      	b.n	80006c2 <HardFault_Handler+0x4>

080006c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006c8:	46c0      	nop			; (mov r8, r8)
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}

080006ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006ce:	b580      	push	{r7, lr}
 80006d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006d2:	46c0      	nop			; (mov r8, r8)
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}

080006d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006dc:	f000 f9c8 	bl	8000a70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006e0:	46c0      	nop			; (mov r8, r8)
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}

080006e6 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006e6:	b580      	push	{r7, lr}
 80006e8:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006ea:	46c0      	nop			; (mov r8, r8)
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}

080006f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80006f0:	4813      	ldr	r0, [pc, #76]	; (8000740 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80006f2:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 80006f4:	f7ff fff7 	bl	80006e6 <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 80006f8:	4812      	ldr	r0, [pc, #72]	; (8000744 <LoopForever+0x6>)
    LDR R1, [R0]
 80006fa:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 80006fc:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 80006fe:	4a12      	ldr	r2, [pc, #72]	; (8000748 <LoopForever+0xa>)
    CMP R1, R2
 8000700:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000702:	d105      	bne.n	8000710 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8000704:	4811      	ldr	r0, [pc, #68]	; (800074c <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000706:	4912      	ldr	r1, [pc, #72]	; (8000750 <LoopForever+0x12>)
    STR R1, [R0]
 8000708:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 800070a:	4812      	ldr	r0, [pc, #72]	; (8000754 <LoopForever+0x16>)
    LDR R1,=0x00000000
 800070c:	4912      	ldr	r1, [pc, #72]	; (8000758 <LoopForever+0x1a>)
    STR R1, [R0]
 800070e:	6001      	str	r1, [r0, #0]

08000710 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000710:	4812      	ldr	r0, [pc, #72]	; (800075c <LoopForever+0x1e>)
  ldr r1, =_edata
 8000712:	4913      	ldr	r1, [pc, #76]	; (8000760 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000714:	4a13      	ldr	r2, [pc, #76]	; (8000764 <LoopForever+0x26>)
  movs r3, #0
 8000716:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000718:	e002      	b.n	8000720 <LoopCopyDataInit>

0800071a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800071a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800071c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800071e:	3304      	adds	r3, #4

08000720 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000720:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000722:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000724:	d3f9      	bcc.n	800071a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000726:	4a10      	ldr	r2, [pc, #64]	; (8000768 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000728:	4c10      	ldr	r4, [pc, #64]	; (800076c <LoopForever+0x2e>)
  movs r3, #0
 800072a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800072c:	e001      	b.n	8000732 <LoopFillZerobss>

0800072e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800072e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000730:	3204      	adds	r2, #4

08000732 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000732:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000734:	d3fb      	bcc.n	800072e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000736:	f001 ff7d 	bl	8002634 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800073a:	f7ff feb5 	bl	80004a8 <main>

0800073e <LoopForever>:

LoopForever:
    b LoopForever
 800073e:	e7fe      	b.n	800073e <LoopForever>
   ldr   r0, =_estack
 8000740:	20005000 	.word	0x20005000
    LDR R0,=0x00000004
 8000744:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000748:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 800074c:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8000750:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000754:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000758:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 800075c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000760:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000764:	08002720 	.word	0x08002720
  ldr r2, =_sbss
 8000768:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800076c:	200000b4 	.word	0x200000b4

08000770 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000770:	e7fe      	b.n	8000770 <ADC1_IRQHandler>
	...

08000774 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0
 800077a:	0002      	movs	r2, r0
 800077c:	1dfb      	adds	r3, r7, #7
 800077e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000780:	1dfb      	adds	r3, r7, #7
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	2b7f      	cmp	r3, #127	; 0x7f
 8000786:	d809      	bhi.n	800079c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000788:	1dfb      	adds	r3, r7, #7
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	001a      	movs	r2, r3
 800078e:	231f      	movs	r3, #31
 8000790:	401a      	ands	r2, r3
 8000792:	4b04      	ldr	r3, [pc, #16]	; (80007a4 <__NVIC_EnableIRQ+0x30>)
 8000794:	2101      	movs	r1, #1
 8000796:	4091      	lsls	r1, r2
 8000798:	000a      	movs	r2, r1
 800079a:	601a      	str	r2, [r3, #0]
  }
}
 800079c:	46c0      	nop			; (mov r8, r8)
 800079e:	46bd      	mov	sp, r7
 80007a0:	b002      	add	sp, #8
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	e000e100 	.word	0xe000e100

080007a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007a8:	b590      	push	{r4, r7, lr}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	0002      	movs	r2, r0
 80007b0:	6039      	str	r1, [r7, #0]
 80007b2:	1dfb      	adds	r3, r7, #7
 80007b4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80007b6:	1dfb      	adds	r3, r7, #7
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	2b7f      	cmp	r3, #127	; 0x7f
 80007bc:	d828      	bhi.n	8000810 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007be:	4a2f      	ldr	r2, [pc, #188]	; (800087c <__NVIC_SetPriority+0xd4>)
 80007c0:	1dfb      	adds	r3, r7, #7
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	b25b      	sxtb	r3, r3
 80007c6:	089b      	lsrs	r3, r3, #2
 80007c8:	33c0      	adds	r3, #192	; 0xc0
 80007ca:	009b      	lsls	r3, r3, #2
 80007cc:	589b      	ldr	r3, [r3, r2]
 80007ce:	1dfa      	adds	r2, r7, #7
 80007d0:	7812      	ldrb	r2, [r2, #0]
 80007d2:	0011      	movs	r1, r2
 80007d4:	2203      	movs	r2, #3
 80007d6:	400a      	ands	r2, r1
 80007d8:	00d2      	lsls	r2, r2, #3
 80007da:	21ff      	movs	r1, #255	; 0xff
 80007dc:	4091      	lsls	r1, r2
 80007de:	000a      	movs	r2, r1
 80007e0:	43d2      	mvns	r2, r2
 80007e2:	401a      	ands	r2, r3
 80007e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	019b      	lsls	r3, r3, #6
 80007ea:	22ff      	movs	r2, #255	; 0xff
 80007ec:	401a      	ands	r2, r3
 80007ee:	1dfb      	adds	r3, r7, #7
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	0018      	movs	r0, r3
 80007f4:	2303      	movs	r3, #3
 80007f6:	4003      	ands	r3, r0
 80007f8:	00db      	lsls	r3, r3, #3
 80007fa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007fc:	481f      	ldr	r0, [pc, #124]	; (800087c <__NVIC_SetPriority+0xd4>)
 80007fe:	1dfb      	adds	r3, r7, #7
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	b25b      	sxtb	r3, r3
 8000804:	089b      	lsrs	r3, r3, #2
 8000806:	430a      	orrs	r2, r1
 8000808:	33c0      	adds	r3, #192	; 0xc0
 800080a:	009b      	lsls	r3, r3, #2
 800080c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800080e:	e031      	b.n	8000874 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000810:	4a1b      	ldr	r2, [pc, #108]	; (8000880 <__NVIC_SetPriority+0xd8>)
 8000812:	1dfb      	adds	r3, r7, #7
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	0019      	movs	r1, r3
 8000818:	230f      	movs	r3, #15
 800081a:	400b      	ands	r3, r1
 800081c:	3b08      	subs	r3, #8
 800081e:	089b      	lsrs	r3, r3, #2
 8000820:	3306      	adds	r3, #6
 8000822:	009b      	lsls	r3, r3, #2
 8000824:	18d3      	adds	r3, r2, r3
 8000826:	3304      	adds	r3, #4
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	1dfa      	adds	r2, r7, #7
 800082c:	7812      	ldrb	r2, [r2, #0]
 800082e:	0011      	movs	r1, r2
 8000830:	2203      	movs	r2, #3
 8000832:	400a      	ands	r2, r1
 8000834:	00d2      	lsls	r2, r2, #3
 8000836:	21ff      	movs	r1, #255	; 0xff
 8000838:	4091      	lsls	r1, r2
 800083a:	000a      	movs	r2, r1
 800083c:	43d2      	mvns	r2, r2
 800083e:	401a      	ands	r2, r3
 8000840:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	019b      	lsls	r3, r3, #6
 8000846:	22ff      	movs	r2, #255	; 0xff
 8000848:	401a      	ands	r2, r3
 800084a:	1dfb      	adds	r3, r7, #7
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	0018      	movs	r0, r3
 8000850:	2303      	movs	r3, #3
 8000852:	4003      	ands	r3, r0
 8000854:	00db      	lsls	r3, r3, #3
 8000856:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000858:	4809      	ldr	r0, [pc, #36]	; (8000880 <__NVIC_SetPriority+0xd8>)
 800085a:	1dfb      	adds	r3, r7, #7
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	001c      	movs	r4, r3
 8000860:	230f      	movs	r3, #15
 8000862:	4023      	ands	r3, r4
 8000864:	3b08      	subs	r3, #8
 8000866:	089b      	lsrs	r3, r3, #2
 8000868:	430a      	orrs	r2, r1
 800086a:	3306      	adds	r3, #6
 800086c:	009b      	lsls	r3, r3, #2
 800086e:	18c3      	adds	r3, r0, r3
 8000870:	3304      	adds	r3, #4
 8000872:	601a      	str	r2, [r3, #0]
}
 8000874:	46c0      	nop			; (mov r8, r8)
 8000876:	46bd      	mov	sp, r7
 8000878:	b003      	add	sp, #12
 800087a:	bd90      	pop	{r4, r7, pc}
 800087c:	e000e100 	.word	0xe000e100
 8000880:	e000ed00 	.word	0xe000ed00

08000884 <buttondriverInt_init>:
 *      Author: brknu
 */

#include "stm32l0xx_hal.h"

void buttondriverInt_init(void){
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0

	////////// 1-CLOCK SETTINGS //////////

	// GPIOC CLOCK
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800088a:	4b1d      	ldr	r3, [pc, #116]	; (8000900 <buttondriverInt_init+0x7c>)
 800088c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800088e:	4b1c      	ldr	r3, [pc, #112]	; (8000900 <buttondriverInt_init+0x7c>)
 8000890:	2104      	movs	r1, #4
 8000892:	430a      	orrs	r2, r1
 8000894:	62da      	str	r2, [r3, #44]	; 0x2c
 8000896:	4b1a      	ldr	r3, [pc, #104]	; (8000900 <buttondriverInt_init+0x7c>)
 8000898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800089a:	2204      	movs	r2, #4
 800089c:	4013      	ands	r3, r2
 800089e:	607b      	str	r3, [r7, #4]
 80008a0:	687b      	ldr	r3, [r7, #4]

	// SYSCFG CLOCK FOR EXTI
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 80008a2:	4b17      	ldr	r3, [pc, #92]	; (8000900 <buttondriverInt_init+0x7c>)
 80008a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008a6:	4b16      	ldr	r3, [pc, #88]	; (8000900 <buttondriverInt_init+0x7c>)
 80008a8:	2101      	movs	r1, #1
 80008aa:	430a      	orrs	r2, r1
 80008ac:	635a      	str	r2, [r3, #52]	; 0x34

	///////// 2-EXTI SETTINGS //////////

	// SELECT MODE INPUT
	GPIOC->MODER &= ~((3UL << 26)); // 00 INPUT
 80008ae:	4b15      	ldr	r3, [pc, #84]	; (8000904 <buttondriverInt_init+0x80>)
 80008b0:	681a      	ldr	r2, [r3, #0]
 80008b2:	4b14      	ldr	r3, [pc, #80]	; (8000904 <buttondriverInt_init+0x80>)
 80008b4:	4914      	ldr	r1, [pc, #80]	; (8000908 <buttondriverInt_init+0x84>)
 80008b6:	400a      	ands	r2, r1
 80008b8:	601a      	str	r2, [r3, #0]

	// PULL-UP PULL-DOWN
	GPIOC->PUPDR &= ~((3UL << 26));  // NO PULL-UP NO PULL-DOWN
 80008ba:	4b12      	ldr	r3, [pc, #72]	; (8000904 <buttondriverInt_init+0x80>)
 80008bc:	68da      	ldr	r2, [r3, #12]
 80008be:	4b11      	ldr	r3, [pc, #68]	; (8000904 <buttondriverInt_init+0x80>)
 80008c0:	4911      	ldr	r1, [pc, #68]	; (8000908 <buttondriverInt_init+0x84>)
 80008c2:	400a      	ands	r2, r1
 80008c4:	60da      	str	r2, [r3, #12]

	////////// 3-EXTI SETTINGS //////////

	// SELECT EXTI_13 -> GPIOC
	SYSCFG->EXTICR[3] |= SYSCFG_EXTICR4_EXTI13_PC;  // SYSCFG->EXTICR[3] |= 0x20
 80008c6:	4b11      	ldr	r3, [pc, #68]	; (800090c <buttondriverInt_init+0x88>)
 80008c8:	695a      	ldr	r2, [r3, #20]
 80008ca:	4b10      	ldr	r3, [pc, #64]	; (800090c <buttondriverInt_init+0x88>)
 80008cc:	2120      	movs	r1, #32
 80008ce:	430a      	orrs	r2, r1
 80008d0:	615a      	str	r2, [r3, #20]

	// EXTI13 INTERRUPT UNMASK
	EXTI->IMR |= EXTI_IMR_IM13;  //EXTI->IMR |= (1<<13);
 80008d2:	4b0f      	ldr	r3, [pc, #60]	; (8000910 <buttondriverInt_init+0x8c>)
 80008d4:	681a      	ldr	r2, [r3, #0]
 80008d6:	4b0e      	ldr	r3, [pc, #56]	; (8000910 <buttondriverInt_init+0x8c>)
 80008d8:	2180      	movs	r1, #128	; 0x80
 80008da:	0189      	lsls	r1, r1, #6
 80008dc:	430a      	orrs	r2, r1
 80008de:	601a      	str	r2, [r3, #0]

	// EXTI13 INTERRUPT FALLING EDGE
	EXTI->FTSR = EXTI_FTSR_TR13;
 80008e0:	4b0b      	ldr	r3, [pc, #44]	; (8000910 <buttondriverInt_init+0x8c>)
 80008e2:	2280      	movs	r2, #128	; 0x80
 80008e4:	0192      	lsls	r2, r2, #6
 80008e6:	60da      	str	r2, [r3, #12]

	////////// 4-NVIC SETTINGS //////////

	// SET EXTI14_4 PRIORITY ON NVIC
	NVIC_SetPriority(EXTI4_15_IRQn,1);
 80008e8:	2101      	movs	r1, #1
 80008ea:	2007      	movs	r0, #7
 80008ec:	f7ff ff5c 	bl	80007a8 <__NVIC_SetPriority>

	// ENABLE EXTI4_15 INTERRUPT ON NVIC
	NVIC_EnableIRQ(EXTI4_15_IRQn);
 80008f0:	2007      	movs	r0, #7
 80008f2:	f7ff ff3f 	bl	8000774 <__NVIC_EnableIRQ>

}
 80008f6:	46c0      	nop			; (mov r8, r8)
 80008f8:	46bd      	mov	sp, r7
 80008fa:	b002      	add	sp, #8
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	46c0      	nop			; (mov r8, r8)
 8000900:	40021000 	.word	0x40021000
 8000904:	50000800 	.word	0x50000800
 8000908:	f3ffffff 	.word	0xf3ffffff
 800090c:	40010000 	.word	0x40010000
 8000910:	40010400 	.word	0x40010400

08000914 <EXTI4_15_IRQHandler>:

void EXTI4_15_IRQHandler(void){
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
	if((EXTI->PR & EXTI_PR_PR13) == EXTI_PR_PR13){
 8000918:	4b0d      	ldr	r3, [pc, #52]	; (8000950 <EXTI4_15_IRQHandler+0x3c>)
 800091a:	695a      	ldr	r2, [r3, #20]
 800091c:	2380      	movs	r3, #128	; 0x80
 800091e:	019b      	lsls	r3, r3, #6
 8000920:	401a      	ands	r2, r3
 8000922:	2380      	movs	r3, #128	; 0x80
 8000924:	019b      	lsls	r3, r3, #6
 8000926:	429a      	cmp	r2, r3
 8000928:	d10e      	bne.n	8000948 <EXTI4_15_IRQHandler+0x34>
		EXTI->PR |= EXTI_PR_PR13;
 800092a:	4b09      	ldr	r3, [pc, #36]	; (8000950 <EXTI4_15_IRQHandler+0x3c>)
 800092c:	695a      	ldr	r2, [r3, #20]
 800092e:	4b08      	ldr	r3, [pc, #32]	; (8000950 <EXTI4_15_IRQHandler+0x3c>)
 8000930:	2180      	movs	r1, #128	; 0x80
 8000932:	0189      	lsls	r1, r1, #6
 8000934:	430a      	orrs	r2, r1
 8000936:	615a      	str	r2, [r3, #20]
		GPIOA->ODR ^= GPIO_PIN_5;
 8000938:	23a0      	movs	r3, #160	; 0xa0
 800093a:	05db      	lsls	r3, r3, #23
 800093c:	695a      	ldr	r2, [r3, #20]
 800093e:	23a0      	movs	r3, #160	; 0xa0
 8000940:	05db      	lsls	r3, r3, #23
 8000942:	2120      	movs	r1, #32
 8000944:	404a      	eors	r2, r1
 8000946:	615a      	str	r2, [r3, #20]
	}
}
 8000948:	46c0      	nop			; (mov r8, r8)
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	46c0      	nop			; (mov r8, r8)
 8000950:	40010400 	.word	0x40010400

08000954 <leddriver_init>:
 *  Created on: Aug 13, 2023
 *      Author: brknu
 */
#include "stm32l0xx_hal.h"

void leddriver_init(void){
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0

	RCC -> IOPENR |= (1<<0);
 8000958:	4b18      	ldr	r3, [pc, #96]	; (80009bc <leddriver_init+0x68>)
 800095a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800095c:	4b17      	ldr	r3, [pc, #92]	; (80009bc <leddriver_init+0x68>)
 800095e:	2101      	movs	r1, #1
 8000960:	430a      	orrs	r2, r1
 8000962:	62da      	str	r2, [r3, #44]	; 0x2c
	GPIOA -> MODER |= (1<<10);
 8000964:	23a0      	movs	r3, #160	; 0xa0
 8000966:	05db      	lsls	r3, r3, #23
 8000968:	681a      	ldr	r2, [r3, #0]
 800096a:	23a0      	movs	r3, #160	; 0xa0
 800096c:	05db      	lsls	r3, r3, #23
 800096e:	2180      	movs	r1, #128	; 0x80
 8000970:	00c9      	lsls	r1, r1, #3
 8000972:	430a      	orrs	r2, r1
 8000974:	601a      	str	r2, [r3, #0]
	GPIOA -> MODER &= ~(1<<11);
 8000976:	23a0      	movs	r3, #160	; 0xa0
 8000978:	05db      	lsls	r3, r3, #23
 800097a:	681a      	ldr	r2, [r3, #0]
 800097c:	23a0      	movs	r3, #160	; 0xa0
 800097e:	05db      	lsls	r3, r3, #23
 8000980:	490f      	ldr	r1, [pc, #60]	; (80009c0 <leddriver_init+0x6c>)
 8000982:	400a      	ands	r2, r1
 8000984:	601a      	str	r2, [r3, #0]

	GPIOA -> OTYPER &= ~(1<<5);
 8000986:	23a0      	movs	r3, #160	; 0xa0
 8000988:	05db      	lsls	r3, r3, #23
 800098a:	685a      	ldr	r2, [r3, #4]
 800098c:	23a0      	movs	r3, #160	; 0xa0
 800098e:	05db      	lsls	r3, r3, #23
 8000990:	2120      	movs	r1, #32
 8000992:	438a      	bics	r2, r1
 8000994:	605a      	str	r2, [r3, #4]

	GPIOA -> OSPEEDR &= ~(1<<10);
 8000996:	23a0      	movs	r3, #160	; 0xa0
 8000998:	05db      	lsls	r3, r3, #23
 800099a:	689a      	ldr	r2, [r3, #8]
 800099c:	23a0      	movs	r3, #160	; 0xa0
 800099e:	05db      	lsls	r3, r3, #23
 80009a0:	4908      	ldr	r1, [pc, #32]	; (80009c4 <leddriver_init+0x70>)
 80009a2:	400a      	ands	r2, r1
 80009a4:	609a      	str	r2, [r3, #8]
	GPIOA -> OSPEEDR &= ~(1<<11);
 80009a6:	23a0      	movs	r3, #160	; 0xa0
 80009a8:	05db      	lsls	r3, r3, #23
 80009aa:	689a      	ldr	r2, [r3, #8]
 80009ac:	23a0      	movs	r3, #160	; 0xa0
 80009ae:	05db      	lsls	r3, r3, #23
 80009b0:	4903      	ldr	r1, [pc, #12]	; (80009c0 <leddriver_init+0x6c>)
 80009b2:	400a      	ands	r2, r1
 80009b4:	609a      	str	r2, [r3, #8]
}
 80009b6:	46c0      	nop			; (mov r8, r8)
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	40021000 	.word	0x40021000
 80009c0:	fffff7ff 	.word	0xfffff7ff
 80009c4:	fffffbff 	.word	0xfffffbff

080009c8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80009ce:	1dfb      	adds	r3, r7, #7
 80009d0:	2200      	movs	r2, #0
 80009d2:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80009d4:	4b0b      	ldr	r3, [pc, #44]	; (8000a04 <HAL_Init+0x3c>)
 80009d6:	681a      	ldr	r2, [r3, #0]
 80009d8:	4b0a      	ldr	r3, [pc, #40]	; (8000a04 <HAL_Init+0x3c>)
 80009da:	2140      	movs	r1, #64	; 0x40
 80009dc:	430a      	orrs	r2, r1
 80009de:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80009e0:	2000      	movs	r0, #0
 80009e2:	f000 f811 	bl	8000a08 <HAL_InitTick>
 80009e6:	1e03      	subs	r3, r0, #0
 80009e8:	d003      	beq.n	80009f2 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80009ea:	1dfb      	adds	r3, r7, #7
 80009ec:	2201      	movs	r2, #1
 80009ee:	701a      	strb	r2, [r3, #0]
 80009f0:	e001      	b.n	80009f6 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80009f2:	f7ff fe09 	bl	8000608 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80009f6:	1dfb      	adds	r3, r7, #7
 80009f8:	781b      	ldrb	r3, [r3, #0]
}
 80009fa:	0018      	movs	r0, r3
 80009fc:	46bd      	mov	sp, r7
 80009fe:	b002      	add	sp, #8
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	46c0      	nop			; (mov r8, r8)
 8000a04:	40022000 	.word	0x40022000

08000a08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a08:	b590      	push	{r4, r7, lr}
 8000a0a:	b083      	sub	sp, #12
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a10:	4b14      	ldr	r3, [pc, #80]	; (8000a64 <HAL_InitTick+0x5c>)
 8000a12:	681c      	ldr	r4, [r3, #0]
 8000a14:	4b14      	ldr	r3, [pc, #80]	; (8000a68 <HAL_InitTick+0x60>)
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	0019      	movs	r1, r3
 8000a1a:	23fa      	movs	r3, #250	; 0xfa
 8000a1c:	0098      	lsls	r0, r3, #2
 8000a1e:	f7ff fb73 	bl	8000108 <__udivsi3>
 8000a22:	0003      	movs	r3, r0
 8000a24:	0019      	movs	r1, r3
 8000a26:	0020      	movs	r0, r4
 8000a28:	f7ff fb6e 	bl	8000108 <__udivsi3>
 8000a2c:	0003      	movs	r3, r0
 8000a2e:	0018      	movs	r0, r3
 8000a30:	f000 f8e1 	bl	8000bf6 <HAL_SYSTICK_Config>
 8000a34:	1e03      	subs	r3, r0, #0
 8000a36:	d001      	beq.n	8000a3c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000a38:	2301      	movs	r3, #1
 8000a3a:	e00f      	b.n	8000a5c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	2b03      	cmp	r3, #3
 8000a40:	d80b      	bhi.n	8000a5a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a42:	6879      	ldr	r1, [r7, #4]
 8000a44:	2301      	movs	r3, #1
 8000a46:	425b      	negs	r3, r3
 8000a48:	2200      	movs	r2, #0
 8000a4a:	0018      	movs	r0, r3
 8000a4c:	f000 f8be 	bl	8000bcc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a50:	4b06      	ldr	r3, [pc, #24]	; (8000a6c <HAL_InitTick+0x64>)
 8000a52:	687a      	ldr	r2, [r7, #4]
 8000a54:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a56:	2300      	movs	r3, #0
 8000a58:	e000      	b.n	8000a5c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000a5a:	2301      	movs	r3, #1
}
 8000a5c:	0018      	movs	r0, r3
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	b003      	add	sp, #12
 8000a62:	bd90      	pop	{r4, r7, pc}
 8000a64:	20000000 	.word	0x20000000
 8000a68:	20000008 	.word	0x20000008
 8000a6c:	20000004 	.word	0x20000004

08000a70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a74:	4b05      	ldr	r3, [pc, #20]	; (8000a8c <HAL_IncTick+0x1c>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	001a      	movs	r2, r3
 8000a7a:	4b05      	ldr	r3, [pc, #20]	; (8000a90 <HAL_IncTick+0x20>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	18d2      	adds	r2, r2, r3
 8000a80:	4b03      	ldr	r3, [pc, #12]	; (8000a90 <HAL_IncTick+0x20>)
 8000a82:	601a      	str	r2, [r3, #0]
}
 8000a84:	46c0      	nop			; (mov r8, r8)
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	46c0      	nop			; (mov r8, r8)
 8000a8c:	20000008 	.word	0x20000008
 8000a90:	200000b0 	.word	0x200000b0

08000a94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
  return uwTick;
 8000a98:	4b02      	ldr	r3, [pc, #8]	; (8000aa4 <HAL_GetTick+0x10>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
}
 8000a9c:	0018      	movs	r0, r3
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	46c0      	nop			; (mov r8, r8)
 8000aa4:	200000b0 	.word	0x200000b0

08000aa8 <__NVIC_SetPriority>:
{
 8000aa8:	b590      	push	{r4, r7, lr}
 8000aaa:	b083      	sub	sp, #12
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	0002      	movs	r2, r0
 8000ab0:	6039      	str	r1, [r7, #0]
 8000ab2:	1dfb      	adds	r3, r7, #7
 8000ab4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ab6:	1dfb      	adds	r3, r7, #7
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	2b7f      	cmp	r3, #127	; 0x7f
 8000abc:	d828      	bhi.n	8000b10 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000abe:	4a2f      	ldr	r2, [pc, #188]	; (8000b7c <__NVIC_SetPriority+0xd4>)
 8000ac0:	1dfb      	adds	r3, r7, #7
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	b25b      	sxtb	r3, r3
 8000ac6:	089b      	lsrs	r3, r3, #2
 8000ac8:	33c0      	adds	r3, #192	; 0xc0
 8000aca:	009b      	lsls	r3, r3, #2
 8000acc:	589b      	ldr	r3, [r3, r2]
 8000ace:	1dfa      	adds	r2, r7, #7
 8000ad0:	7812      	ldrb	r2, [r2, #0]
 8000ad2:	0011      	movs	r1, r2
 8000ad4:	2203      	movs	r2, #3
 8000ad6:	400a      	ands	r2, r1
 8000ad8:	00d2      	lsls	r2, r2, #3
 8000ada:	21ff      	movs	r1, #255	; 0xff
 8000adc:	4091      	lsls	r1, r2
 8000ade:	000a      	movs	r2, r1
 8000ae0:	43d2      	mvns	r2, r2
 8000ae2:	401a      	ands	r2, r3
 8000ae4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	019b      	lsls	r3, r3, #6
 8000aea:	22ff      	movs	r2, #255	; 0xff
 8000aec:	401a      	ands	r2, r3
 8000aee:	1dfb      	adds	r3, r7, #7
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	0018      	movs	r0, r3
 8000af4:	2303      	movs	r3, #3
 8000af6:	4003      	ands	r3, r0
 8000af8:	00db      	lsls	r3, r3, #3
 8000afa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000afc:	481f      	ldr	r0, [pc, #124]	; (8000b7c <__NVIC_SetPriority+0xd4>)
 8000afe:	1dfb      	adds	r3, r7, #7
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	b25b      	sxtb	r3, r3
 8000b04:	089b      	lsrs	r3, r3, #2
 8000b06:	430a      	orrs	r2, r1
 8000b08:	33c0      	adds	r3, #192	; 0xc0
 8000b0a:	009b      	lsls	r3, r3, #2
 8000b0c:	501a      	str	r2, [r3, r0]
}
 8000b0e:	e031      	b.n	8000b74 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b10:	4a1b      	ldr	r2, [pc, #108]	; (8000b80 <__NVIC_SetPriority+0xd8>)
 8000b12:	1dfb      	adds	r3, r7, #7
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	0019      	movs	r1, r3
 8000b18:	230f      	movs	r3, #15
 8000b1a:	400b      	ands	r3, r1
 8000b1c:	3b08      	subs	r3, #8
 8000b1e:	089b      	lsrs	r3, r3, #2
 8000b20:	3306      	adds	r3, #6
 8000b22:	009b      	lsls	r3, r3, #2
 8000b24:	18d3      	adds	r3, r2, r3
 8000b26:	3304      	adds	r3, #4
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	1dfa      	adds	r2, r7, #7
 8000b2c:	7812      	ldrb	r2, [r2, #0]
 8000b2e:	0011      	movs	r1, r2
 8000b30:	2203      	movs	r2, #3
 8000b32:	400a      	ands	r2, r1
 8000b34:	00d2      	lsls	r2, r2, #3
 8000b36:	21ff      	movs	r1, #255	; 0xff
 8000b38:	4091      	lsls	r1, r2
 8000b3a:	000a      	movs	r2, r1
 8000b3c:	43d2      	mvns	r2, r2
 8000b3e:	401a      	ands	r2, r3
 8000b40:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	019b      	lsls	r3, r3, #6
 8000b46:	22ff      	movs	r2, #255	; 0xff
 8000b48:	401a      	ands	r2, r3
 8000b4a:	1dfb      	adds	r3, r7, #7
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	0018      	movs	r0, r3
 8000b50:	2303      	movs	r3, #3
 8000b52:	4003      	ands	r3, r0
 8000b54:	00db      	lsls	r3, r3, #3
 8000b56:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b58:	4809      	ldr	r0, [pc, #36]	; (8000b80 <__NVIC_SetPriority+0xd8>)
 8000b5a:	1dfb      	adds	r3, r7, #7
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	001c      	movs	r4, r3
 8000b60:	230f      	movs	r3, #15
 8000b62:	4023      	ands	r3, r4
 8000b64:	3b08      	subs	r3, #8
 8000b66:	089b      	lsrs	r3, r3, #2
 8000b68:	430a      	orrs	r2, r1
 8000b6a:	3306      	adds	r3, #6
 8000b6c:	009b      	lsls	r3, r3, #2
 8000b6e:	18c3      	adds	r3, r0, r3
 8000b70:	3304      	adds	r3, #4
 8000b72:	601a      	str	r2, [r3, #0]
}
 8000b74:	46c0      	nop			; (mov r8, r8)
 8000b76:	46bd      	mov	sp, r7
 8000b78:	b003      	add	sp, #12
 8000b7a:	bd90      	pop	{r4, r7, pc}
 8000b7c:	e000e100 	.word	0xe000e100
 8000b80:	e000ed00 	.word	0xe000ed00

08000b84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	1e5a      	subs	r2, r3, #1
 8000b90:	2380      	movs	r3, #128	; 0x80
 8000b92:	045b      	lsls	r3, r3, #17
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d301      	bcc.n	8000b9c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b98:	2301      	movs	r3, #1
 8000b9a:	e010      	b.n	8000bbe <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b9c:	4b0a      	ldr	r3, [pc, #40]	; (8000bc8 <SysTick_Config+0x44>)
 8000b9e:	687a      	ldr	r2, [r7, #4]
 8000ba0:	3a01      	subs	r2, #1
 8000ba2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	425b      	negs	r3, r3
 8000ba8:	2103      	movs	r1, #3
 8000baa:	0018      	movs	r0, r3
 8000bac:	f7ff ff7c 	bl	8000aa8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bb0:	4b05      	ldr	r3, [pc, #20]	; (8000bc8 <SysTick_Config+0x44>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bb6:	4b04      	ldr	r3, [pc, #16]	; (8000bc8 <SysTick_Config+0x44>)
 8000bb8:	2207      	movs	r2, #7
 8000bba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bbc:	2300      	movs	r3, #0
}
 8000bbe:	0018      	movs	r0, r3
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	b002      	add	sp, #8
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	46c0      	nop			; (mov r8, r8)
 8000bc8:	e000e010 	.word	0xe000e010

08000bcc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	60b9      	str	r1, [r7, #8]
 8000bd4:	607a      	str	r2, [r7, #4]
 8000bd6:	210f      	movs	r1, #15
 8000bd8:	187b      	adds	r3, r7, r1
 8000bda:	1c02      	adds	r2, r0, #0
 8000bdc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000bde:	68ba      	ldr	r2, [r7, #8]
 8000be0:	187b      	adds	r3, r7, r1
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	b25b      	sxtb	r3, r3
 8000be6:	0011      	movs	r1, r2
 8000be8:	0018      	movs	r0, r3
 8000bea:	f7ff ff5d 	bl	8000aa8 <__NVIC_SetPriority>
}
 8000bee:	46c0      	nop			; (mov r8, r8)
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	b004      	add	sp, #16
 8000bf4:	bd80      	pop	{r7, pc}

08000bf6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bf6:	b580      	push	{r7, lr}
 8000bf8:	b082      	sub	sp, #8
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	0018      	movs	r0, r3
 8000c02:	f7ff ffbf 	bl	8000b84 <SysTick_Config>
 8000c06:	0003      	movs	r3, r0
}
 8000c08:	0018      	movs	r0, r3
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	b002      	add	sp, #8
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b086      	sub	sp, #24
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000c22:	2300      	movs	r3, #0
 8000c24:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000c26:	e155      	b.n	8000ed4 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	2101      	movs	r1, #1
 8000c2e:	697a      	ldr	r2, [r7, #20]
 8000c30:	4091      	lsls	r1, r2
 8000c32:	000a      	movs	r2, r1
 8000c34:	4013      	ands	r3, r2
 8000c36:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d100      	bne.n	8000c40 <HAL_GPIO_Init+0x30>
 8000c3e:	e146      	b.n	8000ece <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	2203      	movs	r2, #3
 8000c46:	4013      	ands	r3, r2
 8000c48:	2b01      	cmp	r3, #1
 8000c4a:	d005      	beq.n	8000c58 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	2203      	movs	r2, #3
 8000c52:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c54:	2b02      	cmp	r3, #2
 8000c56:	d130      	bne.n	8000cba <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	689b      	ldr	r3, [r3, #8]
 8000c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000c5e:	697b      	ldr	r3, [r7, #20]
 8000c60:	005b      	lsls	r3, r3, #1
 8000c62:	2203      	movs	r2, #3
 8000c64:	409a      	lsls	r2, r3
 8000c66:	0013      	movs	r3, r2
 8000c68:	43da      	mvns	r2, r3
 8000c6a:	693b      	ldr	r3, [r7, #16]
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	68da      	ldr	r2, [r3, #12]
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	005b      	lsls	r3, r3, #1
 8000c78:	409a      	lsls	r2, r3
 8000c7a:	0013      	movs	r3, r2
 8000c7c:	693a      	ldr	r2, [r7, #16]
 8000c7e:	4313      	orrs	r3, r2
 8000c80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	693a      	ldr	r2, [r7, #16]
 8000c86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c8e:	2201      	movs	r2, #1
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	409a      	lsls	r2, r3
 8000c94:	0013      	movs	r3, r2
 8000c96:	43da      	mvns	r2, r3
 8000c98:	693b      	ldr	r3, [r7, #16]
 8000c9a:	4013      	ands	r3, r2
 8000c9c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	091b      	lsrs	r3, r3, #4
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	401a      	ands	r2, r3
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	409a      	lsls	r2, r3
 8000cac:	0013      	movs	r3, r2
 8000cae:	693a      	ldr	r2, [r7, #16]
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	693a      	ldr	r2, [r7, #16]
 8000cb8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	2203      	movs	r2, #3
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	2b03      	cmp	r3, #3
 8000cc4:	d017      	beq.n	8000cf6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	68db      	ldr	r3, [r3, #12]
 8000cca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	005b      	lsls	r3, r3, #1
 8000cd0:	2203      	movs	r2, #3
 8000cd2:	409a      	lsls	r2, r3
 8000cd4:	0013      	movs	r3, r2
 8000cd6:	43da      	mvns	r2, r3
 8000cd8:	693b      	ldr	r3, [r7, #16]
 8000cda:	4013      	ands	r3, r2
 8000cdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	689a      	ldr	r2, [r3, #8]
 8000ce2:	697b      	ldr	r3, [r7, #20]
 8000ce4:	005b      	lsls	r3, r3, #1
 8000ce6:	409a      	lsls	r2, r3
 8000ce8:	0013      	movs	r3, r2
 8000cea:	693a      	ldr	r2, [r7, #16]
 8000cec:	4313      	orrs	r3, r2
 8000cee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	693a      	ldr	r2, [r7, #16]
 8000cf4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	2203      	movs	r2, #3
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	2b02      	cmp	r3, #2
 8000d00:	d123      	bne.n	8000d4a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d02:	697b      	ldr	r3, [r7, #20]
 8000d04:	08da      	lsrs	r2, r3, #3
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	3208      	adds	r2, #8
 8000d0a:	0092      	lsls	r2, r2, #2
 8000d0c:	58d3      	ldr	r3, [r2, r3]
 8000d0e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	2207      	movs	r2, #7
 8000d14:	4013      	ands	r3, r2
 8000d16:	009b      	lsls	r3, r3, #2
 8000d18:	220f      	movs	r2, #15
 8000d1a:	409a      	lsls	r2, r3
 8000d1c:	0013      	movs	r3, r2
 8000d1e:	43da      	mvns	r2, r3
 8000d20:	693b      	ldr	r3, [r7, #16]
 8000d22:	4013      	ands	r3, r2
 8000d24:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	691a      	ldr	r2, [r3, #16]
 8000d2a:	697b      	ldr	r3, [r7, #20]
 8000d2c:	2107      	movs	r1, #7
 8000d2e:	400b      	ands	r3, r1
 8000d30:	009b      	lsls	r3, r3, #2
 8000d32:	409a      	lsls	r2, r3
 8000d34:	0013      	movs	r3, r2
 8000d36:	693a      	ldr	r2, [r7, #16]
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	08da      	lsrs	r2, r3, #3
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	3208      	adds	r2, #8
 8000d44:	0092      	lsls	r2, r2, #2
 8000d46:	6939      	ldr	r1, [r7, #16]
 8000d48:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	005b      	lsls	r3, r3, #1
 8000d54:	2203      	movs	r2, #3
 8000d56:	409a      	lsls	r2, r3
 8000d58:	0013      	movs	r3, r2
 8000d5a:	43da      	mvns	r2, r3
 8000d5c:	693b      	ldr	r3, [r7, #16]
 8000d5e:	4013      	ands	r3, r2
 8000d60:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	685b      	ldr	r3, [r3, #4]
 8000d66:	2203      	movs	r2, #3
 8000d68:	401a      	ands	r2, r3
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	005b      	lsls	r3, r3, #1
 8000d6e:	409a      	lsls	r2, r3
 8000d70:	0013      	movs	r3, r2
 8000d72:	693a      	ldr	r2, [r7, #16]
 8000d74:	4313      	orrs	r3, r2
 8000d76:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	693a      	ldr	r2, [r7, #16]
 8000d7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	685a      	ldr	r2, [r3, #4]
 8000d82:	23c0      	movs	r3, #192	; 0xc0
 8000d84:	029b      	lsls	r3, r3, #10
 8000d86:	4013      	ands	r3, r2
 8000d88:	d100      	bne.n	8000d8c <HAL_GPIO_Init+0x17c>
 8000d8a:	e0a0      	b.n	8000ece <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d8c:	4b57      	ldr	r3, [pc, #348]	; (8000eec <HAL_GPIO_Init+0x2dc>)
 8000d8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d90:	4b56      	ldr	r3, [pc, #344]	; (8000eec <HAL_GPIO_Init+0x2dc>)
 8000d92:	2101      	movs	r1, #1
 8000d94:	430a      	orrs	r2, r1
 8000d96:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d98:	4a55      	ldr	r2, [pc, #340]	; (8000ef0 <HAL_GPIO_Init+0x2e0>)
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	089b      	lsrs	r3, r3, #2
 8000d9e:	3302      	adds	r3, #2
 8000da0:	009b      	lsls	r3, r3, #2
 8000da2:	589b      	ldr	r3, [r3, r2]
 8000da4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	2203      	movs	r2, #3
 8000daa:	4013      	ands	r3, r2
 8000dac:	009b      	lsls	r3, r3, #2
 8000dae:	220f      	movs	r2, #15
 8000db0:	409a      	lsls	r2, r3
 8000db2:	0013      	movs	r3, r2
 8000db4:	43da      	mvns	r2, r3
 8000db6:	693b      	ldr	r3, [r7, #16]
 8000db8:	4013      	ands	r3, r2
 8000dba:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000dbc:	687a      	ldr	r2, [r7, #4]
 8000dbe:	23a0      	movs	r3, #160	; 0xa0
 8000dc0:	05db      	lsls	r3, r3, #23
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d01f      	beq.n	8000e06 <HAL_GPIO_Init+0x1f6>
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	4a4a      	ldr	r2, [pc, #296]	; (8000ef4 <HAL_GPIO_Init+0x2e4>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d019      	beq.n	8000e02 <HAL_GPIO_Init+0x1f2>
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	4a49      	ldr	r2, [pc, #292]	; (8000ef8 <HAL_GPIO_Init+0x2e8>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d013      	beq.n	8000dfe <HAL_GPIO_Init+0x1ee>
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4a48      	ldr	r2, [pc, #288]	; (8000efc <HAL_GPIO_Init+0x2ec>)
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d00d      	beq.n	8000dfa <HAL_GPIO_Init+0x1ea>
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	4a47      	ldr	r2, [pc, #284]	; (8000f00 <HAL_GPIO_Init+0x2f0>)
 8000de2:	4293      	cmp	r3, r2
 8000de4:	d007      	beq.n	8000df6 <HAL_GPIO_Init+0x1e6>
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	4a46      	ldr	r2, [pc, #280]	; (8000f04 <HAL_GPIO_Init+0x2f4>)
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d101      	bne.n	8000df2 <HAL_GPIO_Init+0x1e2>
 8000dee:	2305      	movs	r3, #5
 8000df0:	e00a      	b.n	8000e08 <HAL_GPIO_Init+0x1f8>
 8000df2:	2306      	movs	r3, #6
 8000df4:	e008      	b.n	8000e08 <HAL_GPIO_Init+0x1f8>
 8000df6:	2304      	movs	r3, #4
 8000df8:	e006      	b.n	8000e08 <HAL_GPIO_Init+0x1f8>
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	e004      	b.n	8000e08 <HAL_GPIO_Init+0x1f8>
 8000dfe:	2302      	movs	r3, #2
 8000e00:	e002      	b.n	8000e08 <HAL_GPIO_Init+0x1f8>
 8000e02:	2301      	movs	r3, #1
 8000e04:	e000      	b.n	8000e08 <HAL_GPIO_Init+0x1f8>
 8000e06:	2300      	movs	r3, #0
 8000e08:	697a      	ldr	r2, [r7, #20]
 8000e0a:	2103      	movs	r1, #3
 8000e0c:	400a      	ands	r2, r1
 8000e0e:	0092      	lsls	r2, r2, #2
 8000e10:	4093      	lsls	r3, r2
 8000e12:	693a      	ldr	r2, [r7, #16]
 8000e14:	4313      	orrs	r3, r2
 8000e16:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e18:	4935      	ldr	r1, [pc, #212]	; (8000ef0 <HAL_GPIO_Init+0x2e0>)
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	089b      	lsrs	r3, r3, #2
 8000e1e:	3302      	adds	r3, #2
 8000e20:	009b      	lsls	r3, r3, #2
 8000e22:	693a      	ldr	r2, [r7, #16]
 8000e24:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e26:	4b38      	ldr	r3, [pc, #224]	; (8000f08 <HAL_GPIO_Init+0x2f8>)
 8000e28:	689b      	ldr	r3, [r3, #8]
 8000e2a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	43da      	mvns	r2, r3
 8000e30:	693b      	ldr	r3, [r7, #16]
 8000e32:	4013      	ands	r3, r2
 8000e34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	685a      	ldr	r2, [r3, #4]
 8000e3a:	2380      	movs	r3, #128	; 0x80
 8000e3c:	035b      	lsls	r3, r3, #13
 8000e3e:	4013      	ands	r3, r2
 8000e40:	d003      	beq.n	8000e4a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8000e42:	693a      	ldr	r2, [r7, #16]
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	4313      	orrs	r3, r2
 8000e48:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000e4a:	4b2f      	ldr	r3, [pc, #188]	; (8000f08 <HAL_GPIO_Init+0x2f8>)
 8000e4c:	693a      	ldr	r2, [r7, #16]
 8000e4e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000e50:	4b2d      	ldr	r3, [pc, #180]	; (8000f08 <HAL_GPIO_Init+0x2f8>)
 8000e52:	68db      	ldr	r3, [r3, #12]
 8000e54:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	43da      	mvns	r2, r3
 8000e5a:	693b      	ldr	r3, [r7, #16]
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	685a      	ldr	r2, [r3, #4]
 8000e64:	2380      	movs	r3, #128	; 0x80
 8000e66:	039b      	lsls	r3, r3, #14
 8000e68:	4013      	ands	r3, r2
 8000e6a:	d003      	beq.n	8000e74 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000e6c:	693a      	ldr	r2, [r7, #16]
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000e74:	4b24      	ldr	r3, [pc, #144]	; (8000f08 <HAL_GPIO_Init+0x2f8>)
 8000e76:	693a      	ldr	r2, [r7, #16]
 8000e78:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8000e7a:	4b23      	ldr	r3, [pc, #140]	; (8000f08 <HAL_GPIO_Init+0x2f8>)
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	43da      	mvns	r2, r3
 8000e84:	693b      	ldr	r3, [r7, #16]
 8000e86:	4013      	ands	r3, r2
 8000e88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	685a      	ldr	r2, [r3, #4]
 8000e8e:	2380      	movs	r3, #128	; 0x80
 8000e90:	029b      	lsls	r3, r3, #10
 8000e92:	4013      	ands	r3, r2
 8000e94:	d003      	beq.n	8000e9e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8000e96:	693a      	ldr	r2, [r7, #16]
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000e9e:	4b1a      	ldr	r3, [pc, #104]	; (8000f08 <HAL_GPIO_Init+0x2f8>)
 8000ea0:	693a      	ldr	r2, [r7, #16]
 8000ea2:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ea4:	4b18      	ldr	r3, [pc, #96]	; (8000f08 <HAL_GPIO_Init+0x2f8>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	43da      	mvns	r2, r3
 8000eae:	693b      	ldr	r3, [r7, #16]
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	685a      	ldr	r2, [r3, #4]
 8000eb8:	2380      	movs	r3, #128	; 0x80
 8000eba:	025b      	lsls	r3, r3, #9
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	d003      	beq.n	8000ec8 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8000ec0:	693a      	ldr	r2, [r7, #16]
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000ec8:	4b0f      	ldr	r3, [pc, #60]	; (8000f08 <HAL_GPIO_Init+0x2f8>)
 8000eca:	693a      	ldr	r2, [r7, #16]
 8000ecc:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	40da      	lsrs	r2, r3
 8000edc:	1e13      	subs	r3, r2, #0
 8000ede:	d000      	beq.n	8000ee2 <HAL_GPIO_Init+0x2d2>
 8000ee0:	e6a2      	b.n	8000c28 <HAL_GPIO_Init+0x18>
  }
}
 8000ee2:	46c0      	nop			; (mov r8, r8)
 8000ee4:	46c0      	nop			; (mov r8, r8)
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	b006      	add	sp, #24
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	40021000 	.word	0x40021000
 8000ef0:	40010000 	.word	0x40010000
 8000ef4:	50000400 	.word	0x50000400
 8000ef8:	50000800 	.word	0x50000800
 8000efc:	50000c00 	.word	0x50000c00
 8000f00:	50001000 	.word	0x50001000
 8000f04:	50001c00 	.word	0x50001c00
 8000f08:	40010400 	.word	0x40010400

08000f0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f0c:	b5b0      	push	{r4, r5, r7, lr}
 8000f0e:	b08a      	sub	sp, #40	; 0x28
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d102      	bne.n	8000f20 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	f000 fb6c 	bl	80015f8 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f20:	4bc8      	ldr	r3, [pc, #800]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8000f22:	68db      	ldr	r3, [r3, #12]
 8000f24:	220c      	movs	r2, #12
 8000f26:	4013      	ands	r3, r2
 8000f28:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f2a:	4bc6      	ldr	r3, [pc, #792]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8000f2c:	68da      	ldr	r2, [r3, #12]
 8000f2e:	2380      	movs	r3, #128	; 0x80
 8000f30:	025b      	lsls	r3, r3, #9
 8000f32:	4013      	ands	r3, r2
 8000f34:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	d100      	bne.n	8000f42 <HAL_RCC_OscConfig+0x36>
 8000f40:	e07d      	b.n	800103e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	2b08      	cmp	r3, #8
 8000f46:	d007      	beq.n	8000f58 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000f48:	69fb      	ldr	r3, [r7, #28]
 8000f4a:	2b0c      	cmp	r3, #12
 8000f4c:	d112      	bne.n	8000f74 <HAL_RCC_OscConfig+0x68>
 8000f4e:	69ba      	ldr	r2, [r7, #24]
 8000f50:	2380      	movs	r3, #128	; 0x80
 8000f52:	025b      	lsls	r3, r3, #9
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d10d      	bne.n	8000f74 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f58:	4bba      	ldr	r3, [pc, #744]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8000f5a:	681a      	ldr	r2, [r3, #0]
 8000f5c:	2380      	movs	r3, #128	; 0x80
 8000f5e:	029b      	lsls	r3, r3, #10
 8000f60:	4013      	ands	r3, r2
 8000f62:	d100      	bne.n	8000f66 <HAL_RCC_OscConfig+0x5a>
 8000f64:	e06a      	b.n	800103c <HAL_RCC_OscConfig+0x130>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d166      	bne.n	800103c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	f000 fb42 	bl	80015f8 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	685a      	ldr	r2, [r3, #4]
 8000f78:	2380      	movs	r3, #128	; 0x80
 8000f7a:	025b      	lsls	r3, r3, #9
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	d107      	bne.n	8000f90 <HAL_RCC_OscConfig+0x84>
 8000f80:	4bb0      	ldr	r3, [pc, #704]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	4baf      	ldr	r3, [pc, #700]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8000f86:	2180      	movs	r1, #128	; 0x80
 8000f88:	0249      	lsls	r1, r1, #9
 8000f8a:	430a      	orrs	r2, r1
 8000f8c:	601a      	str	r2, [r3, #0]
 8000f8e:	e027      	b.n	8000fe0 <HAL_RCC_OscConfig+0xd4>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	685a      	ldr	r2, [r3, #4]
 8000f94:	23a0      	movs	r3, #160	; 0xa0
 8000f96:	02db      	lsls	r3, r3, #11
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	d10e      	bne.n	8000fba <HAL_RCC_OscConfig+0xae>
 8000f9c:	4ba9      	ldr	r3, [pc, #676]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	4ba8      	ldr	r3, [pc, #672]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8000fa2:	2180      	movs	r1, #128	; 0x80
 8000fa4:	02c9      	lsls	r1, r1, #11
 8000fa6:	430a      	orrs	r2, r1
 8000fa8:	601a      	str	r2, [r3, #0]
 8000faa:	4ba6      	ldr	r3, [pc, #664]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8000fac:	681a      	ldr	r2, [r3, #0]
 8000fae:	4ba5      	ldr	r3, [pc, #660]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8000fb0:	2180      	movs	r1, #128	; 0x80
 8000fb2:	0249      	lsls	r1, r1, #9
 8000fb4:	430a      	orrs	r2, r1
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	e012      	b.n	8000fe0 <HAL_RCC_OscConfig+0xd4>
 8000fba:	4ba2      	ldr	r3, [pc, #648]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8000fbc:	681a      	ldr	r2, [r3, #0]
 8000fbe:	4ba1      	ldr	r3, [pc, #644]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8000fc0:	49a1      	ldr	r1, [pc, #644]	; (8001248 <HAL_RCC_OscConfig+0x33c>)
 8000fc2:	400a      	ands	r2, r1
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	4b9f      	ldr	r3, [pc, #636]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8000fc8:	681a      	ldr	r2, [r3, #0]
 8000fca:	2380      	movs	r3, #128	; 0x80
 8000fcc:	025b      	lsls	r3, r3, #9
 8000fce:	4013      	ands	r3, r2
 8000fd0:	60fb      	str	r3, [r7, #12]
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	4b9b      	ldr	r3, [pc, #620]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	4b9a      	ldr	r3, [pc, #616]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8000fda:	499c      	ldr	r1, [pc, #624]	; (800124c <HAL_RCC_OscConfig+0x340>)
 8000fdc:	400a      	ands	r2, r1
 8000fde:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d014      	beq.n	8001012 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fe8:	f7ff fd54 	bl	8000a94 <HAL_GetTick>
 8000fec:	0003      	movs	r3, r0
 8000fee:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000ff0:	e008      	b.n	8001004 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ff2:	f7ff fd4f 	bl	8000a94 <HAL_GetTick>
 8000ff6:	0002      	movs	r2, r0
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	1ad3      	subs	r3, r2, r3
 8000ffc:	2b64      	cmp	r3, #100	; 0x64
 8000ffe:	d901      	bls.n	8001004 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001000:	2303      	movs	r3, #3
 8001002:	e2f9      	b.n	80015f8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001004:	4b8f      	ldr	r3, [pc, #572]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	2380      	movs	r3, #128	; 0x80
 800100a:	029b      	lsls	r3, r3, #10
 800100c:	4013      	ands	r3, r2
 800100e:	d0f0      	beq.n	8000ff2 <HAL_RCC_OscConfig+0xe6>
 8001010:	e015      	b.n	800103e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001012:	f7ff fd3f 	bl	8000a94 <HAL_GetTick>
 8001016:	0003      	movs	r3, r0
 8001018:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800101a:	e008      	b.n	800102e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800101c:	f7ff fd3a 	bl	8000a94 <HAL_GetTick>
 8001020:	0002      	movs	r2, r0
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	1ad3      	subs	r3, r2, r3
 8001026:	2b64      	cmp	r3, #100	; 0x64
 8001028:	d901      	bls.n	800102e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800102a:	2303      	movs	r3, #3
 800102c:	e2e4      	b.n	80015f8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800102e:	4b85      	ldr	r3, [pc, #532]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	2380      	movs	r3, #128	; 0x80
 8001034:	029b      	lsls	r3, r3, #10
 8001036:	4013      	ands	r3, r2
 8001038:	d1f0      	bne.n	800101c <HAL_RCC_OscConfig+0x110>
 800103a:	e000      	b.n	800103e <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800103c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	2202      	movs	r2, #2
 8001044:	4013      	ands	r3, r2
 8001046:	d100      	bne.n	800104a <HAL_RCC_OscConfig+0x13e>
 8001048:	e099      	b.n	800117e <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	68db      	ldr	r3, [r3, #12]
 800104e:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001052:	2220      	movs	r2, #32
 8001054:	4013      	ands	r3, r2
 8001056:	d009      	beq.n	800106c <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001058:	4b7a      	ldr	r3, [pc, #488]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 800105a:	681a      	ldr	r2, [r3, #0]
 800105c:	4b79      	ldr	r3, [pc, #484]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 800105e:	2120      	movs	r1, #32
 8001060:	430a      	orrs	r2, r1
 8001062:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001066:	2220      	movs	r2, #32
 8001068:	4393      	bics	r3, r2
 800106a:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	2b04      	cmp	r3, #4
 8001070:	d005      	beq.n	800107e <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	2b0c      	cmp	r3, #12
 8001076:	d13e      	bne.n	80010f6 <HAL_RCC_OscConfig+0x1ea>
 8001078:	69bb      	ldr	r3, [r7, #24]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d13b      	bne.n	80010f6 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800107e:	4b71      	ldr	r3, [pc, #452]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	2204      	movs	r2, #4
 8001084:	4013      	ands	r3, r2
 8001086:	d004      	beq.n	8001092 <HAL_RCC_OscConfig+0x186>
 8001088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800108a:	2b00      	cmp	r3, #0
 800108c:	d101      	bne.n	8001092 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800108e:	2301      	movs	r3, #1
 8001090:	e2b2      	b.n	80015f8 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001092:	4b6c      	ldr	r3, [pc, #432]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	4a6e      	ldr	r2, [pc, #440]	; (8001250 <HAL_RCC_OscConfig+0x344>)
 8001098:	4013      	ands	r3, r2
 800109a:	0019      	movs	r1, r3
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	691b      	ldr	r3, [r3, #16]
 80010a0:	021a      	lsls	r2, r3, #8
 80010a2:	4b68      	ldr	r3, [pc, #416]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 80010a4:	430a      	orrs	r2, r1
 80010a6:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80010a8:	4b66      	ldr	r3, [pc, #408]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2209      	movs	r2, #9
 80010ae:	4393      	bics	r3, r2
 80010b0:	0019      	movs	r1, r3
 80010b2:	4b64      	ldr	r3, [pc, #400]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 80010b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010b6:	430a      	orrs	r2, r1
 80010b8:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80010ba:	f000 fbeb 	bl	8001894 <HAL_RCC_GetSysClockFreq>
 80010be:	0001      	movs	r1, r0
 80010c0:	4b60      	ldr	r3, [pc, #384]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	091b      	lsrs	r3, r3, #4
 80010c6:	220f      	movs	r2, #15
 80010c8:	4013      	ands	r3, r2
 80010ca:	4a62      	ldr	r2, [pc, #392]	; (8001254 <HAL_RCC_OscConfig+0x348>)
 80010cc:	5cd3      	ldrb	r3, [r2, r3]
 80010ce:	000a      	movs	r2, r1
 80010d0:	40da      	lsrs	r2, r3
 80010d2:	4b61      	ldr	r3, [pc, #388]	; (8001258 <HAL_RCC_OscConfig+0x34c>)
 80010d4:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80010d6:	4b61      	ldr	r3, [pc, #388]	; (800125c <HAL_RCC_OscConfig+0x350>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	2513      	movs	r5, #19
 80010dc:	197c      	adds	r4, r7, r5
 80010de:	0018      	movs	r0, r3
 80010e0:	f7ff fc92 	bl	8000a08 <HAL_InitTick>
 80010e4:	0003      	movs	r3, r0
 80010e6:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80010e8:	197b      	adds	r3, r7, r5
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d046      	beq.n	800117e <HAL_RCC_OscConfig+0x272>
      {
        return status;
 80010f0:	197b      	adds	r3, r7, r5
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	e280      	b.n	80015f8 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80010f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d027      	beq.n	800114c <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80010fc:	4b51      	ldr	r3, [pc, #324]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	2209      	movs	r2, #9
 8001102:	4393      	bics	r3, r2
 8001104:	0019      	movs	r1, r3
 8001106:	4b4f      	ldr	r3, [pc, #316]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8001108:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800110a:	430a      	orrs	r2, r1
 800110c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800110e:	f7ff fcc1 	bl	8000a94 <HAL_GetTick>
 8001112:	0003      	movs	r3, r0
 8001114:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001116:	e008      	b.n	800112a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001118:	f7ff fcbc 	bl	8000a94 <HAL_GetTick>
 800111c:	0002      	movs	r2, r0
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	2b02      	cmp	r3, #2
 8001124:	d901      	bls.n	800112a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001126:	2303      	movs	r3, #3
 8001128:	e266      	b.n	80015f8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800112a:	4b46      	ldr	r3, [pc, #280]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	2204      	movs	r2, #4
 8001130:	4013      	ands	r3, r2
 8001132:	d0f1      	beq.n	8001118 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001134:	4b43      	ldr	r3, [pc, #268]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	4a45      	ldr	r2, [pc, #276]	; (8001250 <HAL_RCC_OscConfig+0x344>)
 800113a:	4013      	ands	r3, r2
 800113c:	0019      	movs	r1, r3
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	691b      	ldr	r3, [r3, #16]
 8001142:	021a      	lsls	r2, r3, #8
 8001144:	4b3f      	ldr	r3, [pc, #252]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8001146:	430a      	orrs	r2, r1
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	e018      	b.n	800117e <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800114c:	4b3d      	ldr	r3, [pc, #244]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	4b3c      	ldr	r3, [pc, #240]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8001152:	2101      	movs	r1, #1
 8001154:	438a      	bics	r2, r1
 8001156:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001158:	f7ff fc9c 	bl	8000a94 <HAL_GetTick>
 800115c:	0003      	movs	r3, r0
 800115e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001160:	e008      	b.n	8001174 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001162:	f7ff fc97 	bl	8000a94 <HAL_GetTick>
 8001166:	0002      	movs	r2, r0
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	1ad3      	subs	r3, r2, r3
 800116c:	2b02      	cmp	r3, #2
 800116e:	d901      	bls.n	8001174 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001170:	2303      	movs	r3, #3
 8001172:	e241      	b.n	80015f8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001174:	4b33      	ldr	r3, [pc, #204]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2204      	movs	r2, #4
 800117a:	4013      	ands	r3, r2
 800117c:	d1f1      	bne.n	8001162 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2210      	movs	r2, #16
 8001184:	4013      	ands	r3, r2
 8001186:	d100      	bne.n	800118a <HAL_RCC_OscConfig+0x27e>
 8001188:	e0a1      	b.n	80012ce <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d140      	bne.n	8001212 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001190:	4b2c      	ldr	r3, [pc, #176]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	2380      	movs	r3, #128	; 0x80
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	4013      	ands	r3, r2
 800119a:	d005      	beq.n	80011a8 <HAL_RCC_OscConfig+0x29c>
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	699b      	ldr	r3, [r3, #24]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d101      	bne.n	80011a8 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80011a4:	2301      	movs	r3, #1
 80011a6:	e227      	b.n	80015f8 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011a8:	4b26      	ldr	r3, [pc, #152]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	4a2c      	ldr	r2, [pc, #176]	; (8001260 <HAL_RCC_OscConfig+0x354>)
 80011ae:	4013      	ands	r3, r2
 80011b0:	0019      	movs	r1, r3
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6a1a      	ldr	r2, [r3, #32]
 80011b6:	4b23      	ldr	r3, [pc, #140]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 80011b8:	430a      	orrs	r2, r1
 80011ba:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80011bc:	4b21      	ldr	r3, [pc, #132]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	021b      	lsls	r3, r3, #8
 80011c2:	0a19      	lsrs	r1, r3, #8
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	69db      	ldr	r3, [r3, #28]
 80011c8:	061a      	lsls	r2, r3, #24
 80011ca:	4b1e      	ldr	r3, [pc, #120]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 80011cc:	430a      	orrs	r2, r1
 80011ce:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6a1b      	ldr	r3, [r3, #32]
 80011d4:	0b5b      	lsrs	r3, r3, #13
 80011d6:	3301      	adds	r3, #1
 80011d8:	2280      	movs	r2, #128	; 0x80
 80011da:	0212      	lsls	r2, r2, #8
 80011dc:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80011de:	4b19      	ldr	r3, [pc, #100]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 80011e0:	68db      	ldr	r3, [r3, #12]
 80011e2:	091b      	lsrs	r3, r3, #4
 80011e4:	210f      	movs	r1, #15
 80011e6:	400b      	ands	r3, r1
 80011e8:	491a      	ldr	r1, [pc, #104]	; (8001254 <HAL_RCC_OscConfig+0x348>)
 80011ea:	5ccb      	ldrb	r3, [r1, r3]
 80011ec:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80011ee:	4b1a      	ldr	r3, [pc, #104]	; (8001258 <HAL_RCC_OscConfig+0x34c>)
 80011f0:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80011f2:	4b1a      	ldr	r3, [pc, #104]	; (800125c <HAL_RCC_OscConfig+0x350>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	2513      	movs	r5, #19
 80011f8:	197c      	adds	r4, r7, r5
 80011fa:	0018      	movs	r0, r3
 80011fc:	f7ff fc04 	bl	8000a08 <HAL_InitTick>
 8001200:	0003      	movs	r3, r0
 8001202:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001204:	197b      	adds	r3, r7, r5
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d060      	beq.n	80012ce <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 800120c:	197b      	adds	r3, r7, r5
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	e1f2      	b.n	80015f8 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	699b      	ldr	r3, [r3, #24]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d03f      	beq.n	800129a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800121a:	4b0a      	ldr	r3, [pc, #40]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	4b09      	ldr	r3, [pc, #36]	; (8001244 <HAL_RCC_OscConfig+0x338>)
 8001220:	2180      	movs	r1, #128	; 0x80
 8001222:	0049      	lsls	r1, r1, #1
 8001224:	430a      	orrs	r2, r1
 8001226:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001228:	f7ff fc34 	bl	8000a94 <HAL_GetTick>
 800122c:	0003      	movs	r3, r0
 800122e:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001230:	e018      	b.n	8001264 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001232:	f7ff fc2f 	bl	8000a94 <HAL_GetTick>
 8001236:	0002      	movs	r2, r0
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	1ad3      	subs	r3, r2, r3
 800123c:	2b02      	cmp	r3, #2
 800123e:	d911      	bls.n	8001264 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8001240:	2303      	movs	r3, #3
 8001242:	e1d9      	b.n	80015f8 <HAL_RCC_OscConfig+0x6ec>
 8001244:	40021000 	.word	0x40021000
 8001248:	fffeffff 	.word	0xfffeffff
 800124c:	fffbffff 	.word	0xfffbffff
 8001250:	ffffe0ff 	.word	0xffffe0ff
 8001254:	080026a4 	.word	0x080026a4
 8001258:	20000000 	.word	0x20000000
 800125c:	20000004 	.word	0x20000004
 8001260:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001264:	4bc9      	ldr	r3, [pc, #804]	; (800158c <HAL_RCC_OscConfig+0x680>)
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	2380      	movs	r3, #128	; 0x80
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	4013      	ands	r3, r2
 800126e:	d0e0      	beq.n	8001232 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001270:	4bc6      	ldr	r3, [pc, #792]	; (800158c <HAL_RCC_OscConfig+0x680>)
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	4ac6      	ldr	r2, [pc, #792]	; (8001590 <HAL_RCC_OscConfig+0x684>)
 8001276:	4013      	ands	r3, r2
 8001278:	0019      	movs	r1, r3
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6a1a      	ldr	r2, [r3, #32]
 800127e:	4bc3      	ldr	r3, [pc, #780]	; (800158c <HAL_RCC_OscConfig+0x680>)
 8001280:	430a      	orrs	r2, r1
 8001282:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001284:	4bc1      	ldr	r3, [pc, #772]	; (800158c <HAL_RCC_OscConfig+0x680>)
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	021b      	lsls	r3, r3, #8
 800128a:	0a19      	lsrs	r1, r3, #8
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	69db      	ldr	r3, [r3, #28]
 8001290:	061a      	lsls	r2, r3, #24
 8001292:	4bbe      	ldr	r3, [pc, #760]	; (800158c <HAL_RCC_OscConfig+0x680>)
 8001294:	430a      	orrs	r2, r1
 8001296:	605a      	str	r2, [r3, #4]
 8001298:	e019      	b.n	80012ce <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800129a:	4bbc      	ldr	r3, [pc, #752]	; (800158c <HAL_RCC_OscConfig+0x680>)
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	4bbb      	ldr	r3, [pc, #748]	; (800158c <HAL_RCC_OscConfig+0x680>)
 80012a0:	49bc      	ldr	r1, [pc, #752]	; (8001594 <HAL_RCC_OscConfig+0x688>)
 80012a2:	400a      	ands	r2, r1
 80012a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012a6:	f7ff fbf5 	bl	8000a94 <HAL_GetTick>
 80012aa:	0003      	movs	r3, r0
 80012ac:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80012ae:	e008      	b.n	80012c2 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80012b0:	f7ff fbf0 	bl	8000a94 <HAL_GetTick>
 80012b4:	0002      	movs	r2, r0
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	1ad3      	subs	r3, r2, r3
 80012ba:	2b02      	cmp	r3, #2
 80012bc:	d901      	bls.n	80012c2 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80012be:	2303      	movs	r3, #3
 80012c0:	e19a      	b.n	80015f8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80012c2:	4bb2      	ldr	r3, [pc, #712]	; (800158c <HAL_RCC_OscConfig+0x680>)
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	2380      	movs	r3, #128	; 0x80
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	4013      	ands	r3, r2
 80012cc:	d1f0      	bne.n	80012b0 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	2208      	movs	r2, #8
 80012d4:	4013      	ands	r3, r2
 80012d6:	d036      	beq.n	8001346 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	695b      	ldr	r3, [r3, #20]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d019      	beq.n	8001314 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012e0:	4baa      	ldr	r3, [pc, #680]	; (800158c <HAL_RCC_OscConfig+0x680>)
 80012e2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80012e4:	4ba9      	ldr	r3, [pc, #676]	; (800158c <HAL_RCC_OscConfig+0x680>)
 80012e6:	2101      	movs	r1, #1
 80012e8:	430a      	orrs	r2, r1
 80012ea:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012ec:	f7ff fbd2 	bl	8000a94 <HAL_GetTick>
 80012f0:	0003      	movs	r3, r0
 80012f2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80012f4:	e008      	b.n	8001308 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012f6:	f7ff fbcd 	bl	8000a94 <HAL_GetTick>
 80012fa:	0002      	movs	r2, r0
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	1ad3      	subs	r3, r2, r3
 8001300:	2b02      	cmp	r3, #2
 8001302:	d901      	bls.n	8001308 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001304:	2303      	movs	r3, #3
 8001306:	e177      	b.n	80015f8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001308:	4ba0      	ldr	r3, [pc, #640]	; (800158c <HAL_RCC_OscConfig+0x680>)
 800130a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800130c:	2202      	movs	r2, #2
 800130e:	4013      	ands	r3, r2
 8001310:	d0f1      	beq.n	80012f6 <HAL_RCC_OscConfig+0x3ea>
 8001312:	e018      	b.n	8001346 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001314:	4b9d      	ldr	r3, [pc, #628]	; (800158c <HAL_RCC_OscConfig+0x680>)
 8001316:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001318:	4b9c      	ldr	r3, [pc, #624]	; (800158c <HAL_RCC_OscConfig+0x680>)
 800131a:	2101      	movs	r1, #1
 800131c:	438a      	bics	r2, r1
 800131e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001320:	f7ff fbb8 	bl	8000a94 <HAL_GetTick>
 8001324:	0003      	movs	r3, r0
 8001326:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001328:	e008      	b.n	800133c <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800132a:	f7ff fbb3 	bl	8000a94 <HAL_GetTick>
 800132e:	0002      	movs	r2, r0
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	2b02      	cmp	r3, #2
 8001336:	d901      	bls.n	800133c <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8001338:	2303      	movs	r3, #3
 800133a:	e15d      	b.n	80015f8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800133c:	4b93      	ldr	r3, [pc, #588]	; (800158c <HAL_RCC_OscConfig+0x680>)
 800133e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001340:	2202      	movs	r2, #2
 8001342:	4013      	ands	r3, r2
 8001344:	d1f1      	bne.n	800132a <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	2204      	movs	r2, #4
 800134c:	4013      	ands	r3, r2
 800134e:	d100      	bne.n	8001352 <HAL_RCC_OscConfig+0x446>
 8001350:	e0ae      	b.n	80014b0 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001352:	2023      	movs	r0, #35	; 0x23
 8001354:	183b      	adds	r3, r7, r0
 8001356:	2200      	movs	r2, #0
 8001358:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800135a:	4b8c      	ldr	r3, [pc, #560]	; (800158c <HAL_RCC_OscConfig+0x680>)
 800135c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800135e:	2380      	movs	r3, #128	; 0x80
 8001360:	055b      	lsls	r3, r3, #21
 8001362:	4013      	ands	r3, r2
 8001364:	d109      	bne.n	800137a <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001366:	4b89      	ldr	r3, [pc, #548]	; (800158c <HAL_RCC_OscConfig+0x680>)
 8001368:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800136a:	4b88      	ldr	r3, [pc, #544]	; (800158c <HAL_RCC_OscConfig+0x680>)
 800136c:	2180      	movs	r1, #128	; 0x80
 800136e:	0549      	lsls	r1, r1, #21
 8001370:	430a      	orrs	r2, r1
 8001372:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001374:	183b      	adds	r3, r7, r0
 8001376:	2201      	movs	r2, #1
 8001378:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800137a:	4b87      	ldr	r3, [pc, #540]	; (8001598 <HAL_RCC_OscConfig+0x68c>)
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	2380      	movs	r3, #128	; 0x80
 8001380:	005b      	lsls	r3, r3, #1
 8001382:	4013      	ands	r3, r2
 8001384:	d11a      	bne.n	80013bc <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001386:	4b84      	ldr	r3, [pc, #528]	; (8001598 <HAL_RCC_OscConfig+0x68c>)
 8001388:	681a      	ldr	r2, [r3, #0]
 800138a:	4b83      	ldr	r3, [pc, #524]	; (8001598 <HAL_RCC_OscConfig+0x68c>)
 800138c:	2180      	movs	r1, #128	; 0x80
 800138e:	0049      	lsls	r1, r1, #1
 8001390:	430a      	orrs	r2, r1
 8001392:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001394:	f7ff fb7e 	bl	8000a94 <HAL_GetTick>
 8001398:	0003      	movs	r3, r0
 800139a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800139c:	e008      	b.n	80013b0 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800139e:	f7ff fb79 	bl	8000a94 <HAL_GetTick>
 80013a2:	0002      	movs	r2, r0
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	1ad3      	subs	r3, r2, r3
 80013a8:	2b64      	cmp	r3, #100	; 0x64
 80013aa:	d901      	bls.n	80013b0 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80013ac:	2303      	movs	r3, #3
 80013ae:	e123      	b.n	80015f8 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013b0:	4b79      	ldr	r3, [pc, #484]	; (8001598 <HAL_RCC_OscConfig+0x68c>)
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	2380      	movs	r3, #128	; 0x80
 80013b6:	005b      	lsls	r3, r3, #1
 80013b8:	4013      	ands	r3, r2
 80013ba:	d0f0      	beq.n	800139e <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	689a      	ldr	r2, [r3, #8]
 80013c0:	2380      	movs	r3, #128	; 0x80
 80013c2:	005b      	lsls	r3, r3, #1
 80013c4:	429a      	cmp	r2, r3
 80013c6:	d107      	bne.n	80013d8 <HAL_RCC_OscConfig+0x4cc>
 80013c8:	4b70      	ldr	r3, [pc, #448]	; (800158c <HAL_RCC_OscConfig+0x680>)
 80013ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80013cc:	4b6f      	ldr	r3, [pc, #444]	; (800158c <HAL_RCC_OscConfig+0x680>)
 80013ce:	2180      	movs	r1, #128	; 0x80
 80013d0:	0049      	lsls	r1, r1, #1
 80013d2:	430a      	orrs	r2, r1
 80013d4:	651a      	str	r2, [r3, #80]	; 0x50
 80013d6:	e031      	b.n	800143c <HAL_RCC_OscConfig+0x530>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	689b      	ldr	r3, [r3, #8]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d10c      	bne.n	80013fa <HAL_RCC_OscConfig+0x4ee>
 80013e0:	4b6a      	ldr	r3, [pc, #424]	; (800158c <HAL_RCC_OscConfig+0x680>)
 80013e2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80013e4:	4b69      	ldr	r3, [pc, #420]	; (800158c <HAL_RCC_OscConfig+0x680>)
 80013e6:	496b      	ldr	r1, [pc, #428]	; (8001594 <HAL_RCC_OscConfig+0x688>)
 80013e8:	400a      	ands	r2, r1
 80013ea:	651a      	str	r2, [r3, #80]	; 0x50
 80013ec:	4b67      	ldr	r3, [pc, #412]	; (800158c <HAL_RCC_OscConfig+0x680>)
 80013ee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80013f0:	4b66      	ldr	r3, [pc, #408]	; (800158c <HAL_RCC_OscConfig+0x680>)
 80013f2:	496a      	ldr	r1, [pc, #424]	; (800159c <HAL_RCC_OscConfig+0x690>)
 80013f4:	400a      	ands	r2, r1
 80013f6:	651a      	str	r2, [r3, #80]	; 0x50
 80013f8:	e020      	b.n	800143c <HAL_RCC_OscConfig+0x530>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	689a      	ldr	r2, [r3, #8]
 80013fe:	23a0      	movs	r3, #160	; 0xa0
 8001400:	00db      	lsls	r3, r3, #3
 8001402:	429a      	cmp	r2, r3
 8001404:	d10e      	bne.n	8001424 <HAL_RCC_OscConfig+0x518>
 8001406:	4b61      	ldr	r3, [pc, #388]	; (800158c <HAL_RCC_OscConfig+0x680>)
 8001408:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800140a:	4b60      	ldr	r3, [pc, #384]	; (800158c <HAL_RCC_OscConfig+0x680>)
 800140c:	2180      	movs	r1, #128	; 0x80
 800140e:	00c9      	lsls	r1, r1, #3
 8001410:	430a      	orrs	r2, r1
 8001412:	651a      	str	r2, [r3, #80]	; 0x50
 8001414:	4b5d      	ldr	r3, [pc, #372]	; (800158c <HAL_RCC_OscConfig+0x680>)
 8001416:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001418:	4b5c      	ldr	r3, [pc, #368]	; (800158c <HAL_RCC_OscConfig+0x680>)
 800141a:	2180      	movs	r1, #128	; 0x80
 800141c:	0049      	lsls	r1, r1, #1
 800141e:	430a      	orrs	r2, r1
 8001420:	651a      	str	r2, [r3, #80]	; 0x50
 8001422:	e00b      	b.n	800143c <HAL_RCC_OscConfig+0x530>
 8001424:	4b59      	ldr	r3, [pc, #356]	; (800158c <HAL_RCC_OscConfig+0x680>)
 8001426:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001428:	4b58      	ldr	r3, [pc, #352]	; (800158c <HAL_RCC_OscConfig+0x680>)
 800142a:	495a      	ldr	r1, [pc, #360]	; (8001594 <HAL_RCC_OscConfig+0x688>)
 800142c:	400a      	ands	r2, r1
 800142e:	651a      	str	r2, [r3, #80]	; 0x50
 8001430:	4b56      	ldr	r3, [pc, #344]	; (800158c <HAL_RCC_OscConfig+0x680>)
 8001432:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001434:	4b55      	ldr	r3, [pc, #340]	; (800158c <HAL_RCC_OscConfig+0x680>)
 8001436:	4959      	ldr	r1, [pc, #356]	; (800159c <HAL_RCC_OscConfig+0x690>)
 8001438:	400a      	ands	r2, r1
 800143a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d015      	beq.n	8001470 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001444:	f7ff fb26 	bl	8000a94 <HAL_GetTick>
 8001448:	0003      	movs	r3, r0
 800144a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800144c:	e009      	b.n	8001462 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800144e:	f7ff fb21 	bl	8000a94 <HAL_GetTick>
 8001452:	0002      	movs	r2, r0
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	1ad3      	subs	r3, r2, r3
 8001458:	4a51      	ldr	r2, [pc, #324]	; (80015a0 <HAL_RCC_OscConfig+0x694>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d901      	bls.n	8001462 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 800145e:	2303      	movs	r3, #3
 8001460:	e0ca      	b.n	80015f8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001462:	4b4a      	ldr	r3, [pc, #296]	; (800158c <HAL_RCC_OscConfig+0x680>)
 8001464:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001466:	2380      	movs	r3, #128	; 0x80
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	4013      	ands	r3, r2
 800146c:	d0ef      	beq.n	800144e <HAL_RCC_OscConfig+0x542>
 800146e:	e014      	b.n	800149a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001470:	f7ff fb10 	bl	8000a94 <HAL_GetTick>
 8001474:	0003      	movs	r3, r0
 8001476:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001478:	e009      	b.n	800148e <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800147a:	f7ff fb0b 	bl	8000a94 <HAL_GetTick>
 800147e:	0002      	movs	r2, r0
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	1ad3      	subs	r3, r2, r3
 8001484:	4a46      	ldr	r2, [pc, #280]	; (80015a0 <HAL_RCC_OscConfig+0x694>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d901      	bls.n	800148e <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 800148a:	2303      	movs	r3, #3
 800148c:	e0b4      	b.n	80015f8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800148e:	4b3f      	ldr	r3, [pc, #252]	; (800158c <HAL_RCC_OscConfig+0x680>)
 8001490:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001492:	2380      	movs	r3, #128	; 0x80
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	4013      	ands	r3, r2
 8001498:	d1ef      	bne.n	800147a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800149a:	2323      	movs	r3, #35	; 0x23
 800149c:	18fb      	adds	r3, r7, r3
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d105      	bne.n	80014b0 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014a4:	4b39      	ldr	r3, [pc, #228]	; (800158c <HAL_RCC_OscConfig+0x680>)
 80014a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80014a8:	4b38      	ldr	r3, [pc, #224]	; (800158c <HAL_RCC_OscConfig+0x680>)
 80014aa:	493e      	ldr	r1, [pc, #248]	; (80015a4 <HAL_RCC_OscConfig+0x698>)
 80014ac:	400a      	ands	r2, r1
 80014ae:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d100      	bne.n	80014ba <HAL_RCC_OscConfig+0x5ae>
 80014b8:	e09d      	b.n	80015f6 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	2b0c      	cmp	r3, #12
 80014be:	d100      	bne.n	80014c2 <HAL_RCC_OscConfig+0x5b6>
 80014c0:	e076      	b.n	80015b0 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c6:	2b02      	cmp	r3, #2
 80014c8:	d145      	bne.n	8001556 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014ca:	4b30      	ldr	r3, [pc, #192]	; (800158c <HAL_RCC_OscConfig+0x680>)
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	4b2f      	ldr	r3, [pc, #188]	; (800158c <HAL_RCC_OscConfig+0x680>)
 80014d0:	4935      	ldr	r1, [pc, #212]	; (80015a8 <HAL_RCC_OscConfig+0x69c>)
 80014d2:	400a      	ands	r2, r1
 80014d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d6:	f7ff fadd 	bl	8000a94 <HAL_GetTick>
 80014da:	0003      	movs	r3, r0
 80014dc:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80014de:	e008      	b.n	80014f2 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014e0:	f7ff fad8 	bl	8000a94 <HAL_GetTick>
 80014e4:	0002      	movs	r2, r0
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d901      	bls.n	80014f2 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 80014ee:	2303      	movs	r3, #3
 80014f0:	e082      	b.n	80015f8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80014f2:	4b26      	ldr	r3, [pc, #152]	; (800158c <HAL_RCC_OscConfig+0x680>)
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	2380      	movs	r3, #128	; 0x80
 80014f8:	049b      	lsls	r3, r3, #18
 80014fa:	4013      	ands	r3, r2
 80014fc:	d1f0      	bne.n	80014e0 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014fe:	4b23      	ldr	r3, [pc, #140]	; (800158c <HAL_RCC_OscConfig+0x680>)
 8001500:	68db      	ldr	r3, [r3, #12]
 8001502:	4a2a      	ldr	r2, [pc, #168]	; (80015ac <HAL_RCC_OscConfig+0x6a0>)
 8001504:	4013      	ands	r3, r2
 8001506:	0019      	movs	r1, r3
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001510:	431a      	orrs	r2, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001516:	431a      	orrs	r2, r3
 8001518:	4b1c      	ldr	r3, [pc, #112]	; (800158c <HAL_RCC_OscConfig+0x680>)
 800151a:	430a      	orrs	r2, r1
 800151c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800151e:	4b1b      	ldr	r3, [pc, #108]	; (800158c <HAL_RCC_OscConfig+0x680>)
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	4b1a      	ldr	r3, [pc, #104]	; (800158c <HAL_RCC_OscConfig+0x680>)
 8001524:	2180      	movs	r1, #128	; 0x80
 8001526:	0449      	lsls	r1, r1, #17
 8001528:	430a      	orrs	r2, r1
 800152a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800152c:	f7ff fab2 	bl	8000a94 <HAL_GetTick>
 8001530:	0003      	movs	r3, r0
 8001532:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001534:	e008      	b.n	8001548 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001536:	f7ff faad 	bl	8000a94 <HAL_GetTick>
 800153a:	0002      	movs	r2, r0
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	1ad3      	subs	r3, r2, r3
 8001540:	2b02      	cmp	r3, #2
 8001542:	d901      	bls.n	8001548 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001544:	2303      	movs	r3, #3
 8001546:	e057      	b.n	80015f8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001548:	4b10      	ldr	r3, [pc, #64]	; (800158c <HAL_RCC_OscConfig+0x680>)
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	2380      	movs	r3, #128	; 0x80
 800154e:	049b      	lsls	r3, r3, #18
 8001550:	4013      	ands	r3, r2
 8001552:	d0f0      	beq.n	8001536 <HAL_RCC_OscConfig+0x62a>
 8001554:	e04f      	b.n	80015f6 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001556:	4b0d      	ldr	r3, [pc, #52]	; (800158c <HAL_RCC_OscConfig+0x680>)
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	4b0c      	ldr	r3, [pc, #48]	; (800158c <HAL_RCC_OscConfig+0x680>)
 800155c:	4912      	ldr	r1, [pc, #72]	; (80015a8 <HAL_RCC_OscConfig+0x69c>)
 800155e:	400a      	ands	r2, r1
 8001560:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001562:	f7ff fa97 	bl	8000a94 <HAL_GetTick>
 8001566:	0003      	movs	r3, r0
 8001568:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800156a:	e008      	b.n	800157e <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800156c:	f7ff fa92 	bl	8000a94 <HAL_GetTick>
 8001570:	0002      	movs	r2, r0
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	2b02      	cmp	r3, #2
 8001578:	d901      	bls.n	800157e <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 800157a:	2303      	movs	r3, #3
 800157c:	e03c      	b.n	80015f8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800157e:	4b03      	ldr	r3, [pc, #12]	; (800158c <HAL_RCC_OscConfig+0x680>)
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	2380      	movs	r3, #128	; 0x80
 8001584:	049b      	lsls	r3, r3, #18
 8001586:	4013      	ands	r3, r2
 8001588:	d1f0      	bne.n	800156c <HAL_RCC_OscConfig+0x660>
 800158a:	e034      	b.n	80015f6 <HAL_RCC_OscConfig+0x6ea>
 800158c:	40021000 	.word	0x40021000
 8001590:	ffff1fff 	.word	0xffff1fff
 8001594:	fffffeff 	.word	0xfffffeff
 8001598:	40007000 	.word	0x40007000
 800159c:	fffffbff 	.word	0xfffffbff
 80015a0:	00001388 	.word	0x00001388
 80015a4:	efffffff 	.word	0xefffffff
 80015a8:	feffffff 	.word	0xfeffffff
 80015ac:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d101      	bne.n	80015bc <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	e01d      	b.n	80015f8 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80015bc:	4b10      	ldr	r3, [pc, #64]	; (8001600 <HAL_RCC_OscConfig+0x6f4>)
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015c2:	69ba      	ldr	r2, [r7, #24]
 80015c4:	2380      	movs	r3, #128	; 0x80
 80015c6:	025b      	lsls	r3, r3, #9
 80015c8:	401a      	ands	r2, r3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d10f      	bne.n	80015f2 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80015d2:	69ba      	ldr	r2, [r7, #24]
 80015d4:	23f0      	movs	r3, #240	; 0xf0
 80015d6:	039b      	lsls	r3, r3, #14
 80015d8:	401a      	ands	r2, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015de:	429a      	cmp	r2, r3
 80015e0:	d107      	bne.n	80015f2 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80015e2:	69ba      	ldr	r2, [r7, #24]
 80015e4:	23c0      	movs	r3, #192	; 0xc0
 80015e6:	041b      	lsls	r3, r3, #16
 80015e8:	401a      	ands	r2, r3
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d001      	beq.n	80015f6 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	e000      	b.n	80015f8 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 80015f6:	2300      	movs	r3, #0
}
 80015f8:	0018      	movs	r0, r3
 80015fa:	46bd      	mov	sp, r7
 80015fc:	b00a      	add	sp, #40	; 0x28
 80015fe:	bdb0      	pop	{r4, r5, r7, pc}
 8001600:	40021000 	.word	0x40021000

08001604 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001604:	b5b0      	push	{r4, r5, r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d101      	bne.n	8001618 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001614:	2301      	movs	r3, #1
 8001616:	e128      	b.n	800186a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001618:	4b96      	ldr	r3, [pc, #600]	; (8001874 <HAL_RCC_ClockConfig+0x270>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	2201      	movs	r2, #1
 800161e:	4013      	ands	r3, r2
 8001620:	683a      	ldr	r2, [r7, #0]
 8001622:	429a      	cmp	r2, r3
 8001624:	d91e      	bls.n	8001664 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001626:	4b93      	ldr	r3, [pc, #588]	; (8001874 <HAL_RCC_ClockConfig+0x270>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	2201      	movs	r2, #1
 800162c:	4393      	bics	r3, r2
 800162e:	0019      	movs	r1, r3
 8001630:	4b90      	ldr	r3, [pc, #576]	; (8001874 <HAL_RCC_ClockConfig+0x270>)
 8001632:	683a      	ldr	r2, [r7, #0]
 8001634:	430a      	orrs	r2, r1
 8001636:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001638:	f7ff fa2c 	bl	8000a94 <HAL_GetTick>
 800163c:	0003      	movs	r3, r0
 800163e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001640:	e009      	b.n	8001656 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001642:	f7ff fa27 	bl	8000a94 <HAL_GetTick>
 8001646:	0002      	movs	r2, r0
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	1ad3      	subs	r3, r2, r3
 800164c:	4a8a      	ldr	r2, [pc, #552]	; (8001878 <HAL_RCC_ClockConfig+0x274>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d901      	bls.n	8001656 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001652:	2303      	movs	r3, #3
 8001654:	e109      	b.n	800186a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001656:	4b87      	ldr	r3, [pc, #540]	; (8001874 <HAL_RCC_ClockConfig+0x270>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	2201      	movs	r2, #1
 800165c:	4013      	ands	r3, r2
 800165e:	683a      	ldr	r2, [r7, #0]
 8001660:	429a      	cmp	r2, r3
 8001662:	d1ee      	bne.n	8001642 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2202      	movs	r2, #2
 800166a:	4013      	ands	r3, r2
 800166c:	d009      	beq.n	8001682 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800166e:	4b83      	ldr	r3, [pc, #524]	; (800187c <HAL_RCC_ClockConfig+0x278>)
 8001670:	68db      	ldr	r3, [r3, #12]
 8001672:	22f0      	movs	r2, #240	; 0xf0
 8001674:	4393      	bics	r3, r2
 8001676:	0019      	movs	r1, r3
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	689a      	ldr	r2, [r3, #8]
 800167c:	4b7f      	ldr	r3, [pc, #508]	; (800187c <HAL_RCC_ClockConfig+0x278>)
 800167e:	430a      	orrs	r2, r1
 8001680:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2201      	movs	r2, #1
 8001688:	4013      	ands	r3, r2
 800168a:	d100      	bne.n	800168e <HAL_RCC_ClockConfig+0x8a>
 800168c:	e089      	b.n	80017a2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	2b02      	cmp	r3, #2
 8001694:	d107      	bne.n	80016a6 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001696:	4b79      	ldr	r3, [pc, #484]	; (800187c <HAL_RCC_ClockConfig+0x278>)
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	2380      	movs	r3, #128	; 0x80
 800169c:	029b      	lsls	r3, r3, #10
 800169e:	4013      	ands	r3, r2
 80016a0:	d120      	bne.n	80016e4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80016a2:	2301      	movs	r3, #1
 80016a4:	e0e1      	b.n	800186a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	2b03      	cmp	r3, #3
 80016ac:	d107      	bne.n	80016be <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80016ae:	4b73      	ldr	r3, [pc, #460]	; (800187c <HAL_RCC_ClockConfig+0x278>)
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	2380      	movs	r3, #128	; 0x80
 80016b4:	049b      	lsls	r3, r3, #18
 80016b6:	4013      	ands	r3, r2
 80016b8:	d114      	bne.n	80016e4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e0d5      	b.n	800186a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	2b01      	cmp	r3, #1
 80016c4:	d106      	bne.n	80016d4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80016c6:	4b6d      	ldr	r3, [pc, #436]	; (800187c <HAL_RCC_ClockConfig+0x278>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2204      	movs	r2, #4
 80016cc:	4013      	ands	r3, r2
 80016ce:	d109      	bne.n	80016e4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80016d0:	2301      	movs	r3, #1
 80016d2:	e0ca      	b.n	800186a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80016d4:	4b69      	ldr	r3, [pc, #420]	; (800187c <HAL_RCC_ClockConfig+0x278>)
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	2380      	movs	r3, #128	; 0x80
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	4013      	ands	r3, r2
 80016de:	d101      	bne.n	80016e4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80016e0:	2301      	movs	r3, #1
 80016e2:	e0c2      	b.n	800186a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016e4:	4b65      	ldr	r3, [pc, #404]	; (800187c <HAL_RCC_ClockConfig+0x278>)
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	2203      	movs	r2, #3
 80016ea:	4393      	bics	r3, r2
 80016ec:	0019      	movs	r1, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	685a      	ldr	r2, [r3, #4]
 80016f2:	4b62      	ldr	r3, [pc, #392]	; (800187c <HAL_RCC_ClockConfig+0x278>)
 80016f4:	430a      	orrs	r2, r1
 80016f6:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016f8:	f7ff f9cc 	bl	8000a94 <HAL_GetTick>
 80016fc:	0003      	movs	r3, r0
 80016fe:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	2b02      	cmp	r3, #2
 8001706:	d111      	bne.n	800172c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001708:	e009      	b.n	800171e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800170a:	f7ff f9c3 	bl	8000a94 <HAL_GetTick>
 800170e:	0002      	movs	r2, r0
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	4a58      	ldr	r2, [pc, #352]	; (8001878 <HAL_RCC_ClockConfig+0x274>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d901      	bls.n	800171e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800171a:	2303      	movs	r3, #3
 800171c:	e0a5      	b.n	800186a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800171e:	4b57      	ldr	r3, [pc, #348]	; (800187c <HAL_RCC_ClockConfig+0x278>)
 8001720:	68db      	ldr	r3, [r3, #12]
 8001722:	220c      	movs	r2, #12
 8001724:	4013      	ands	r3, r2
 8001726:	2b08      	cmp	r3, #8
 8001728:	d1ef      	bne.n	800170a <HAL_RCC_ClockConfig+0x106>
 800172a:	e03a      	b.n	80017a2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	2b03      	cmp	r3, #3
 8001732:	d111      	bne.n	8001758 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001734:	e009      	b.n	800174a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001736:	f7ff f9ad 	bl	8000a94 <HAL_GetTick>
 800173a:	0002      	movs	r2, r0
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	1ad3      	subs	r3, r2, r3
 8001740:	4a4d      	ldr	r2, [pc, #308]	; (8001878 <HAL_RCC_ClockConfig+0x274>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d901      	bls.n	800174a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001746:	2303      	movs	r3, #3
 8001748:	e08f      	b.n	800186a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800174a:	4b4c      	ldr	r3, [pc, #304]	; (800187c <HAL_RCC_ClockConfig+0x278>)
 800174c:	68db      	ldr	r3, [r3, #12]
 800174e:	220c      	movs	r2, #12
 8001750:	4013      	ands	r3, r2
 8001752:	2b0c      	cmp	r3, #12
 8001754:	d1ef      	bne.n	8001736 <HAL_RCC_ClockConfig+0x132>
 8001756:	e024      	b.n	80017a2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	2b01      	cmp	r3, #1
 800175e:	d11b      	bne.n	8001798 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001760:	e009      	b.n	8001776 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001762:	f7ff f997 	bl	8000a94 <HAL_GetTick>
 8001766:	0002      	movs	r2, r0
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	4a42      	ldr	r2, [pc, #264]	; (8001878 <HAL_RCC_ClockConfig+0x274>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d901      	bls.n	8001776 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001772:	2303      	movs	r3, #3
 8001774:	e079      	b.n	800186a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001776:	4b41      	ldr	r3, [pc, #260]	; (800187c <HAL_RCC_ClockConfig+0x278>)
 8001778:	68db      	ldr	r3, [r3, #12]
 800177a:	220c      	movs	r2, #12
 800177c:	4013      	ands	r3, r2
 800177e:	2b04      	cmp	r3, #4
 8001780:	d1ef      	bne.n	8001762 <HAL_RCC_ClockConfig+0x15e>
 8001782:	e00e      	b.n	80017a2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001784:	f7ff f986 	bl	8000a94 <HAL_GetTick>
 8001788:	0002      	movs	r2, r0
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	4a3a      	ldr	r2, [pc, #232]	; (8001878 <HAL_RCC_ClockConfig+0x274>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d901      	bls.n	8001798 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001794:	2303      	movs	r3, #3
 8001796:	e068      	b.n	800186a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001798:	4b38      	ldr	r3, [pc, #224]	; (800187c <HAL_RCC_ClockConfig+0x278>)
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	220c      	movs	r2, #12
 800179e:	4013      	ands	r3, r2
 80017a0:	d1f0      	bne.n	8001784 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017a2:	4b34      	ldr	r3, [pc, #208]	; (8001874 <HAL_RCC_ClockConfig+0x270>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	2201      	movs	r2, #1
 80017a8:	4013      	ands	r3, r2
 80017aa:	683a      	ldr	r2, [r7, #0]
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d21e      	bcs.n	80017ee <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017b0:	4b30      	ldr	r3, [pc, #192]	; (8001874 <HAL_RCC_ClockConfig+0x270>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	2201      	movs	r2, #1
 80017b6:	4393      	bics	r3, r2
 80017b8:	0019      	movs	r1, r3
 80017ba:	4b2e      	ldr	r3, [pc, #184]	; (8001874 <HAL_RCC_ClockConfig+0x270>)
 80017bc:	683a      	ldr	r2, [r7, #0]
 80017be:	430a      	orrs	r2, r1
 80017c0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80017c2:	f7ff f967 	bl	8000a94 <HAL_GetTick>
 80017c6:	0003      	movs	r3, r0
 80017c8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ca:	e009      	b.n	80017e0 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017cc:	f7ff f962 	bl	8000a94 <HAL_GetTick>
 80017d0:	0002      	movs	r2, r0
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	4a28      	ldr	r2, [pc, #160]	; (8001878 <HAL_RCC_ClockConfig+0x274>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d901      	bls.n	80017e0 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80017dc:	2303      	movs	r3, #3
 80017de:	e044      	b.n	800186a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017e0:	4b24      	ldr	r3, [pc, #144]	; (8001874 <HAL_RCC_ClockConfig+0x270>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	2201      	movs	r2, #1
 80017e6:	4013      	ands	r3, r2
 80017e8:	683a      	ldr	r2, [r7, #0]
 80017ea:	429a      	cmp	r2, r3
 80017ec:	d1ee      	bne.n	80017cc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	2204      	movs	r2, #4
 80017f4:	4013      	ands	r3, r2
 80017f6:	d009      	beq.n	800180c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017f8:	4b20      	ldr	r3, [pc, #128]	; (800187c <HAL_RCC_ClockConfig+0x278>)
 80017fa:	68db      	ldr	r3, [r3, #12]
 80017fc:	4a20      	ldr	r2, [pc, #128]	; (8001880 <HAL_RCC_ClockConfig+0x27c>)
 80017fe:	4013      	ands	r3, r2
 8001800:	0019      	movs	r1, r3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	68da      	ldr	r2, [r3, #12]
 8001806:	4b1d      	ldr	r3, [pc, #116]	; (800187c <HAL_RCC_ClockConfig+0x278>)
 8001808:	430a      	orrs	r2, r1
 800180a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	2208      	movs	r2, #8
 8001812:	4013      	ands	r3, r2
 8001814:	d00a      	beq.n	800182c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001816:	4b19      	ldr	r3, [pc, #100]	; (800187c <HAL_RCC_ClockConfig+0x278>)
 8001818:	68db      	ldr	r3, [r3, #12]
 800181a:	4a1a      	ldr	r2, [pc, #104]	; (8001884 <HAL_RCC_ClockConfig+0x280>)
 800181c:	4013      	ands	r3, r2
 800181e:	0019      	movs	r1, r3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	691b      	ldr	r3, [r3, #16]
 8001824:	00da      	lsls	r2, r3, #3
 8001826:	4b15      	ldr	r3, [pc, #84]	; (800187c <HAL_RCC_ClockConfig+0x278>)
 8001828:	430a      	orrs	r2, r1
 800182a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800182c:	f000 f832 	bl	8001894 <HAL_RCC_GetSysClockFreq>
 8001830:	0001      	movs	r1, r0
 8001832:	4b12      	ldr	r3, [pc, #72]	; (800187c <HAL_RCC_ClockConfig+0x278>)
 8001834:	68db      	ldr	r3, [r3, #12]
 8001836:	091b      	lsrs	r3, r3, #4
 8001838:	220f      	movs	r2, #15
 800183a:	4013      	ands	r3, r2
 800183c:	4a12      	ldr	r2, [pc, #72]	; (8001888 <HAL_RCC_ClockConfig+0x284>)
 800183e:	5cd3      	ldrb	r3, [r2, r3]
 8001840:	000a      	movs	r2, r1
 8001842:	40da      	lsrs	r2, r3
 8001844:	4b11      	ldr	r3, [pc, #68]	; (800188c <HAL_RCC_ClockConfig+0x288>)
 8001846:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001848:	4b11      	ldr	r3, [pc, #68]	; (8001890 <HAL_RCC_ClockConfig+0x28c>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	250b      	movs	r5, #11
 800184e:	197c      	adds	r4, r7, r5
 8001850:	0018      	movs	r0, r3
 8001852:	f7ff f8d9 	bl	8000a08 <HAL_InitTick>
 8001856:	0003      	movs	r3, r0
 8001858:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800185a:	197b      	adds	r3, r7, r5
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d002      	beq.n	8001868 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001862:	197b      	adds	r3, r7, r5
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	e000      	b.n	800186a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001868:	2300      	movs	r3, #0
}
 800186a:	0018      	movs	r0, r3
 800186c:	46bd      	mov	sp, r7
 800186e:	b004      	add	sp, #16
 8001870:	bdb0      	pop	{r4, r5, r7, pc}
 8001872:	46c0      	nop			; (mov r8, r8)
 8001874:	40022000 	.word	0x40022000
 8001878:	00001388 	.word	0x00001388
 800187c:	40021000 	.word	0x40021000
 8001880:	fffff8ff 	.word	0xfffff8ff
 8001884:	ffffc7ff 	.word	0xffffc7ff
 8001888:	080026a4 	.word	0x080026a4
 800188c:	20000000 	.word	0x20000000
 8001890:	20000004 	.word	0x20000004

08001894 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001894:	b5b0      	push	{r4, r5, r7, lr}
 8001896:	b08e      	sub	sp, #56	; 0x38
 8001898:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800189a:	4b4c      	ldr	r3, [pc, #304]	; (80019cc <HAL_RCC_GetSysClockFreq+0x138>)
 800189c:	68db      	ldr	r3, [r3, #12]
 800189e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80018a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018a2:	230c      	movs	r3, #12
 80018a4:	4013      	ands	r3, r2
 80018a6:	2b0c      	cmp	r3, #12
 80018a8:	d014      	beq.n	80018d4 <HAL_RCC_GetSysClockFreq+0x40>
 80018aa:	d900      	bls.n	80018ae <HAL_RCC_GetSysClockFreq+0x1a>
 80018ac:	e07b      	b.n	80019a6 <HAL_RCC_GetSysClockFreq+0x112>
 80018ae:	2b04      	cmp	r3, #4
 80018b0:	d002      	beq.n	80018b8 <HAL_RCC_GetSysClockFreq+0x24>
 80018b2:	2b08      	cmp	r3, #8
 80018b4:	d00b      	beq.n	80018ce <HAL_RCC_GetSysClockFreq+0x3a>
 80018b6:	e076      	b.n	80019a6 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80018b8:	4b44      	ldr	r3, [pc, #272]	; (80019cc <HAL_RCC_GetSysClockFreq+0x138>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2210      	movs	r2, #16
 80018be:	4013      	ands	r3, r2
 80018c0:	d002      	beq.n	80018c8 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80018c2:	4b43      	ldr	r3, [pc, #268]	; (80019d0 <HAL_RCC_GetSysClockFreq+0x13c>)
 80018c4:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80018c6:	e07c      	b.n	80019c2 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80018c8:	4b42      	ldr	r3, [pc, #264]	; (80019d4 <HAL_RCC_GetSysClockFreq+0x140>)
 80018ca:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80018cc:	e079      	b.n	80019c2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80018ce:	4b42      	ldr	r3, [pc, #264]	; (80019d8 <HAL_RCC_GetSysClockFreq+0x144>)
 80018d0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80018d2:	e076      	b.n	80019c2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80018d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018d6:	0c9a      	lsrs	r2, r3, #18
 80018d8:	230f      	movs	r3, #15
 80018da:	401a      	ands	r2, r3
 80018dc:	4b3f      	ldr	r3, [pc, #252]	; (80019dc <HAL_RCC_GetSysClockFreq+0x148>)
 80018de:	5c9b      	ldrb	r3, [r3, r2]
 80018e0:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80018e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018e4:	0d9a      	lsrs	r2, r3, #22
 80018e6:	2303      	movs	r3, #3
 80018e8:	4013      	ands	r3, r2
 80018ea:	3301      	adds	r3, #1
 80018ec:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018ee:	4b37      	ldr	r3, [pc, #220]	; (80019cc <HAL_RCC_GetSysClockFreq+0x138>)
 80018f0:	68da      	ldr	r2, [r3, #12]
 80018f2:	2380      	movs	r3, #128	; 0x80
 80018f4:	025b      	lsls	r3, r3, #9
 80018f6:	4013      	ands	r3, r2
 80018f8:	d01a      	beq.n	8001930 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80018fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018fc:	61bb      	str	r3, [r7, #24]
 80018fe:	2300      	movs	r3, #0
 8001900:	61fb      	str	r3, [r7, #28]
 8001902:	4a35      	ldr	r2, [pc, #212]	; (80019d8 <HAL_RCC_GetSysClockFreq+0x144>)
 8001904:	2300      	movs	r3, #0
 8001906:	69b8      	ldr	r0, [r7, #24]
 8001908:	69f9      	ldr	r1, [r7, #28]
 800190a:	f7fe fca9 	bl	8000260 <__aeabi_lmul>
 800190e:	0002      	movs	r2, r0
 8001910:	000b      	movs	r3, r1
 8001912:	0010      	movs	r0, r2
 8001914:	0019      	movs	r1, r3
 8001916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001918:	613b      	str	r3, [r7, #16]
 800191a:	2300      	movs	r3, #0
 800191c:	617b      	str	r3, [r7, #20]
 800191e:	693a      	ldr	r2, [r7, #16]
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	f7fe fc7d 	bl	8000220 <__aeabi_uldivmod>
 8001926:	0002      	movs	r2, r0
 8001928:	000b      	movs	r3, r1
 800192a:	0013      	movs	r3, r2
 800192c:	637b      	str	r3, [r7, #52]	; 0x34
 800192e:	e037      	b.n	80019a0 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001930:	4b26      	ldr	r3, [pc, #152]	; (80019cc <HAL_RCC_GetSysClockFreq+0x138>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2210      	movs	r2, #16
 8001936:	4013      	ands	r3, r2
 8001938:	d01a      	beq.n	8001970 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800193a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800193c:	60bb      	str	r3, [r7, #8]
 800193e:	2300      	movs	r3, #0
 8001940:	60fb      	str	r3, [r7, #12]
 8001942:	4a23      	ldr	r2, [pc, #140]	; (80019d0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001944:	2300      	movs	r3, #0
 8001946:	68b8      	ldr	r0, [r7, #8]
 8001948:	68f9      	ldr	r1, [r7, #12]
 800194a:	f7fe fc89 	bl	8000260 <__aeabi_lmul>
 800194e:	0002      	movs	r2, r0
 8001950:	000b      	movs	r3, r1
 8001952:	0010      	movs	r0, r2
 8001954:	0019      	movs	r1, r3
 8001956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001958:	603b      	str	r3, [r7, #0]
 800195a:	2300      	movs	r3, #0
 800195c:	607b      	str	r3, [r7, #4]
 800195e:	683a      	ldr	r2, [r7, #0]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f7fe fc5d 	bl	8000220 <__aeabi_uldivmod>
 8001966:	0002      	movs	r2, r0
 8001968:	000b      	movs	r3, r1
 800196a:	0013      	movs	r3, r2
 800196c:	637b      	str	r3, [r7, #52]	; 0x34
 800196e:	e017      	b.n	80019a0 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001972:	0018      	movs	r0, r3
 8001974:	2300      	movs	r3, #0
 8001976:	0019      	movs	r1, r3
 8001978:	4a16      	ldr	r2, [pc, #88]	; (80019d4 <HAL_RCC_GetSysClockFreq+0x140>)
 800197a:	2300      	movs	r3, #0
 800197c:	f7fe fc70 	bl	8000260 <__aeabi_lmul>
 8001980:	0002      	movs	r2, r0
 8001982:	000b      	movs	r3, r1
 8001984:	0010      	movs	r0, r2
 8001986:	0019      	movs	r1, r3
 8001988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800198a:	001c      	movs	r4, r3
 800198c:	2300      	movs	r3, #0
 800198e:	001d      	movs	r5, r3
 8001990:	0022      	movs	r2, r4
 8001992:	002b      	movs	r3, r5
 8001994:	f7fe fc44 	bl	8000220 <__aeabi_uldivmod>
 8001998:	0002      	movs	r2, r0
 800199a:	000b      	movs	r3, r1
 800199c:	0013      	movs	r3, r2
 800199e:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80019a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019a2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80019a4:	e00d      	b.n	80019c2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80019a6:	4b09      	ldr	r3, [pc, #36]	; (80019cc <HAL_RCC_GetSysClockFreq+0x138>)
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	0b5b      	lsrs	r3, r3, #13
 80019ac:	2207      	movs	r2, #7
 80019ae:	4013      	ands	r3, r2
 80019b0:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80019b2:	6a3b      	ldr	r3, [r7, #32]
 80019b4:	3301      	adds	r3, #1
 80019b6:	2280      	movs	r2, #128	; 0x80
 80019b8:	0212      	lsls	r2, r2, #8
 80019ba:	409a      	lsls	r2, r3
 80019bc:	0013      	movs	r3, r2
 80019be:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80019c0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80019c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80019c4:	0018      	movs	r0, r3
 80019c6:	46bd      	mov	sp, r7
 80019c8:	b00e      	add	sp, #56	; 0x38
 80019ca:	bdb0      	pop	{r4, r5, r7, pc}
 80019cc:	40021000 	.word	0x40021000
 80019d0:	003d0900 	.word	0x003d0900
 80019d4:	00f42400 	.word	0x00f42400
 80019d8:	007a1200 	.word	0x007a1200
 80019dc:	080026bc 	.word	0x080026bc

080019e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019e4:	4b02      	ldr	r3, [pc, #8]	; (80019f0 <HAL_RCC_GetHCLKFreq+0x10>)
 80019e6:	681b      	ldr	r3, [r3, #0]
}
 80019e8:	0018      	movs	r0, r3
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	46c0      	nop			; (mov r8, r8)
 80019f0:	20000000 	.word	0x20000000

080019f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80019f8:	f7ff fff2 	bl	80019e0 <HAL_RCC_GetHCLKFreq>
 80019fc:	0001      	movs	r1, r0
 80019fe:	4b06      	ldr	r3, [pc, #24]	; (8001a18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a00:	68db      	ldr	r3, [r3, #12]
 8001a02:	0a1b      	lsrs	r3, r3, #8
 8001a04:	2207      	movs	r2, #7
 8001a06:	4013      	ands	r3, r2
 8001a08:	4a04      	ldr	r2, [pc, #16]	; (8001a1c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001a0a:	5cd3      	ldrb	r3, [r2, r3]
 8001a0c:	40d9      	lsrs	r1, r3
 8001a0e:	000b      	movs	r3, r1
}
 8001a10:	0018      	movs	r0, r3
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	46c0      	nop			; (mov r8, r8)
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	080026b4 	.word	0x080026b4

08001a20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a24:	f7ff ffdc 	bl	80019e0 <HAL_RCC_GetHCLKFreq>
 8001a28:	0001      	movs	r1, r0
 8001a2a:	4b06      	ldr	r3, [pc, #24]	; (8001a44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a2c:	68db      	ldr	r3, [r3, #12]
 8001a2e:	0adb      	lsrs	r3, r3, #11
 8001a30:	2207      	movs	r2, #7
 8001a32:	4013      	ands	r3, r2
 8001a34:	4a04      	ldr	r2, [pc, #16]	; (8001a48 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001a36:	5cd3      	ldrb	r3, [r2, r3]
 8001a38:	40d9      	lsrs	r1, r3
 8001a3a:	000b      	movs	r3, r1
}
 8001a3c:	0018      	movs	r0, r3
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	46c0      	nop			; (mov r8, r8)
 8001a44:	40021000 	.word	0x40021000
 8001a48:	080026b4 	.word	0x080026b4

08001a4c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b086      	sub	sp, #24
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001a54:	2017      	movs	r0, #23
 8001a56:	183b      	adds	r3, r7, r0
 8001a58:	2200      	movs	r2, #0
 8001a5a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	2220      	movs	r2, #32
 8001a62:	4013      	ands	r3, r2
 8001a64:	d100      	bne.n	8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8001a66:	e0c7      	b.n	8001bf8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a68:	4b84      	ldr	r3, [pc, #528]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001a6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001a6c:	2380      	movs	r3, #128	; 0x80
 8001a6e:	055b      	lsls	r3, r3, #21
 8001a70:	4013      	ands	r3, r2
 8001a72:	d109      	bne.n	8001a88 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a74:	4b81      	ldr	r3, [pc, #516]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001a76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001a78:	4b80      	ldr	r3, [pc, #512]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001a7a:	2180      	movs	r1, #128	; 0x80
 8001a7c:	0549      	lsls	r1, r1, #21
 8001a7e:	430a      	orrs	r2, r1
 8001a80:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001a82:	183b      	adds	r3, r7, r0
 8001a84:	2201      	movs	r2, #1
 8001a86:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a88:	4b7d      	ldr	r3, [pc, #500]	; (8001c80 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	2380      	movs	r3, #128	; 0x80
 8001a8e:	005b      	lsls	r3, r3, #1
 8001a90:	4013      	ands	r3, r2
 8001a92:	d11a      	bne.n	8001aca <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a94:	4b7a      	ldr	r3, [pc, #488]	; (8001c80 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	4b79      	ldr	r3, [pc, #484]	; (8001c80 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001a9a:	2180      	movs	r1, #128	; 0x80
 8001a9c:	0049      	lsls	r1, r1, #1
 8001a9e:	430a      	orrs	r2, r1
 8001aa0:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001aa2:	f7fe fff7 	bl	8000a94 <HAL_GetTick>
 8001aa6:	0003      	movs	r3, r0
 8001aa8:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aaa:	e008      	b.n	8001abe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001aac:	f7fe fff2 	bl	8000a94 <HAL_GetTick>
 8001ab0:	0002      	movs	r2, r0
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	2b64      	cmp	r3, #100	; 0x64
 8001ab8:	d901      	bls.n	8001abe <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8001aba:	2303      	movs	r3, #3
 8001abc:	e0d9      	b.n	8001c72 <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001abe:	4b70      	ldr	r3, [pc, #448]	; (8001c80 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	2380      	movs	r3, #128	; 0x80
 8001ac4:	005b      	lsls	r3, r3, #1
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	d0f0      	beq.n	8001aac <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001aca:	4b6c      	ldr	r3, [pc, #432]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	23c0      	movs	r3, #192	; 0xc0
 8001ad0:	039b      	lsls	r3, r3, #14
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	685a      	ldr	r2, [r3, #4]
 8001ada:	23c0      	movs	r3, #192	; 0xc0
 8001adc:	039b      	lsls	r3, r3, #14
 8001ade:	4013      	ands	r3, r2
 8001ae0:	68fa      	ldr	r2, [r7, #12]
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d013      	beq.n	8001b0e <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	685a      	ldr	r2, [r3, #4]
 8001aea:	23c0      	movs	r3, #192	; 0xc0
 8001aec:	029b      	lsls	r3, r3, #10
 8001aee:	401a      	ands	r2, r3
 8001af0:	23c0      	movs	r3, #192	; 0xc0
 8001af2:	029b      	lsls	r3, r3, #10
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d10a      	bne.n	8001b0e <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001af8:	4b60      	ldr	r3, [pc, #384]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	2380      	movs	r3, #128	; 0x80
 8001afe:	029b      	lsls	r3, r3, #10
 8001b00:	401a      	ands	r2, r3
 8001b02:	2380      	movs	r3, #128	; 0x80
 8001b04:	029b      	lsls	r3, r3, #10
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d101      	bne.n	8001b0e <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e0b1      	b.n	8001c72 <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001b0e:	4b5b      	ldr	r3, [pc, #364]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b10:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b12:	23c0      	movs	r3, #192	; 0xc0
 8001b14:	029b      	lsls	r3, r3, #10
 8001b16:	4013      	ands	r3, r2
 8001b18:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d03b      	beq.n	8001b98 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	685a      	ldr	r2, [r3, #4]
 8001b24:	23c0      	movs	r3, #192	; 0xc0
 8001b26:	029b      	lsls	r3, r3, #10
 8001b28:	4013      	ands	r3, r2
 8001b2a:	68fa      	ldr	r2, [r7, #12]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d033      	beq.n	8001b98 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2220      	movs	r2, #32
 8001b36:	4013      	ands	r3, r2
 8001b38:	d02e      	beq.n	8001b98 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001b3a:	4b50      	ldr	r3, [pc, #320]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b3e:	4a51      	ldr	r2, [pc, #324]	; (8001c84 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8001b40:	4013      	ands	r3, r2
 8001b42:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b44:	4b4d      	ldr	r3, [pc, #308]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b46:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b48:	4b4c      	ldr	r3, [pc, #304]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b4a:	2180      	movs	r1, #128	; 0x80
 8001b4c:	0309      	lsls	r1, r1, #12
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b52:	4b4a      	ldr	r3, [pc, #296]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b54:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b56:	4b49      	ldr	r3, [pc, #292]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b58:	494b      	ldr	r1, [pc, #300]	; (8001c88 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8001b5a:	400a      	ands	r2, r1
 8001b5c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001b5e:	4b47      	ldr	r3, [pc, #284]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b60:	68fa      	ldr	r2, [r7, #12]
 8001b62:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001b64:	68fa      	ldr	r2, [r7, #12]
 8001b66:	2380      	movs	r3, #128	; 0x80
 8001b68:	005b      	lsls	r3, r3, #1
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	d014      	beq.n	8001b98 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b6e:	f7fe ff91 	bl	8000a94 <HAL_GetTick>
 8001b72:	0003      	movs	r3, r0
 8001b74:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001b76:	e009      	b.n	8001b8c <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b78:	f7fe ff8c 	bl	8000a94 <HAL_GetTick>
 8001b7c:	0002      	movs	r2, r0
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	4a42      	ldr	r2, [pc, #264]	; (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d901      	bls.n	8001b8c <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	e072      	b.n	8001c72 <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001b8c:	4b3b      	ldr	r3, [pc, #236]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b8e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b90:	2380      	movs	r3, #128	; 0x80
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	4013      	ands	r3, r2
 8001b96:	d0ef      	beq.n	8001b78 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2220      	movs	r2, #32
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	d01f      	beq.n	8001be2 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	685a      	ldr	r2, [r3, #4]
 8001ba6:	23c0      	movs	r3, #192	; 0xc0
 8001ba8:	029b      	lsls	r3, r3, #10
 8001baa:	401a      	ands	r2, r3
 8001bac:	23c0      	movs	r3, #192	; 0xc0
 8001bae:	029b      	lsls	r3, r3, #10
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d10c      	bne.n	8001bce <HAL_RCCEx_PeriphCLKConfig+0x182>
 8001bb4:	4b31      	ldr	r3, [pc, #196]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a35      	ldr	r2, [pc, #212]	; (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001bba:	4013      	ands	r3, r2
 8001bbc:	0019      	movs	r1, r3
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685a      	ldr	r2, [r3, #4]
 8001bc2:	23c0      	movs	r3, #192	; 0xc0
 8001bc4:	039b      	lsls	r3, r3, #14
 8001bc6:	401a      	ands	r2, r3
 8001bc8:	4b2c      	ldr	r3, [pc, #176]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	601a      	str	r2, [r3, #0]
 8001bce:	4b2b      	ldr	r3, [pc, #172]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001bd0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	685a      	ldr	r2, [r3, #4]
 8001bd6:	23c0      	movs	r3, #192	; 0xc0
 8001bd8:	029b      	lsls	r3, r3, #10
 8001bda:	401a      	ands	r2, r3
 8001bdc:	4b27      	ldr	r3, [pc, #156]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001bde:	430a      	orrs	r2, r1
 8001be0:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001be2:	2317      	movs	r3, #23
 8001be4:	18fb      	adds	r3, r7, r3
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	2b01      	cmp	r3, #1
 8001bea:	d105      	bne.n	8001bf8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bec:	4b23      	ldr	r3, [pc, #140]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001bee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001bf0:	4b22      	ldr	r3, [pc, #136]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001bf2:	4928      	ldr	r1, [pc, #160]	; (8001c94 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001bf4:	400a      	ands	r2, r1
 8001bf6:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2202      	movs	r2, #2
 8001bfe:	4013      	ands	r3, r2
 8001c00:	d009      	beq.n	8001c16 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001c02:	4b1e      	ldr	r3, [pc, #120]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c06:	220c      	movs	r2, #12
 8001c08:	4393      	bics	r3, r2
 8001c0a:	0019      	movs	r1, r3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	689a      	ldr	r2, [r3, #8]
 8001c10:	4b1a      	ldr	r3, [pc, #104]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c12:	430a      	orrs	r2, r1
 8001c14:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	2204      	movs	r2, #4
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	d009      	beq.n	8001c34 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001c20:	4b16      	ldr	r3, [pc, #88]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c24:	4a1c      	ldr	r2, [pc, #112]	; (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001c26:	4013      	ands	r3, r2
 8001c28:	0019      	movs	r1, r3
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	68da      	ldr	r2, [r3, #12]
 8001c2e:	4b13      	ldr	r3, [pc, #76]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c30:	430a      	orrs	r2, r1
 8001c32:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2208      	movs	r2, #8
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	d009      	beq.n	8001c52 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001c3e:	4b0f      	ldr	r3, [pc, #60]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c42:	4a16      	ldr	r2, [pc, #88]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8001c44:	4013      	ands	r3, r2
 8001c46:	0019      	movs	r1, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	691a      	ldr	r2, [r3, #16]
 8001c4c:	4b0b      	ldr	r3, [pc, #44]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c4e:	430a      	orrs	r2, r1
 8001c50:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2280      	movs	r2, #128	; 0x80
 8001c58:	4013      	ands	r3, r2
 8001c5a:	d009      	beq.n	8001c70 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001c5c:	4b07      	ldr	r3, [pc, #28]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c60:	4a0f      	ldr	r2, [pc, #60]	; (8001ca0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8001c62:	4013      	ands	r3, r2
 8001c64:	0019      	movs	r1, r3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	695a      	ldr	r2, [r3, #20]
 8001c6a:	4b04      	ldr	r3, [pc, #16]	; (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c6c:	430a      	orrs	r2, r1
 8001c6e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8001c70:	2300      	movs	r3, #0
}
 8001c72:	0018      	movs	r0, r3
 8001c74:	46bd      	mov	sp, r7
 8001c76:	b006      	add	sp, #24
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	46c0      	nop			; (mov r8, r8)
 8001c7c:	40021000 	.word	0x40021000
 8001c80:	40007000 	.word	0x40007000
 8001c84:	fffcffff 	.word	0xfffcffff
 8001c88:	fff7ffff 	.word	0xfff7ffff
 8001c8c:	00001388 	.word	0x00001388
 8001c90:	ffcfffff 	.word	0xffcfffff
 8001c94:	efffffff 	.word	0xefffffff
 8001c98:	fffff3ff 	.word	0xfffff3ff
 8001c9c:	ffffcfff 	.word	0xffffcfff
 8001ca0:	fff3ffff 	.word	0xfff3ffff

08001ca4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d101      	bne.n	8001cb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e044      	b.n	8001d40 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d107      	bne.n	8001cce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2278      	movs	r2, #120	; 0x78
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	0018      	movs	r0, r3
 8001cca:	f7fe fcb1 	bl	8000630 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2224      	movs	r2, #36	; 0x24
 8001cd2:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	2101      	movs	r1, #1
 8001ce0:	438a      	bics	r2, r1
 8001ce2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	0018      	movs	r0, r3
 8001ce8:	f000 f830 	bl	8001d4c <UART_SetConfig>
 8001cec:	0003      	movs	r3, r0
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d101      	bne.n	8001cf6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e024      	b.n	8001d40 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d003      	beq.n	8001d06 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	0018      	movs	r0, r3
 8001d02:	f000 fa6d 	bl	80021e0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	685a      	ldr	r2, [r3, #4]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	490d      	ldr	r1, [pc, #52]	; (8001d48 <HAL_UART_Init+0xa4>)
 8001d12:	400a      	ands	r2, r1
 8001d14:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	689a      	ldr	r2, [r3, #8]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	212a      	movs	r1, #42	; 0x2a
 8001d22:	438a      	bics	r2, r1
 8001d24:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	2101      	movs	r1, #1
 8001d32:	430a      	orrs	r2, r1
 8001d34:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	0018      	movs	r0, r3
 8001d3a:	f000 fb05 	bl	8002348 <UART_CheckIdleState>
 8001d3e:	0003      	movs	r3, r0
}
 8001d40:	0018      	movs	r0, r3
 8001d42:	46bd      	mov	sp, r7
 8001d44:	b002      	add	sp, #8
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	ffffb7ff 	.word	0xffffb7ff

08001d4c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001d4c:	b5b0      	push	{r4, r5, r7, lr}
 8001d4e:	b08e      	sub	sp, #56	; 0x38
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001d54:	231a      	movs	r3, #26
 8001d56:	2218      	movs	r2, #24
 8001d58:	189b      	adds	r3, r3, r2
 8001d5a:	19db      	adds	r3, r3, r7
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	689a      	ldr	r2, [r3, #8]
 8001d64:	69fb      	ldr	r3, [r7, #28]
 8001d66:	691b      	ldr	r3, [r3, #16]
 8001d68:	431a      	orrs	r2, r3
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	695b      	ldr	r3, [r3, #20]
 8001d6e:	431a      	orrs	r2, r3
 8001d70:	69fb      	ldr	r3, [r7, #28]
 8001d72:	69db      	ldr	r3, [r3, #28]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001d78:	69fb      	ldr	r3, [r7, #28]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4ab4      	ldr	r2, [pc, #720]	; (8002050 <UART_SetConfig+0x304>)
 8001d80:	4013      	ands	r3, r2
 8001d82:	0019      	movs	r1, r3
 8001d84:	69fb      	ldr	r3, [r7, #28]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d8a:	430a      	orrs	r2, r1
 8001d8c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	4aaf      	ldr	r2, [pc, #700]	; (8002054 <UART_SetConfig+0x308>)
 8001d96:	4013      	ands	r3, r2
 8001d98:	0019      	movs	r1, r3
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	68da      	ldr	r2, [r3, #12]
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	430a      	orrs	r2, r1
 8001da4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	699b      	ldr	r3, [r3, #24]
 8001daa:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4aa9      	ldr	r2, [pc, #676]	; (8002058 <UART_SetConfig+0x30c>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d004      	beq.n	8001dc0 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	6a1b      	ldr	r3, [r3, #32]
 8001dba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001dc0:	69fb      	ldr	r3, [r7, #28]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	4aa5      	ldr	r2, [pc, #660]	; (800205c <UART_SetConfig+0x310>)
 8001dc8:	4013      	ands	r3, r2
 8001dca:	0019      	movs	r1, r3
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001dd2:	430a      	orrs	r2, r1
 8001dd4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4aa1      	ldr	r2, [pc, #644]	; (8002060 <UART_SetConfig+0x314>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d131      	bne.n	8001e44 <UART_SetConfig+0xf8>
 8001de0:	4ba0      	ldr	r3, [pc, #640]	; (8002064 <UART_SetConfig+0x318>)
 8001de2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001de4:	220c      	movs	r2, #12
 8001de6:	4013      	ands	r3, r2
 8001de8:	2b0c      	cmp	r3, #12
 8001dea:	d01d      	beq.n	8001e28 <UART_SetConfig+0xdc>
 8001dec:	d823      	bhi.n	8001e36 <UART_SetConfig+0xea>
 8001dee:	2b08      	cmp	r3, #8
 8001df0:	d00c      	beq.n	8001e0c <UART_SetConfig+0xc0>
 8001df2:	d820      	bhi.n	8001e36 <UART_SetConfig+0xea>
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d002      	beq.n	8001dfe <UART_SetConfig+0xb2>
 8001df8:	2b04      	cmp	r3, #4
 8001dfa:	d00e      	beq.n	8001e1a <UART_SetConfig+0xce>
 8001dfc:	e01b      	b.n	8001e36 <UART_SetConfig+0xea>
 8001dfe:	231b      	movs	r3, #27
 8001e00:	2218      	movs	r2, #24
 8001e02:	189b      	adds	r3, r3, r2
 8001e04:	19db      	adds	r3, r3, r7
 8001e06:	2200      	movs	r2, #0
 8001e08:	701a      	strb	r2, [r3, #0]
 8001e0a:	e065      	b.n	8001ed8 <UART_SetConfig+0x18c>
 8001e0c:	231b      	movs	r3, #27
 8001e0e:	2218      	movs	r2, #24
 8001e10:	189b      	adds	r3, r3, r2
 8001e12:	19db      	adds	r3, r3, r7
 8001e14:	2202      	movs	r2, #2
 8001e16:	701a      	strb	r2, [r3, #0]
 8001e18:	e05e      	b.n	8001ed8 <UART_SetConfig+0x18c>
 8001e1a:	231b      	movs	r3, #27
 8001e1c:	2218      	movs	r2, #24
 8001e1e:	189b      	adds	r3, r3, r2
 8001e20:	19db      	adds	r3, r3, r7
 8001e22:	2204      	movs	r2, #4
 8001e24:	701a      	strb	r2, [r3, #0]
 8001e26:	e057      	b.n	8001ed8 <UART_SetConfig+0x18c>
 8001e28:	231b      	movs	r3, #27
 8001e2a:	2218      	movs	r2, #24
 8001e2c:	189b      	adds	r3, r3, r2
 8001e2e:	19db      	adds	r3, r3, r7
 8001e30:	2208      	movs	r2, #8
 8001e32:	701a      	strb	r2, [r3, #0]
 8001e34:	e050      	b.n	8001ed8 <UART_SetConfig+0x18c>
 8001e36:	231b      	movs	r3, #27
 8001e38:	2218      	movs	r2, #24
 8001e3a:	189b      	adds	r3, r3, r2
 8001e3c:	19db      	adds	r3, r3, r7
 8001e3e:	2210      	movs	r2, #16
 8001e40:	701a      	strb	r2, [r3, #0]
 8001e42:	e049      	b.n	8001ed8 <UART_SetConfig+0x18c>
 8001e44:	69fb      	ldr	r3, [r7, #28]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a83      	ldr	r2, [pc, #524]	; (8002058 <UART_SetConfig+0x30c>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d13e      	bne.n	8001ecc <UART_SetConfig+0x180>
 8001e4e:	4b85      	ldr	r3, [pc, #532]	; (8002064 <UART_SetConfig+0x318>)
 8001e50:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001e52:	23c0      	movs	r3, #192	; 0xc0
 8001e54:	011b      	lsls	r3, r3, #4
 8001e56:	4013      	ands	r3, r2
 8001e58:	22c0      	movs	r2, #192	; 0xc0
 8001e5a:	0112      	lsls	r2, r2, #4
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d027      	beq.n	8001eb0 <UART_SetConfig+0x164>
 8001e60:	22c0      	movs	r2, #192	; 0xc0
 8001e62:	0112      	lsls	r2, r2, #4
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d82a      	bhi.n	8001ebe <UART_SetConfig+0x172>
 8001e68:	2280      	movs	r2, #128	; 0x80
 8001e6a:	0112      	lsls	r2, r2, #4
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d011      	beq.n	8001e94 <UART_SetConfig+0x148>
 8001e70:	2280      	movs	r2, #128	; 0x80
 8001e72:	0112      	lsls	r2, r2, #4
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d822      	bhi.n	8001ebe <UART_SetConfig+0x172>
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d004      	beq.n	8001e86 <UART_SetConfig+0x13a>
 8001e7c:	2280      	movs	r2, #128	; 0x80
 8001e7e:	00d2      	lsls	r2, r2, #3
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d00e      	beq.n	8001ea2 <UART_SetConfig+0x156>
 8001e84:	e01b      	b.n	8001ebe <UART_SetConfig+0x172>
 8001e86:	231b      	movs	r3, #27
 8001e88:	2218      	movs	r2, #24
 8001e8a:	189b      	adds	r3, r3, r2
 8001e8c:	19db      	adds	r3, r3, r7
 8001e8e:	2200      	movs	r2, #0
 8001e90:	701a      	strb	r2, [r3, #0]
 8001e92:	e021      	b.n	8001ed8 <UART_SetConfig+0x18c>
 8001e94:	231b      	movs	r3, #27
 8001e96:	2218      	movs	r2, #24
 8001e98:	189b      	adds	r3, r3, r2
 8001e9a:	19db      	adds	r3, r3, r7
 8001e9c:	2202      	movs	r2, #2
 8001e9e:	701a      	strb	r2, [r3, #0]
 8001ea0:	e01a      	b.n	8001ed8 <UART_SetConfig+0x18c>
 8001ea2:	231b      	movs	r3, #27
 8001ea4:	2218      	movs	r2, #24
 8001ea6:	189b      	adds	r3, r3, r2
 8001ea8:	19db      	adds	r3, r3, r7
 8001eaa:	2204      	movs	r2, #4
 8001eac:	701a      	strb	r2, [r3, #0]
 8001eae:	e013      	b.n	8001ed8 <UART_SetConfig+0x18c>
 8001eb0:	231b      	movs	r3, #27
 8001eb2:	2218      	movs	r2, #24
 8001eb4:	189b      	adds	r3, r3, r2
 8001eb6:	19db      	adds	r3, r3, r7
 8001eb8:	2208      	movs	r2, #8
 8001eba:	701a      	strb	r2, [r3, #0]
 8001ebc:	e00c      	b.n	8001ed8 <UART_SetConfig+0x18c>
 8001ebe:	231b      	movs	r3, #27
 8001ec0:	2218      	movs	r2, #24
 8001ec2:	189b      	adds	r3, r3, r2
 8001ec4:	19db      	adds	r3, r3, r7
 8001ec6:	2210      	movs	r2, #16
 8001ec8:	701a      	strb	r2, [r3, #0]
 8001eca:	e005      	b.n	8001ed8 <UART_SetConfig+0x18c>
 8001ecc:	231b      	movs	r3, #27
 8001ece:	2218      	movs	r2, #24
 8001ed0:	189b      	adds	r3, r3, r2
 8001ed2:	19db      	adds	r3, r3, r7
 8001ed4:	2210      	movs	r2, #16
 8001ed6:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a5e      	ldr	r2, [pc, #376]	; (8002058 <UART_SetConfig+0x30c>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d000      	beq.n	8001ee4 <UART_SetConfig+0x198>
 8001ee2:	e084      	b.n	8001fee <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8001ee4:	231b      	movs	r3, #27
 8001ee6:	2218      	movs	r2, #24
 8001ee8:	189b      	adds	r3, r3, r2
 8001eea:	19db      	adds	r3, r3, r7
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	2b08      	cmp	r3, #8
 8001ef0:	d01d      	beq.n	8001f2e <UART_SetConfig+0x1e2>
 8001ef2:	dc20      	bgt.n	8001f36 <UART_SetConfig+0x1ea>
 8001ef4:	2b04      	cmp	r3, #4
 8001ef6:	d015      	beq.n	8001f24 <UART_SetConfig+0x1d8>
 8001ef8:	dc1d      	bgt.n	8001f36 <UART_SetConfig+0x1ea>
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d002      	beq.n	8001f04 <UART_SetConfig+0x1b8>
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d005      	beq.n	8001f0e <UART_SetConfig+0x1c2>
 8001f02:	e018      	b.n	8001f36 <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001f04:	f7ff fd76 	bl	80019f4 <HAL_RCC_GetPCLK1Freq>
 8001f08:	0003      	movs	r3, r0
 8001f0a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8001f0c:	e01c      	b.n	8001f48 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001f0e:	4b55      	ldr	r3, [pc, #340]	; (8002064 <UART_SetConfig+0x318>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	2210      	movs	r2, #16
 8001f14:	4013      	ands	r3, r2
 8001f16:	d002      	beq.n	8001f1e <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8001f18:	4b53      	ldr	r3, [pc, #332]	; (8002068 <UART_SetConfig+0x31c>)
 8001f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8001f1c:	e014      	b.n	8001f48 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 8001f1e:	4b53      	ldr	r3, [pc, #332]	; (800206c <UART_SetConfig+0x320>)
 8001f20:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8001f22:	e011      	b.n	8001f48 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001f24:	f7ff fcb6 	bl	8001894 <HAL_RCC_GetSysClockFreq>
 8001f28:	0003      	movs	r3, r0
 8001f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8001f2c:	e00c      	b.n	8001f48 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001f2e:	2380      	movs	r3, #128	; 0x80
 8001f30:	021b      	lsls	r3, r3, #8
 8001f32:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8001f34:	e008      	b.n	8001f48 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 8001f36:	2300      	movs	r3, #0
 8001f38:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8001f3a:	231a      	movs	r3, #26
 8001f3c:	2218      	movs	r2, #24
 8001f3e:	189b      	adds	r3, r3, r2
 8001f40:	19db      	adds	r3, r3, r7
 8001f42:	2201      	movs	r2, #1
 8001f44:	701a      	strb	r2, [r3, #0]
        break;
 8001f46:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8001f48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d100      	bne.n	8001f50 <UART_SetConfig+0x204>
 8001f4e:	e12f      	b.n	80021b0 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	685a      	ldr	r2, [r3, #4]
 8001f54:	0013      	movs	r3, r2
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	189b      	adds	r3, r3, r2
 8001f5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d305      	bcc.n	8001f6c <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8001f60:	69fb      	ldr	r3, [r7, #28]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8001f66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d906      	bls.n	8001f7a <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 8001f6c:	231a      	movs	r3, #26
 8001f6e:	2218      	movs	r2, #24
 8001f70:	189b      	adds	r3, r3, r2
 8001f72:	19db      	adds	r3, r3, r7
 8001f74:	2201      	movs	r2, #1
 8001f76:	701a      	strb	r2, [r3, #0]
 8001f78:	e11a      	b.n	80021b0 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8001f7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f7c:	613b      	str	r3, [r7, #16]
 8001f7e:	2300      	movs	r3, #0
 8001f80:	617b      	str	r3, [r7, #20]
 8001f82:	6939      	ldr	r1, [r7, #16]
 8001f84:	697a      	ldr	r2, [r7, #20]
 8001f86:	000b      	movs	r3, r1
 8001f88:	0e1b      	lsrs	r3, r3, #24
 8001f8a:	0010      	movs	r0, r2
 8001f8c:	0205      	lsls	r5, r0, #8
 8001f8e:	431d      	orrs	r5, r3
 8001f90:	000b      	movs	r3, r1
 8001f92:	021c      	lsls	r4, r3, #8
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	085b      	lsrs	r3, r3, #1
 8001f9a:	60bb      	str	r3, [r7, #8]
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	60fb      	str	r3, [r7, #12]
 8001fa0:	68b8      	ldr	r0, [r7, #8]
 8001fa2:	68f9      	ldr	r1, [r7, #12]
 8001fa4:	1900      	adds	r0, r0, r4
 8001fa6:	4169      	adcs	r1, r5
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	603b      	str	r3, [r7, #0]
 8001fae:	2300      	movs	r3, #0
 8001fb0:	607b      	str	r3, [r7, #4]
 8001fb2:	683a      	ldr	r2, [r7, #0]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f7fe f933 	bl	8000220 <__aeabi_uldivmod>
 8001fba:	0002      	movs	r2, r0
 8001fbc:	000b      	movs	r3, r1
 8001fbe:	0013      	movs	r3, r2
 8001fc0:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001fc2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001fc4:	23c0      	movs	r3, #192	; 0xc0
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d309      	bcc.n	8001fe0 <UART_SetConfig+0x294>
 8001fcc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001fce:	2380      	movs	r3, #128	; 0x80
 8001fd0:	035b      	lsls	r3, r3, #13
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	d204      	bcs.n	8001fe0 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001fdc:	60da      	str	r2, [r3, #12]
 8001fde:	e0e7      	b.n	80021b0 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8001fe0:	231a      	movs	r3, #26
 8001fe2:	2218      	movs	r2, #24
 8001fe4:	189b      	adds	r3, r3, r2
 8001fe6:	19db      	adds	r3, r3, r7
 8001fe8:	2201      	movs	r2, #1
 8001fea:	701a      	strb	r2, [r3, #0]
 8001fec:	e0e0      	b.n	80021b0 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001fee:	69fb      	ldr	r3, [r7, #28]
 8001ff0:	69da      	ldr	r2, [r3, #28]
 8001ff2:	2380      	movs	r3, #128	; 0x80
 8001ff4:	021b      	lsls	r3, r3, #8
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d000      	beq.n	8001ffc <UART_SetConfig+0x2b0>
 8001ffa:	e082      	b.n	8002102 <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8001ffc:	231b      	movs	r3, #27
 8001ffe:	2218      	movs	r2, #24
 8002000:	189b      	adds	r3, r3, r2
 8002002:	19db      	adds	r3, r3, r7
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	2b08      	cmp	r3, #8
 8002008:	d834      	bhi.n	8002074 <UART_SetConfig+0x328>
 800200a:	009a      	lsls	r2, r3, #2
 800200c:	4b18      	ldr	r3, [pc, #96]	; (8002070 <UART_SetConfig+0x324>)
 800200e:	18d3      	adds	r3, r2, r3
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002014:	f7ff fcee 	bl	80019f4 <HAL_RCC_GetPCLK1Freq>
 8002018:	0003      	movs	r3, r0
 800201a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800201c:	e033      	b.n	8002086 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800201e:	f7ff fcff 	bl	8001a20 <HAL_RCC_GetPCLK2Freq>
 8002022:	0003      	movs	r3, r0
 8002024:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002026:	e02e      	b.n	8002086 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002028:	4b0e      	ldr	r3, [pc, #56]	; (8002064 <UART_SetConfig+0x318>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2210      	movs	r2, #16
 800202e:	4013      	ands	r3, r2
 8002030:	d002      	beq.n	8002038 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002032:	4b0d      	ldr	r3, [pc, #52]	; (8002068 <UART_SetConfig+0x31c>)
 8002034:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002036:	e026      	b.n	8002086 <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 8002038:	4b0c      	ldr	r3, [pc, #48]	; (800206c <UART_SetConfig+0x320>)
 800203a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800203c:	e023      	b.n	8002086 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800203e:	f7ff fc29 	bl	8001894 <HAL_RCC_GetSysClockFreq>
 8002042:	0003      	movs	r3, r0
 8002044:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002046:	e01e      	b.n	8002086 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002048:	2380      	movs	r3, #128	; 0x80
 800204a:	021b      	lsls	r3, r3, #8
 800204c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800204e:	e01a      	b.n	8002086 <UART_SetConfig+0x33a>
 8002050:	efff69f3 	.word	0xefff69f3
 8002054:	ffffcfff 	.word	0xffffcfff
 8002058:	40004800 	.word	0x40004800
 800205c:	fffff4ff 	.word	0xfffff4ff
 8002060:	40004400 	.word	0x40004400
 8002064:	40021000 	.word	0x40021000
 8002068:	003d0900 	.word	0x003d0900
 800206c:	00f42400 	.word	0x00f42400
 8002070:	080026c8 	.word	0x080026c8
      default:
        pclk = 0U;
 8002074:	2300      	movs	r3, #0
 8002076:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002078:	231a      	movs	r3, #26
 800207a:	2218      	movs	r2, #24
 800207c:	189b      	adds	r3, r3, r2
 800207e:	19db      	adds	r3, r3, r7
 8002080:	2201      	movs	r2, #1
 8002082:	701a      	strb	r2, [r3, #0]
        break;
 8002084:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002088:	2b00      	cmp	r3, #0
 800208a:	d100      	bne.n	800208e <UART_SetConfig+0x342>
 800208c:	e090      	b.n	80021b0 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800208e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002090:	005a      	lsls	r2, r3, #1
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	085b      	lsrs	r3, r3, #1
 8002098:	18d2      	adds	r2, r2, r3
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	0019      	movs	r1, r3
 80020a0:	0010      	movs	r0, r2
 80020a2:	f7fe f831 	bl	8000108 <__udivsi3>
 80020a6:	0003      	movs	r3, r0
 80020a8:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80020aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020ac:	2b0f      	cmp	r3, #15
 80020ae:	d921      	bls.n	80020f4 <UART_SetConfig+0x3a8>
 80020b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80020b2:	2380      	movs	r3, #128	; 0x80
 80020b4:	025b      	lsls	r3, r3, #9
 80020b6:	429a      	cmp	r2, r3
 80020b8:	d21c      	bcs.n	80020f4 <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80020ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020bc:	b29a      	uxth	r2, r3
 80020be:	200e      	movs	r0, #14
 80020c0:	2418      	movs	r4, #24
 80020c2:	1903      	adds	r3, r0, r4
 80020c4:	19db      	adds	r3, r3, r7
 80020c6:	210f      	movs	r1, #15
 80020c8:	438a      	bics	r2, r1
 80020ca:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80020cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020ce:	085b      	lsrs	r3, r3, #1
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	2207      	movs	r2, #7
 80020d4:	4013      	ands	r3, r2
 80020d6:	b299      	uxth	r1, r3
 80020d8:	1903      	adds	r3, r0, r4
 80020da:	19db      	adds	r3, r3, r7
 80020dc:	1902      	adds	r2, r0, r4
 80020de:	19d2      	adds	r2, r2, r7
 80020e0:	8812      	ldrh	r2, [r2, #0]
 80020e2:	430a      	orrs	r2, r1
 80020e4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	1902      	adds	r2, r0, r4
 80020ec:	19d2      	adds	r2, r2, r7
 80020ee:	8812      	ldrh	r2, [r2, #0]
 80020f0:	60da      	str	r2, [r3, #12]
 80020f2:	e05d      	b.n	80021b0 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 80020f4:	231a      	movs	r3, #26
 80020f6:	2218      	movs	r2, #24
 80020f8:	189b      	adds	r3, r3, r2
 80020fa:	19db      	adds	r3, r3, r7
 80020fc:	2201      	movs	r2, #1
 80020fe:	701a      	strb	r2, [r3, #0]
 8002100:	e056      	b.n	80021b0 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002102:	231b      	movs	r3, #27
 8002104:	2218      	movs	r2, #24
 8002106:	189b      	adds	r3, r3, r2
 8002108:	19db      	adds	r3, r3, r7
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	2b08      	cmp	r3, #8
 800210e:	d822      	bhi.n	8002156 <UART_SetConfig+0x40a>
 8002110:	009a      	lsls	r2, r3, #2
 8002112:	4b2f      	ldr	r3, [pc, #188]	; (80021d0 <UART_SetConfig+0x484>)
 8002114:	18d3      	adds	r3, r2, r3
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800211a:	f7ff fc6b 	bl	80019f4 <HAL_RCC_GetPCLK1Freq>
 800211e:	0003      	movs	r3, r0
 8002120:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002122:	e021      	b.n	8002168 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002124:	f7ff fc7c 	bl	8001a20 <HAL_RCC_GetPCLK2Freq>
 8002128:	0003      	movs	r3, r0
 800212a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800212c:	e01c      	b.n	8002168 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800212e:	4b29      	ldr	r3, [pc, #164]	; (80021d4 <UART_SetConfig+0x488>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	2210      	movs	r2, #16
 8002134:	4013      	ands	r3, r2
 8002136:	d002      	beq.n	800213e <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002138:	4b27      	ldr	r3, [pc, #156]	; (80021d8 <UART_SetConfig+0x48c>)
 800213a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800213c:	e014      	b.n	8002168 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 800213e:	4b27      	ldr	r3, [pc, #156]	; (80021dc <UART_SetConfig+0x490>)
 8002140:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002142:	e011      	b.n	8002168 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002144:	f7ff fba6 	bl	8001894 <HAL_RCC_GetSysClockFreq>
 8002148:	0003      	movs	r3, r0
 800214a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800214c:	e00c      	b.n	8002168 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800214e:	2380      	movs	r3, #128	; 0x80
 8002150:	021b      	lsls	r3, r3, #8
 8002152:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002154:	e008      	b.n	8002168 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 8002156:	2300      	movs	r3, #0
 8002158:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800215a:	231a      	movs	r3, #26
 800215c:	2218      	movs	r2, #24
 800215e:	189b      	adds	r3, r3, r2
 8002160:	19db      	adds	r3, r3, r7
 8002162:	2201      	movs	r2, #1
 8002164:	701a      	strb	r2, [r3, #0]
        break;
 8002166:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800216a:	2b00      	cmp	r3, #0
 800216c:	d020      	beq.n	80021b0 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	085a      	lsrs	r2, r3, #1
 8002174:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002176:	18d2      	adds	r2, r2, r3
 8002178:	69fb      	ldr	r3, [r7, #28]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	0019      	movs	r1, r3
 800217e:	0010      	movs	r0, r2
 8002180:	f7fd ffc2 	bl	8000108 <__udivsi3>
 8002184:	0003      	movs	r3, r0
 8002186:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800218a:	2b0f      	cmp	r3, #15
 800218c:	d90a      	bls.n	80021a4 <UART_SetConfig+0x458>
 800218e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002190:	2380      	movs	r3, #128	; 0x80
 8002192:	025b      	lsls	r3, r3, #9
 8002194:	429a      	cmp	r2, r3
 8002196:	d205      	bcs.n	80021a4 <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800219a:	b29a      	uxth	r2, r3
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	60da      	str	r2, [r3, #12]
 80021a2:	e005      	b.n	80021b0 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 80021a4:	231a      	movs	r3, #26
 80021a6:	2218      	movs	r2, #24
 80021a8:	189b      	adds	r3, r3, r2
 80021aa:	19db      	adds	r3, r3, r7
 80021ac:	2201      	movs	r2, #1
 80021ae:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	2200      	movs	r2, #0
 80021b4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	2200      	movs	r2, #0
 80021ba:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80021bc:	231a      	movs	r3, #26
 80021be:	2218      	movs	r2, #24
 80021c0:	189b      	adds	r3, r3, r2
 80021c2:	19db      	adds	r3, r3, r7
 80021c4:	781b      	ldrb	r3, [r3, #0]
}
 80021c6:	0018      	movs	r0, r3
 80021c8:	46bd      	mov	sp, r7
 80021ca:	b00e      	add	sp, #56	; 0x38
 80021cc:	bdb0      	pop	{r4, r5, r7, pc}
 80021ce:	46c0      	nop			; (mov r8, r8)
 80021d0:	080026ec 	.word	0x080026ec
 80021d4:	40021000 	.word	0x40021000
 80021d8:	003d0900 	.word	0x003d0900
 80021dc:	00f42400 	.word	0x00f42400

080021e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ec:	2201      	movs	r2, #1
 80021ee:	4013      	ands	r3, r2
 80021f0:	d00b      	beq.n	800220a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	4a4a      	ldr	r2, [pc, #296]	; (8002324 <UART_AdvFeatureConfig+0x144>)
 80021fa:	4013      	ands	r3, r2
 80021fc:	0019      	movs	r1, r3
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	430a      	orrs	r2, r1
 8002208:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800220e:	2202      	movs	r2, #2
 8002210:	4013      	ands	r3, r2
 8002212:	d00b      	beq.n	800222c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	4a43      	ldr	r2, [pc, #268]	; (8002328 <UART_AdvFeatureConfig+0x148>)
 800221c:	4013      	ands	r3, r2
 800221e:	0019      	movs	r1, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	430a      	orrs	r2, r1
 800222a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002230:	2204      	movs	r2, #4
 8002232:	4013      	ands	r3, r2
 8002234:	d00b      	beq.n	800224e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	4a3b      	ldr	r2, [pc, #236]	; (800232c <UART_AdvFeatureConfig+0x14c>)
 800223e:	4013      	ands	r3, r2
 8002240:	0019      	movs	r1, r3
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	430a      	orrs	r2, r1
 800224c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002252:	2208      	movs	r2, #8
 8002254:	4013      	ands	r3, r2
 8002256:	d00b      	beq.n	8002270 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	4a34      	ldr	r2, [pc, #208]	; (8002330 <UART_AdvFeatureConfig+0x150>)
 8002260:	4013      	ands	r3, r2
 8002262:	0019      	movs	r1, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	430a      	orrs	r2, r1
 800226e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002274:	2210      	movs	r2, #16
 8002276:	4013      	ands	r3, r2
 8002278:	d00b      	beq.n	8002292 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	4a2c      	ldr	r2, [pc, #176]	; (8002334 <UART_AdvFeatureConfig+0x154>)
 8002282:	4013      	ands	r3, r2
 8002284:	0019      	movs	r1, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	430a      	orrs	r2, r1
 8002290:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002296:	2220      	movs	r2, #32
 8002298:	4013      	ands	r3, r2
 800229a:	d00b      	beq.n	80022b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	4a25      	ldr	r2, [pc, #148]	; (8002338 <UART_AdvFeatureConfig+0x158>)
 80022a4:	4013      	ands	r3, r2
 80022a6:	0019      	movs	r1, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	430a      	orrs	r2, r1
 80022b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b8:	2240      	movs	r2, #64	; 0x40
 80022ba:	4013      	ands	r3, r2
 80022bc:	d01d      	beq.n	80022fa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	4a1d      	ldr	r2, [pc, #116]	; (800233c <UART_AdvFeatureConfig+0x15c>)
 80022c6:	4013      	ands	r3, r2
 80022c8:	0019      	movs	r1, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	430a      	orrs	r2, r1
 80022d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022da:	2380      	movs	r3, #128	; 0x80
 80022dc:	035b      	lsls	r3, r3, #13
 80022de:	429a      	cmp	r2, r3
 80022e0:	d10b      	bne.n	80022fa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	4a15      	ldr	r2, [pc, #84]	; (8002340 <UART_AdvFeatureConfig+0x160>)
 80022ea:	4013      	ands	r3, r2
 80022ec:	0019      	movs	r1, r3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	430a      	orrs	r2, r1
 80022f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022fe:	2280      	movs	r2, #128	; 0x80
 8002300:	4013      	ands	r3, r2
 8002302:	d00b      	beq.n	800231c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	4a0e      	ldr	r2, [pc, #56]	; (8002344 <UART_AdvFeatureConfig+0x164>)
 800230c:	4013      	ands	r3, r2
 800230e:	0019      	movs	r1, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	430a      	orrs	r2, r1
 800231a:	605a      	str	r2, [r3, #4]
  }
}
 800231c:	46c0      	nop			; (mov r8, r8)
 800231e:	46bd      	mov	sp, r7
 8002320:	b002      	add	sp, #8
 8002322:	bd80      	pop	{r7, pc}
 8002324:	fffdffff 	.word	0xfffdffff
 8002328:	fffeffff 	.word	0xfffeffff
 800232c:	fffbffff 	.word	0xfffbffff
 8002330:	ffff7fff 	.word	0xffff7fff
 8002334:	ffffefff 	.word	0xffffefff
 8002338:	ffffdfff 	.word	0xffffdfff
 800233c:	ffefffff 	.word	0xffefffff
 8002340:	ff9fffff 	.word	0xff9fffff
 8002344:	fff7ffff 	.word	0xfff7ffff

08002348 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b092      	sub	sp, #72	; 0x48
 800234c:	af02      	add	r7, sp, #8
 800234e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2284      	movs	r2, #132	; 0x84
 8002354:	2100      	movs	r1, #0
 8002356:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002358:	f7fe fb9c 	bl	8000a94 <HAL_GetTick>
 800235c:	0003      	movs	r3, r0
 800235e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	2208      	movs	r2, #8
 8002368:	4013      	ands	r3, r2
 800236a:	2b08      	cmp	r3, #8
 800236c:	d12c      	bne.n	80023c8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800236e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002370:	2280      	movs	r2, #128	; 0x80
 8002372:	0391      	lsls	r1, r2, #14
 8002374:	6878      	ldr	r0, [r7, #4]
 8002376:	4a46      	ldr	r2, [pc, #280]	; (8002490 <UART_CheckIdleState+0x148>)
 8002378:	9200      	str	r2, [sp, #0]
 800237a:	2200      	movs	r2, #0
 800237c:	f000 f88c 	bl	8002498 <UART_WaitOnFlagUntilTimeout>
 8002380:	1e03      	subs	r3, r0, #0
 8002382:	d021      	beq.n	80023c8 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002384:	f3ef 8310 	mrs	r3, PRIMASK
 8002388:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800238a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800238c:	63bb      	str	r3, [r7, #56]	; 0x38
 800238e:	2301      	movs	r3, #1
 8002390:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002394:	f383 8810 	msr	PRIMASK, r3
}
 8002398:	46c0      	nop			; (mov r8, r8)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2180      	movs	r1, #128	; 0x80
 80023a6:	438a      	bics	r2, r1
 80023a8:	601a      	str	r2, [r3, #0]
 80023aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023b0:	f383 8810 	msr	PRIMASK, r3
}
 80023b4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2220      	movs	r2, #32
 80023ba:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2278      	movs	r2, #120	; 0x78
 80023c0:	2100      	movs	r1, #0
 80023c2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80023c4:	2303      	movs	r3, #3
 80023c6:	e05f      	b.n	8002488 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	2204      	movs	r2, #4
 80023d0:	4013      	ands	r3, r2
 80023d2:	2b04      	cmp	r3, #4
 80023d4:	d146      	bne.n	8002464 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80023d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023d8:	2280      	movs	r2, #128	; 0x80
 80023da:	03d1      	lsls	r1, r2, #15
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	4a2c      	ldr	r2, [pc, #176]	; (8002490 <UART_CheckIdleState+0x148>)
 80023e0:	9200      	str	r2, [sp, #0]
 80023e2:	2200      	movs	r2, #0
 80023e4:	f000 f858 	bl	8002498 <UART_WaitOnFlagUntilTimeout>
 80023e8:	1e03      	subs	r3, r0, #0
 80023ea:	d03b      	beq.n	8002464 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023ec:	f3ef 8310 	mrs	r3, PRIMASK
 80023f0:	60fb      	str	r3, [r7, #12]
  return(result);
 80023f2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80023f4:	637b      	str	r3, [r7, #52]	; 0x34
 80023f6:	2301      	movs	r3, #1
 80023f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	f383 8810 	msr	PRIMASK, r3
}
 8002400:	46c0      	nop			; (mov r8, r8)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4921      	ldr	r1, [pc, #132]	; (8002494 <UART_CheckIdleState+0x14c>)
 800240e:	400a      	ands	r2, r1
 8002410:	601a      	str	r2, [r3, #0]
 8002412:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002414:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	f383 8810 	msr	PRIMASK, r3
}
 800241c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800241e:	f3ef 8310 	mrs	r3, PRIMASK
 8002422:	61bb      	str	r3, [r7, #24]
  return(result);
 8002424:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002426:	633b      	str	r3, [r7, #48]	; 0x30
 8002428:	2301      	movs	r3, #1
 800242a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800242c:	69fb      	ldr	r3, [r7, #28]
 800242e:	f383 8810 	msr	PRIMASK, r3
}
 8002432:	46c0      	nop			; (mov r8, r8)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	689a      	ldr	r2, [r3, #8]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	2101      	movs	r1, #1
 8002440:	438a      	bics	r2, r1
 8002442:	609a      	str	r2, [r3, #8]
 8002444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002446:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002448:	6a3b      	ldr	r3, [r7, #32]
 800244a:	f383 8810 	msr	PRIMASK, r3
}
 800244e:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2280      	movs	r2, #128	; 0x80
 8002454:	2120      	movs	r1, #32
 8002456:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2278      	movs	r2, #120	; 0x78
 800245c:	2100      	movs	r1, #0
 800245e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002460:	2303      	movs	r3, #3
 8002462:	e011      	b.n	8002488 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2220      	movs	r2, #32
 8002468:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2280      	movs	r2, #128	; 0x80
 800246e:	2120      	movs	r1, #32
 8002470:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2200      	movs	r2, #0
 8002476:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2200      	movs	r2, #0
 800247c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2278      	movs	r2, #120	; 0x78
 8002482:	2100      	movs	r1, #0
 8002484:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002486:	2300      	movs	r3, #0
}
 8002488:	0018      	movs	r0, r3
 800248a:	46bd      	mov	sp, r7
 800248c:	b010      	add	sp, #64	; 0x40
 800248e:	bd80      	pop	{r7, pc}
 8002490:	01ffffff 	.word	0x01ffffff
 8002494:	fffffedf 	.word	0xfffffedf

08002498 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	60b9      	str	r1, [r7, #8]
 80024a2:	603b      	str	r3, [r7, #0]
 80024a4:	1dfb      	adds	r3, r7, #7
 80024a6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024a8:	e04b      	b.n	8002542 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024aa:	69bb      	ldr	r3, [r7, #24]
 80024ac:	3301      	adds	r3, #1
 80024ae:	d048      	beq.n	8002542 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024b0:	f7fe faf0 	bl	8000a94 <HAL_GetTick>
 80024b4:	0002      	movs	r2, r0
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	69ba      	ldr	r2, [r7, #24]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d302      	bcc.n	80024c6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80024c0:	69bb      	ldr	r3, [r7, #24]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d101      	bne.n	80024ca <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	e04b      	b.n	8002562 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2204      	movs	r2, #4
 80024d2:	4013      	ands	r3, r2
 80024d4:	d035      	beq.n	8002542 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	69db      	ldr	r3, [r3, #28]
 80024dc:	2208      	movs	r2, #8
 80024de:	4013      	ands	r3, r2
 80024e0:	2b08      	cmp	r3, #8
 80024e2:	d111      	bne.n	8002508 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2208      	movs	r2, #8
 80024ea:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	0018      	movs	r0, r3
 80024f0:	f000 f83c 	bl	800256c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2284      	movs	r2, #132	; 0x84
 80024f8:	2108      	movs	r1, #8
 80024fa:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2278      	movs	r2, #120	; 0x78
 8002500:	2100      	movs	r1, #0
 8002502:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e02c      	b.n	8002562 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	69da      	ldr	r2, [r3, #28]
 800250e:	2380      	movs	r3, #128	; 0x80
 8002510:	011b      	lsls	r3, r3, #4
 8002512:	401a      	ands	r2, r3
 8002514:	2380      	movs	r3, #128	; 0x80
 8002516:	011b      	lsls	r3, r3, #4
 8002518:	429a      	cmp	r2, r3
 800251a:	d112      	bne.n	8002542 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2280      	movs	r2, #128	; 0x80
 8002522:	0112      	lsls	r2, r2, #4
 8002524:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	0018      	movs	r0, r3
 800252a:	f000 f81f 	bl	800256c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	2284      	movs	r2, #132	; 0x84
 8002532:	2120      	movs	r1, #32
 8002534:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	2278      	movs	r2, #120	; 0x78
 800253a:	2100      	movs	r1, #0
 800253c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e00f      	b.n	8002562 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	69db      	ldr	r3, [r3, #28]
 8002548:	68ba      	ldr	r2, [r7, #8]
 800254a:	4013      	ands	r3, r2
 800254c:	68ba      	ldr	r2, [r7, #8]
 800254e:	1ad3      	subs	r3, r2, r3
 8002550:	425a      	negs	r2, r3
 8002552:	4153      	adcs	r3, r2
 8002554:	b2db      	uxtb	r3, r3
 8002556:	001a      	movs	r2, r3
 8002558:	1dfb      	adds	r3, r7, #7
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	429a      	cmp	r2, r3
 800255e:	d0a4      	beq.n	80024aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002560:	2300      	movs	r3, #0
}
 8002562:	0018      	movs	r0, r3
 8002564:	46bd      	mov	sp, r7
 8002566:	b004      	add	sp, #16
 8002568:	bd80      	pop	{r7, pc}
	...

0800256c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b08e      	sub	sp, #56	; 0x38
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002574:	f3ef 8310 	mrs	r3, PRIMASK
 8002578:	617b      	str	r3, [r7, #20]
  return(result);
 800257a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800257c:	637b      	str	r3, [r7, #52]	; 0x34
 800257e:	2301      	movs	r3, #1
 8002580:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	f383 8810 	msr	PRIMASK, r3
}
 8002588:	46c0      	nop			; (mov r8, r8)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4926      	ldr	r1, [pc, #152]	; (8002630 <UART_EndRxTransfer+0xc4>)
 8002596:	400a      	ands	r2, r1
 8002598:	601a      	str	r2, [r3, #0]
 800259a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800259c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	f383 8810 	msr	PRIMASK, r3
}
 80025a4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025a6:	f3ef 8310 	mrs	r3, PRIMASK
 80025aa:	623b      	str	r3, [r7, #32]
  return(result);
 80025ac:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025ae:	633b      	str	r3, [r7, #48]	; 0x30
 80025b0:	2301      	movs	r3, #1
 80025b2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b6:	f383 8810 	msr	PRIMASK, r3
}
 80025ba:	46c0      	nop			; (mov r8, r8)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	689a      	ldr	r2, [r3, #8]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	2101      	movs	r1, #1
 80025c8:	438a      	bics	r2, r1
 80025ca:	609a      	str	r2, [r3, #8]
 80025cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ce:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025d2:	f383 8810 	msr	PRIMASK, r3
}
 80025d6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d118      	bne.n	8002612 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025e0:	f3ef 8310 	mrs	r3, PRIMASK
 80025e4:	60bb      	str	r3, [r7, #8]
  return(result);
 80025e6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80025e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80025ea:	2301      	movs	r3, #1
 80025ec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	f383 8810 	msr	PRIMASK, r3
}
 80025f4:	46c0      	nop			; (mov r8, r8)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2110      	movs	r1, #16
 8002602:	438a      	bics	r2, r1
 8002604:	601a      	str	r2, [r3, #0]
 8002606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002608:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	f383 8810 	msr	PRIMASK, r3
}
 8002610:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2280      	movs	r2, #128	; 0x80
 8002616:	2120      	movs	r1, #32
 8002618:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2200      	movs	r2, #0
 800261e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	669a      	str	r2, [r3, #104]	; 0x68
}
 8002626:	46c0      	nop			; (mov r8, r8)
 8002628:	46bd      	mov	sp, r7
 800262a:	b00e      	add	sp, #56	; 0x38
 800262c:	bd80      	pop	{r7, pc}
 800262e:	46c0      	nop			; (mov r8, r8)
 8002630:	fffffedf 	.word	0xfffffedf

08002634 <__libc_init_array>:
 8002634:	b570      	push	{r4, r5, r6, lr}
 8002636:	2600      	movs	r6, #0
 8002638:	4d0c      	ldr	r5, [pc, #48]	; (800266c <__libc_init_array+0x38>)
 800263a:	4c0d      	ldr	r4, [pc, #52]	; (8002670 <__libc_init_array+0x3c>)
 800263c:	1b64      	subs	r4, r4, r5
 800263e:	10a4      	asrs	r4, r4, #2
 8002640:	42a6      	cmp	r6, r4
 8002642:	d109      	bne.n	8002658 <__libc_init_array+0x24>
 8002644:	2600      	movs	r6, #0
 8002646:	f000 f821 	bl	800268c <_init>
 800264a:	4d0a      	ldr	r5, [pc, #40]	; (8002674 <__libc_init_array+0x40>)
 800264c:	4c0a      	ldr	r4, [pc, #40]	; (8002678 <__libc_init_array+0x44>)
 800264e:	1b64      	subs	r4, r4, r5
 8002650:	10a4      	asrs	r4, r4, #2
 8002652:	42a6      	cmp	r6, r4
 8002654:	d105      	bne.n	8002662 <__libc_init_array+0x2e>
 8002656:	bd70      	pop	{r4, r5, r6, pc}
 8002658:	00b3      	lsls	r3, r6, #2
 800265a:	58eb      	ldr	r3, [r5, r3]
 800265c:	4798      	blx	r3
 800265e:	3601      	adds	r6, #1
 8002660:	e7ee      	b.n	8002640 <__libc_init_array+0xc>
 8002662:	00b3      	lsls	r3, r6, #2
 8002664:	58eb      	ldr	r3, [r5, r3]
 8002666:	4798      	blx	r3
 8002668:	3601      	adds	r6, #1
 800266a:	e7f2      	b.n	8002652 <__libc_init_array+0x1e>
 800266c:	08002718 	.word	0x08002718
 8002670:	08002718 	.word	0x08002718
 8002674:	08002718 	.word	0x08002718
 8002678:	0800271c 	.word	0x0800271c

0800267c <memset>:
 800267c:	0003      	movs	r3, r0
 800267e:	1882      	adds	r2, r0, r2
 8002680:	4293      	cmp	r3, r2
 8002682:	d100      	bne.n	8002686 <memset+0xa>
 8002684:	4770      	bx	lr
 8002686:	7019      	strb	r1, [r3, #0]
 8002688:	3301      	adds	r3, #1
 800268a:	e7f9      	b.n	8002680 <memset+0x4>

0800268c <_init>:
 800268c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800268e:	46c0      	nop			; (mov r8, r8)
 8002690:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002692:	bc08      	pop	{r3}
 8002694:	469e      	mov	lr, r3
 8002696:	4770      	bx	lr

08002698 <_fini>:
 8002698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800269a:	46c0      	nop			; (mov r8, r8)
 800269c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800269e:	bc08      	pop	{r3}
 80026a0:	469e      	mov	lr, r3
 80026a2:	4770      	bx	lr
