#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri May 18 15:34:34 2018
# Process ID: 932
# Current directory: D:/0416313_lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3572 D:\0416313_lab4\0416313_lab4.xpr
# Log file: D:/0416313_lab4/vivado.log
# Journal file: D:/0416313_lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/0416313_lab4/0416313_lab4.xpr
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name my_dma_v1_0_v1_0_project -directory D:/0416313_lab4/0416313_lab4.tmp/my_dma_v1_0_v1_0_project d:/0416313_lab4/ip_repo/my_dma_1.0/component.xml
update_compile_order -fileset sources_1
current_project 0416313_lab4
file copy -force D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.sysdef D:/0416313_lab4/0416313_lab4.sdk/lab4_wrapper.hdf

launch_sdk -workspace D:/0416313_lab4/0416313_lab4.sdk -hwspec D:/0416313_lab4/0416313_lab4.sdk/lab4_wrapper.hdf
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
current_project my_dma_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 17 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/0416313_lab4/ip_repo/my_dma_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:my_dma:1.0 [get_ips  lab4_my_dma_0_6] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips lab4_my_dma_0_6] -no_script -sync -force -quiet
generate_target all [get_files  D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd]
catch { config_ip_cache -export [get_ips -all lab4_my_dma_0_6] }
catch { config_ip_cache -export [get_ips -all lab4_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd]
launch_runs -jobs 4 lab4_my_dma_0_6_synth_1
export_simulation -of_objects [get_files D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd] -directory D:/0416313_lab4/0416313_lab4.ip_user_files/sim_scripts -ip_user_files_dir D:/0416313_lab4/0416313_lab4.ip_user_files -ipstatic_source_dir D:/0416313_lab4/0416313_lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/modelsim} {questa=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/questa} {riviera=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/riviera} {activehdl=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name my_dma_v1_0_v1_0_project -directory D:/0416313_lab4/0416313_lab4.tmp/my_dma_v1_0_v1_0_project d:/0416313_lab4/ip_repo/my_dma_1.0/component.xml
update_compile_order -fileset sources_1
current_project 0416313_lab4
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
report_ip_status -name ip_status 
open_run synth_1 -name synth_1
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
current_project my_dma_v1_0_v1_0_project
current_project 0416313_lab4
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
current_project my_dma_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 18 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project 0416313_lab4
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project my_dma_v1_0_v1_0_project
current_project 0416313_lab4
upgrade_ip -vlnv user.org:user:my_dma:1.0 [get_ips  lab4_my_dma_0_6] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips lab4_my_dma_0_6] -no_script -sync -force -quiet
generate_target all [get_files  D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd]
catch { config_ip_cache -export [get_ips -all lab4_my_dma_0_6] }
catch { config_ip_cache -export [get_ips -all lab4_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd]
launch_runs -jobs 4 lab4_my_dma_0_6_synth_1
export_simulation -of_objects [get_files D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd] -directory D:/0416313_lab4/0416313_lab4.ip_user_files/sim_scripts -ip_user_files_dir D:/0416313_lab4/0416313_lab4.ip_user_files -ipstatic_source_dir D:/0416313_lab4/0416313_lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/modelsim} {questa=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/questa} {riviera=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/riviera} {activehdl=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
current_project my_dma_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 19 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project 0416313_lab4
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project my_dma_v1_0_v1_0_project
current_project 0416313_lab4
upgrade_ip -vlnv user.org:user:my_dma:1.0 [get_ips  lab4_my_dma_0_6] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips lab4_my_dma_0_6] -no_script -sync -force -quiet
generate_target all [get_files  D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd]
catch { config_ip_cache -export [get_ips -all lab4_my_dma_0_6] }
catch { config_ip_cache -export [get_ips -all lab4_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd]
launch_runs -jobs 4 lab4_my_dma_0_6_synth_1
export_simulation -of_objects [get_files D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd] -directory D:/0416313_lab4/0416313_lab4.ip_user_files/sim_scripts -ip_user_files_dir D:/0416313_lab4/0416313_lab4.ip_user_files -ipstatic_source_dir D:/0416313_lab4/0416313_lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/modelsim} {questa=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/questa} {riviera=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/riviera} {activehdl=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
wait_on_run lab4_my_dma_0_6_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd]
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list lab4_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/mst_exec_state[0]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/mst_exec_state[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 6 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[0]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[1]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[2]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[3]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[4]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[5]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[0]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[1]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[2]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[3]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[4]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[5]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[6]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[7]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[8]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[9]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[10]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[11]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[12]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[13]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[14]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[15]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[16]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[17]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[18]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[19]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[20]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[21]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[22]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[23]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[24]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[25]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[26]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[27]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[28]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[29]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[30]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[0]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[1]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[2]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[3]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[0]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[1]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[2]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[3]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[4]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[5]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[6]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[7]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[8]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[9]} ]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {u_ila_0_len_copy} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
report_ip_status -name ip_status 
current_project my_dma_v1_0_v1_0_project
close_project
save_wave_config {D:/0416313_lab4/0416313_lab4.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/0416313_lab4/0416313_lab4.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
