#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar 12 03:40:34 2023
# Process ID: 33624
# Current directory: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1
# Command line: vivado -log ember_fpga_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ember_fpga_wrapper.tcl -notrace
# Log file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper.vdi
# Journal file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ember_fpga_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2020.2/Vivado/2020.2/data/ip'.
Command: link_design -top ember_fpga_wrapper -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.dcp' for cell 'ember_fpga_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clkmux_0_0/ember_fpga_clkmux_0_0.dcp' for cell 'ember_fpga_i/clkmux_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ember_fpga_ila_0_0.dcp' for cell 'ember_fpga_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_rram_top_wrapper_0_0/ember_fpga_rram_top_wrapper_0_0.dcp' for cell 'ember_fpga_i/rram_top_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_util_vector_logic_0_0/ember_fpga_util_vector_logic_0_0.dcp' for cell 'ember_fpga_i/util_vector_logic_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2664.902 ; gain = 0.000 ; free physical = 114608 ; free virtual = 227743
INFO: [Netlist 29-17] Analyzing 2004 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ember_fpga_i/ila_0 UUID: 483c3a7b-e65b-50ec-9f96-78c35524fe84 
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3114.141 ; gain = 449.238 ; free physical = 114044 ; free virtual = 227179
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ember_fpga_i/ila_0/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ember_fpga_i/ila_0/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'ember_fpga_i/ila_0/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'ember_fpga_i/ila_0/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc]
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc]
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new/Genesys2_EMBER_Impl.xdc]
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new/Genesys2_EMBER_Impl.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.145 ; gain = 0.000 ; free physical = 114055 ; free virtual = 227189
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 124 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 124 instances

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3114.145 ; gain = 449.242 ; free physical = 114055 ; free virtual = 227189
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3186.180 ; gain = 64.039 ; free physical = 114044 ; free virtual = 227179

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e46a1078

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3186.180 ; gain = 0.000 ; free physical = 114022 ; free virtual = 227156

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = fc8a9ce6b0d91fbc.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3344.934 ; gain = 0.000 ; free physical = 113602 ; free virtual = 226740
Phase 1 Generate And Synthesize Debug Cores | Checksum: be6937d8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 3344.934 ; gain = 43.777 ; free physical = 113602 ; free virtual = 226740

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: c421c664

Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 3344.934 ; gain = 43.777 ; free physical = 113620 ; free virtual = 226758
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 15 cells
INFO: [Opt 31-1021] In phase Retarget, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: f1f09469

Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 3344.934 ; gain = 43.777 ; free physical = 113620 ; free virtual = 226758
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: bc9be71c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 3344.934 ; gain = 43.777 ; free physical = 113609 ; free virtual = 226747
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 64 cells
INFO: [Opt 31-1021] In phase Sweep, 987 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: bc9be71c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 3344.934 ; gain = 43.777 ; free physical = 113617 ; free virtual = 226754
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: bc9be71c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 3344.934 ; gain = 43.777 ; free physical = 113617 ; free virtual = 226754
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 18bf5bd0c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 3344.934 ; gain = 43.777 ; free physical = 113617 ; free virtual = 226754
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              15  |                                             60  |
|  Constant propagation         |               0  |              12  |                                             47  |
|  Sweep                        |               1  |              64  |                                            987  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3344.934 ; gain = 0.000 ; free physical = 113617 ; free virtual = 226754
Ending Logic Optimization Task | Checksum: fa7f997f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 3344.934 ; gain = 43.777 ; free physical = 113617 ; free virtual = 226754

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 412 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 518 newly gated: 0 Total Ports: 824
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 127f36081

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4215.215 ; gain = 0.000 ; free physical = 113525 ; free virtual = 226663
Ending Power Optimization Task | Checksum: 127f36081

Time (s): cpu = 00:00:50 ; elapsed = 00:00:45 . Memory (MB): peak = 4215.215 ; gain = 870.281 ; free physical = 113570 ; free virtual = 226708

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 13a97625c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4215.215 ; gain = 0.000 ; free physical = 113567 ; free virtual = 226704
Ending Final Cleanup Task | Checksum: 13a97625c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4215.215 ; gain = 0.000 ; free physical = 113576 ; free virtual = 226714

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4215.215 ; gain = 0.000 ; free physical = 113576 ; free virtual = 226714
Ending Netlist Obfuscation Task | Checksum: 13a97625c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4215.215 ; gain = 0.000 ; free physical = 113576 ; free virtual = 226714
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:36 . Memory (MB): peak = 4215.215 ; gain = 1101.062 ; free physical = 113576 ; free virtual = 226714
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4215.215 ; gain = 0.000 ; free physical = 113559 ; free virtual = 226698
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4215.215 ; gain = 0.000 ; free physical = 113547 ; free virtual = 226693
INFO: [runtcl-4] Executing : report_drc -file ember_fpga_wrapper_drc_opted.rpt -pb ember_fpga_wrapper_drc_opted.pb -rpx ember_fpga_wrapper_drc_opted.rpx
Command: report_drc -file ember_fpga_wrapper_drc_opted.rpt -pb ember_fpga_wrapper_drc_opted.pb -rpx ember_fpga_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113498 ; free virtual = 226643
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d6a1cdeb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113498 ; free virtual = 226643
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113498 ; free virtual = 226643

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1dc26b93d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113523 ; free virtual = 226668

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2b4be5fad

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113501 ; free virtual = 226647

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2b4be5fad

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113501 ; free virtual = 226647
Phase 1 Placer Initialization | Checksum: 2b4be5fad

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113498 ; free virtual = 226643

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2426df18a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113481 ; free virtual = 226626

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 26c1b4e86

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113479 ; free virtual = 226625

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 290 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 128 nets or cells. Created 0 new cell, deleted 128 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113402 ; free virtual = 226548

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            128  |                   128  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            128  |                   128  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 25743a99d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113402 ; free virtual = 226547
Phase 2.3 Global Placement Core | Checksum: 22d711195

Time (s): cpu = 00:01:02 ; elapsed = 00:00:26 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113397 ; free virtual = 226542
Phase 2 Global Placement | Checksum: 22d711195

Time (s): cpu = 00:01:02 ; elapsed = 00:00:26 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113405 ; free virtual = 226550

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1406a795f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:27 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113406 ; free virtual = 226551

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25b97337b

Time (s): cpu = 00:01:10 ; elapsed = 00:00:29 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113403 ; free virtual = 226548

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20d30da90

Time (s): cpu = 00:01:11 ; elapsed = 00:00:29 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113403 ; free virtual = 226548

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b72d733b

Time (s): cpu = 00:01:11 ; elapsed = 00:00:29 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113403 ; free virtual = 226548

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 20ac459fe

Time (s): cpu = 00:01:17 ; elapsed = 00:00:35 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113392 ; free virtual = 226538

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20e5240d6

Time (s): cpu = 00:01:18 ; elapsed = 00:00:36 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113393 ; free virtual = 226538

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19d6c28e8

Time (s): cpu = 00:01:18 ; elapsed = 00:00:36 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113393 ; free virtual = 226538
Phase 3 Detail Placement | Checksum: 19d6c28e8

Time (s): cpu = 00:01:19 ; elapsed = 00:00:36 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113387 ; free virtual = 226533

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1104b1ea2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.005 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 10aaaa7f8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.80 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113358 ; free virtual = 226503
INFO: [Place 46-33] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 16700ca30

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113358 ; free virtual = 226503
Phase 4.1.1.1 BUFG Insertion | Checksum: 1104b1ea2

Time (s): cpu = 00:01:33 ; elapsed = 00:00:42 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113358 ; free virtual = 226504
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.560. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:36 ; elapsed = 00:00:44 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113357 ; free virtual = 226502
Phase 4.1 Post Commit Optimization | Checksum: 1429bd116

Time (s): cpu = 00:01:37 ; elapsed = 00:00:44 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113360 ; free virtual = 226506

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1429bd116

Time (s): cpu = 00:01:37 ; elapsed = 00:00:45 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113343 ; free virtual = 226488

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1429bd116

Time (s): cpu = 00:01:37 ; elapsed = 00:00:45 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113355 ; free virtual = 226501
Phase 4.3 Placer Reporting | Checksum: 1429bd116

Time (s): cpu = 00:01:37 ; elapsed = 00:00:45 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113368 ; free virtual = 226513

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113368 ; free virtual = 226513

Time (s): cpu = 00:01:37 ; elapsed = 00:00:45 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113368 ; free virtual = 226513
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d2173764

Time (s): cpu = 00:01:38 ; elapsed = 00:00:45 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113368 ; free virtual = 226513
Ending Placer Task | Checksum: 2c7e2175

Time (s): cpu = 00:01:38 ; elapsed = 00:00:45 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113368 ; free virtual = 226513
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113455 ; free virtual = 226601
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113404 ; free virtual = 226581
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ember_fpga_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113422 ; free virtual = 226577
INFO: [runtcl-4] Executing : report_utilization -file ember_fpga_wrapper_utilization_placed.rpt -pb ember_fpga_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ember_fpga_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113439 ; free virtual = 226593
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113356 ; free virtual = 226544
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 38d9083 ConstDB: 0 ShapeSum: 28f090f2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 149af7638

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113132 ; free virtual = 226297
Post Restoration Checksum: NetGraph: dbb240e8 NumContArr: 6dfd3550 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 149af7638

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113135 ; free virtual = 226299

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 149af7638

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113089 ; free virtual = 226253

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 149af7638

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113089 ; free virtual = 226253
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c60192b3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113063 ; free virtual = 226227
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.714  | TNS=0.000  | WHS=-0.644 | THS=-923.835|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: f78aa076

Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113059 ; free virtual = 226223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.714  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: f8434a6d

Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113058 ; free virtual = 226222
Phase 2 Router Initialization | Checksum: 1678223c5

Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113058 ; free virtual = 226222

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14372
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14372
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1678223c5

Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113057 ; free virtual = 226222
Phase 3 Initial Routing | Checksum: 158e8ef9e

Time (s): cpu = 00:02:18 ; elapsed = 00:01:15 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113033 ; free virtual = 226198
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                             ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state_reg[1]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                                       ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                                    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__1/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                                    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__0/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1715
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.317 | TNS=-1.546 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17c6885e9

Time (s): cpu = 00:02:39 ; elapsed = 00:01:28 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113020 ; free virtual = 226185

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1249
 Number of Nodes with overlaps = 563
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.140  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 139dac3dd

Time (s): cpu = 00:02:55 ; elapsed = 00:01:40 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113027 ; free virtual = 226192
Phase 4 Rip-up And Reroute | Checksum: 139dac3dd

Time (s): cpu = 00:02:55 ; elapsed = 00:01:40 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113027 ; free virtual = 226192

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 139dac3dd

Time (s): cpu = 00:02:55 ; elapsed = 00:01:40 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113027 ; free virtual = 226192

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 139dac3dd

Time (s): cpu = 00:02:55 ; elapsed = 00:01:40 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113027 ; free virtual = 226192
Phase 5 Delay and Skew Optimization | Checksum: 139dac3dd

Time (s): cpu = 00:02:55 ; elapsed = 00:01:40 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113027 ; free virtual = 226192

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a5607808

Time (s): cpu = 00:03:00 ; elapsed = 00:01:42 . Memory (MB): peak = 4295.258 ; gain = 0.000 ; free physical = 113028 ; free virtual = 226192
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.153  | TNS=0.000  | WHS=-1.429 | THS=-161.668|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 15e042f05

Time (s): cpu = 00:03:30 ; elapsed = 00:01:55 . Memory (MB): peak = 4323.211 ; gain = 27.953 ; free physical = 112948 ; free virtual = 226112
Phase 6.1 Hold Fix Iter | Checksum: 15e042f05

Time (s): cpu = 00:03:31 ; elapsed = 00:01:55 . Memory (MB): peak = 4323.211 ; gain = 27.953 ; free physical = 112948 ; free virtual = 226112
Phase 6 Post Hold Fix | Checksum: 131ec578e

Time (s): cpu = 00:03:31 ; elapsed = 00:01:55 . Memory (MB): peak = 4323.211 ; gain = 27.953 ; free physical = 112950 ; free virtual = 226115

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 11b40a1f5

Time (s): cpu = 00:03:36 ; elapsed = 00:01:57 . Memory (MB): peak = 4323.211 ; gain = 27.953 ; free physical = 112955 ; free virtual = 226120
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.248 | TNS=-0.248 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 11b40a1f5

Time (s): cpu = 00:03:36 ; elapsed = 00:01:57 . Memory (MB): peak = 4323.211 ; gain = 27.953 ; free physical = 112956 ; free virtual = 226120

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.40766 %
  Global Horizontal Routing Utilization  = 3.04164 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 11b40a1f5

Time (s): cpu = 00:03:37 ; elapsed = 00:01:57 . Memory (MB): peak = 4323.211 ; gain = 27.953 ; free physical = 112954 ; free virtual = 226119

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 11b40a1f5

Time (s): cpu = 00:03:37 ; elapsed = 00:01:57 . Memory (MB): peak = 4323.211 ; gain = 27.953 ; free physical = 112953 ; free virtual = 226118

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: fe3b27bf

Time (s): cpu = 00:03:39 ; elapsed = 00:01:59 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 112953 ; free virtual = 226117

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4355.223 ; gain = 0.000 ; free physical = 113090 ; free virtual = 226254
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.214. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 115fad617

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 4355.223 ; gain = 0.000 ; free physical = 113122 ; free virtual = 226287
Phase 11 Incr Placement Change | Checksum: fe3b27bf

Time (s): cpu = 00:04:04 ; elapsed = 00:02:18 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 113122 ; free virtual = 226287

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: d8ea8b4c

Time (s): cpu = 00:04:08 ; elapsed = 00:02:20 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 113117 ; free virtual = 226282
Post Restoration Checksum: NetGraph: 4c483523 NumContArr: 5538c530 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: a180fa53

Time (s): cpu = 00:04:09 ; elapsed = 00:02:21 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 113084 ; free virtual = 226249

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: a180fa53

Time (s): cpu = 00:04:09 ; elapsed = 00:02:21 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 113031 ; free virtual = 226195

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 132399177

Time (s): cpu = 00:04:09 ; elapsed = 00:02:22 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 113040 ; free virtual = 226204
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 1a65b3991

Time (s): cpu = 00:04:26 ; elapsed = 00:02:28 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 113026 ; free virtual = 226190
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.200  | TNS=0.000  | WHS=-0.644 | THS=-922.994|


Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: b98f0224

Time (s): cpu = 00:04:39 ; elapsed = 00:02:32 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 113022 ; free virtual = 226187
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.200  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 13.5 Update Timing for Bus Skew | Checksum: bdd43e30

Time (s): cpu = 00:04:39 ; elapsed = 00:02:32 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 113021 ; free virtual = 226186
Phase 13 Router Initialization | Checksum: 1781cfdba

Time (s): cpu = 00:04:39 ; elapsed = 00:02:32 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 113014 ; free virtual = 226179

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.39888 %
  Global Horizontal Routing Utilization  = 3.03108 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 122
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 52
  Number of Partially Routed Nets     = 70
  Number of Node Overlaps             = 0


Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 1781cfdba

Time (s): cpu = 00:04:40 ; elapsed = 00:02:32 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 113020 ; free virtual = 226184
Phase 14 Initial Routing | Checksum: 145f678d2

Time (s): cpu = 00:04:46 ; elapsed = 00:02:34 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 112980 ; free virtual = 226144
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |        ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                             ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 834
 Number of Nodes with overlaps = 441
 Number of Nodes with overlaps = 194
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.150  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: d33f4a43

Time (s): cpu = 00:05:17 ; elapsed = 00:02:52 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 113001 ; free virtual = 226166
Phase 15 Rip-up And Reroute | Checksum: d33f4a43

Time (s): cpu = 00:05:17 ; elapsed = 00:02:53 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 113001 ; free virtual = 226166

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp
Phase 16.1 Delay CleanUp | Checksum: d33f4a43

Time (s): cpu = 00:05:18 ; elapsed = 00:02:53 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 113001 ; free virtual = 226166

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: d33f4a43

Time (s): cpu = 00:05:18 ; elapsed = 00:02:53 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 113001 ; free virtual = 226166
Phase 16 Delay and Skew Optimization | Checksum: d33f4a43

Time (s): cpu = 00:05:18 ; elapsed = 00:02:53 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 113001 ; free virtual = 226166

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: c35221cc

Time (s): cpu = 00:05:23 ; elapsed = 00:02:55 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 113002 ; free virtual = 226167
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.163  | TNS=0.000  | WHS=-1.198 | THS=-27.632|

Phase 17.1 Hold Fix Iter | Checksum: 1c0b87e86

Time (s): cpu = 00:05:26 ; elapsed = 00:02:56 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 112974 ; free virtual = 226138
Phase 17 Post Hold Fix | Checksum: 18e4705ec

Time (s): cpu = 00:05:26 ; elapsed = 00:02:56 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 112973 ; free virtual = 226138

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 190c5ad31

Time (s): cpu = 00:05:31 ; elapsed = 00:02:58 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 112978 ; free virtual = 226143
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.136  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 190c5ad31

Time (s): cpu = 00:05:31 ; elapsed = 00:02:58 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 112978 ; free virtual = 226143

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.3986 %
  Global Horizontal Routing Utilization  = 3.03604 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 19 Route finalize | Checksum: 190c5ad31

Time (s): cpu = 00:05:32 ; elapsed = 00:02:58 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 112978 ; free virtual = 226142

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 190c5ad31

Time (s): cpu = 00:05:32 ; elapsed = 00:02:58 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 112976 ; free virtual = 226141

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 19a0bbda5

Time (s): cpu = 00:05:34 ; elapsed = 00:02:59 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 112975 ; free virtual = 226139

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.135  | TNS=0.000  | WHS=0.051  | THS=0.000  |

Phase 22 Post Router Timing | Checksum: 1dee65441

Time (s): cpu = 00:05:46 ; elapsed = 00:03:03 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 112992 ; free virtual = 226157
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 72-16] Aggressive Explore Summary
+------+--------+--------+--------+-----+--------+--------------+-------------------+
| Pass |  WNS   |  TNS   |  WHS   | THS | Status | Elapsed Time | Solution Selected |
+------+--------+--------+--------+-----+--------+--------------+-------------------+
|  1   | -0.248 | -0.248 | -1.429 |  -  |  Pass  |   00:01:42   |                   |
+------+--------+--------+--------+-----+--------+--------------+-------------------+
|  2   | 0.136  | 0.000  | -1.198 |  -  |  Pass  |   00:00:38   |         x         |
+------+--------+--------+--------+-----+--------+--------------+-------------------+

INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:46 ; elapsed = 00:03:04 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 113270 ; free virtual = 226435

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:57 ; elapsed = 00:03:08 . Memory (MB): peak = 4355.223 ; gain = 59.965 ; free physical = 113271 ; free virtual = 226435
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4355.223 ; gain = 0.000 ; free physical = 113213 ; free virtual = 226420
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4355.223 ; gain = 0.000 ; free physical = 113260 ; free virtual = 226436
INFO: [runtcl-4] Executing : report_drc -file ember_fpga_wrapper_drc_routed.rpt -pb ember_fpga_wrapper_drc_routed.pb -rpx ember_fpga_wrapper_drc_routed.rpx
Command: report_drc -file ember_fpga_wrapper_drc_routed.rpt -pb ember_fpga_wrapper_drc_routed.pb -rpx ember_fpga_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 4365.309 ; gain = 10.086 ; free physical = 113263 ; free virtual = 226439
INFO: [runtcl-4] Executing : report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 4365.309 ; gain = 0.000 ; free physical = 113267 ; free virtual = 226443
INFO: [runtcl-4] Executing : report_power -file ember_fpga_wrapper_power_routed.rpt -pb ember_fpga_wrapper_power_summary_routed.pb -rpx ember_fpga_wrapper_power_routed.rpx
Command: report_power -file ember_fpga_wrapper_power_routed.rpt -pb ember_fpga_wrapper_power_summary_routed.pb -rpx ember_fpga_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
143 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 4381.309 ; gain = 16.000 ; free physical = 113234 ; free virtual = 226420
INFO: [runtcl-4] Executing : report_route_status -file ember_fpga_wrapper_route_status.rpt -pb ember_fpga_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ember_fpga_wrapper_timing_summary_routed.rpt -pb ember_fpga_wrapper_timing_summary_routed.pb -rpx ember_fpga_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ember_fpga_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ember_fpga_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ember_fpga_wrapper_bus_skew_routed.rpt -pb ember_fpga_wrapper_bus_skew_routed.pb -rpx ember_fpga_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4381.309 ; gain = 0.000 ; free physical = 113149 ; free virtual = 226380
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4381.309 ; gain = 0.000 ; free physical = 113201 ; free virtual = 226400
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file ember_fpga_wrapper_timing_summary_postroute_physopted.rpt -pb ember_fpga_wrapper_timing_summary_postroute_physopted.pb -rpx ember_fpga_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ember_fpga_wrapper_bus_skew_postroute_physopted.rpt -pb ember_fpga_wrapper_bus_skew_postroute_physopted.pb -rpx ember_fpga_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ember_fpga_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ember_fpga_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Mar 12 03:48:31 2023. For additional details about this file, please refer to the WebTalk help file at /cad/xilinx/vivado/2020.2/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:20 ; elapsed = 00:00:38 . Memory (MB): peak = 4437.336 ; gain = 0.000 ; free physical = 113163 ; free virtual = 226375
INFO: [Common 17-206] Exiting Vivado at Sun Mar 12 03:48:32 2023...
