<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="seriale.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sistema.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="sistema.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="sistema.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sistema.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="sistema.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sistema.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sistema.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sistema.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="sistema.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sistema.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="sistema.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="sistema.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="sistema.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sistema.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="sistema.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sistema.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sistema.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="sistema.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="sistema.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="sistema.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sistema.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="sistema.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sistema.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sistema_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="sistema_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sistema_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sistema_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sistema_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="sistema_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sistema_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sistema_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="sistema_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="sistema_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sistema_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sistema_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="sistema_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sistema_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sistema_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sistema_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sistema_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="sistema_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sistema_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sistema_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1662200829" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1662200829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662212064" xil_pn:in_ck="6458484405157790784" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1662212064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../Decoder_3_8.vhd"/>
      <outfile xil_pn:name="../Encoder_8_3.vhd"/>
      <outfile xil_pn:name="ButtonDebouncer.vhd"/>
      <outfile xil_pn:name="Nodo_rx.vhd"/>
      <outfile xil_pn:name="RS232RefComp2.vhd"/>
      <outfile xil_pn:name="nodo_tx.vhd"/>
      <outfile xil_pn:name="sistema.vhd"/>
      <outfile xil_pn:name="sistema_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1662201642" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3958216655936272895" xil_pn:start_ts="1662201642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662201642" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8658166595945585219" xil_pn:start_ts="1662201642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662200829" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1304570062076509236" xil_pn:start_ts="1662200829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662212064" xil_pn:in_ck="6458484405157790784" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1662212064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../Decoder_3_8.vhd"/>
      <outfile xil_pn:name="../Encoder_8_3.vhd"/>
      <outfile xil_pn:name="ButtonDebouncer.vhd"/>
      <outfile xil_pn:name="Nodo_rx.vhd"/>
      <outfile xil_pn:name="RS232RefComp2.vhd"/>
      <outfile xil_pn:name="nodo_tx.vhd"/>
      <outfile xil_pn:name="sistema.vhd"/>
      <outfile xil_pn:name="sistema_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1662212070" xil_pn:in_ck="6458484405157790784" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2412346978528107452" xil_pn:start_ts="1662212064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sistema_tb_beh.prj"/>
      <outfile xil_pn:name="sistema_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1662212070" xil_pn:in_ck="-9052522001662677926" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7912855364125080207" xil_pn:start_ts="1662212070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sistema_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1662200953" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1662200953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662200953" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2364986794164702007" xil_pn:start_ts="1662200953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662200953" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1304570062076509236" xil_pn:start_ts="1662200953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662200953" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1662200953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662200953" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-9030082535591233355" xil_pn:start_ts="1662200953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662210089" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5485052969259075108" xil_pn:start_ts="1662210089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662210089" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7192063223440157270" xil_pn:start_ts="1662210089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662212164" xil_pn:in_ck="3975403115931450981" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5245262023155027529" xil_pn:start_ts="1662212148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="sistema.lso"/>
      <outfile xil_pn:name="sistema.ngc"/>
      <outfile xil_pn:name="sistema.ngr"/>
      <outfile xil_pn:name="sistema.prj"/>
      <outfile xil_pn:name="sistema.stx"/>
      <outfile xil_pn:name="sistema.syr"/>
      <outfile xil_pn:name="sistema.xst"/>
      <outfile xil_pn:name="sistema_tb_beh.prj"/>
      <outfile xil_pn:name="sistema_tb_stx_beh.prj"/>
      <outfile xil_pn:name="sistema_vhdl.prj"/>
      <outfile xil_pn:name="sistema_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1662212784" xil_pn:in_ck="-6124066011274401011" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3804942799897176246" xil_pn:start_ts="1662212784">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662212791" xil_pn:in_ck="7908334452418665897" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5784173125817456103" xil_pn:start_ts="1662212784">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="sistema.bld"/>
      <outfile xil_pn:name="sistema.ngd"/>
      <outfile xil_pn:name="sistema_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1662212801" xil_pn:in_ck="7908334452418665898" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="7728334167582700538" xil_pn:start_ts="1662212791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="sistema.pcf"/>
      <outfile xil_pn:name="sistema_map.map"/>
      <outfile xil_pn:name="sistema_map.mrp"/>
      <outfile xil_pn:name="sistema_map.ncd"/>
      <outfile xil_pn:name="sistema_map.ngm"/>
      <outfile xil_pn:name="sistema_map.xrpt"/>
      <outfile xil_pn:name="sistema_summary.xml"/>
      <outfile xil_pn:name="sistema_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1662212836" xil_pn:in_ck="3173681620660351427" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="6268780068511726196" xil_pn:start_ts="1662212801">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="sistema.ncd"/>
      <outfile xil_pn:name="sistema.pad"/>
      <outfile xil_pn:name="sistema.par"/>
      <outfile xil_pn:name="sistema.ptwx"/>
      <outfile xil_pn:name="sistema.unroutes"/>
      <outfile xil_pn:name="sistema.xpi"/>
      <outfile xil_pn:name="sistema_pad.csv"/>
      <outfile xil_pn:name="sistema_pad.txt"/>
      <outfile xil_pn:name="sistema_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1662212844" xil_pn:in_ck="181171604718933049" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1662212836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="sistema.bgn"/>
      <outfile xil_pn:name="sistema.bit"/>
      <outfile xil_pn:name="sistema.drc"/>
      <outfile xil_pn:name="sistema.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1662212847" xil_pn:in_ck="181171604718920195" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1662212844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662212836" xil_pn:in_ck="7908334452418665766" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1662212831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="sistema.twr"/>
      <outfile xil_pn:name="sistema.twx"/>
    </transform>
  </transforms>

</generated_project>
