$date
	Tue Feb 25 18:50:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module booth_multiplier_tb $end
$var wire 8 ! p [7:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module uut $end
$var wire 4 $ multiplicand [3:0] $end
$var wire 4 % multiplier [3:0] $end
$var integer 32 & i [31:0] $end
$var reg 9 ' partial_product [8:0] $end
$var reg 8 ( product [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11100001 (
b111100001 '
b100 &
b101 %
b1101 $
b101 #
b1101 "
b11100001 !
$end
#10000
b11110100 (
b11110100 !
b100 &
b111110100 '
b1101 #
b1101 %
b110 "
b110 $
#20000
b10011010 (
b10011010 !
b100 &
b110011010 '
b11 #
b11 %
b111 "
b111 $
#30000
b111 (
b111 !
b100 &
b111 '
b1110 #
b1110 %
b1110 "
b1110 $
#40000
