$date
	Sat Oct 31 04:47:50 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Ejercicio_3_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & reset $end
$scope module f1 $end
$var wire 1 ' AND1 $end
$var wire 1 ( AND2 $end
$var wire 1 ) D $end
$var wire 1 * NOT1 $end
$var wire 1 + NOT2 $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 & reset $end
$var wire 1 ! Q $end
$scope module f1 $end
$var wire 1 ) D $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 & reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1+
1*
0)
0(
0'
1&
0%
0$
1#
0"
0!
$end
#10
0&
1"
#20
1)
1'
1$
0&
0"
#30
0+
1!
0)
0*
0'
1%
0$
0&
1"
#40
1+
0!
1$
0&
0"
#50
1*
0%
0$
0&
1"
#60
1)
1'
1$
0&
0"
#70
0+
1!
0)
0'
0*
1%
0&
1"
#80
1+
0!
1&
0"
#90
1"
