Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "D:\Users\Legion\Quartus and Verilog\Verilog\Third year\6th semester\course project\Part 2\Lab_NIOSII_5\Lab5\Lab5_nios.qsys" --synthesis=VERILOG --output-directory="D:\Users\Legion\Quartus and Verilog\Verilog\Third year\6th semester\course project\Part 2\Lab_NIOSII_5\Lab5\Lab5_nios\synthesis" --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading Lab5/Lab5_nios.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding nios2_qsys [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_mem
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: Lab5_nios.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Lab5_nios: Generating Lab5_nios "Lab5_nios" for QUARTUS_SYNTH
Info: jtag_uart: Starting RTL generation for module 'Lab5_nios_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/intelfpga/18.1/quartuslitesetup/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartuslitesetup/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Lab5_nios_jtag_uart --dir=C:/Users/Legion/AppData/Local/Temp/alt9853_3620477523337155500.dir/0002_jtag_uart_gen/ --quartus_dir=D:/intelfpga/18.1/quartuslitesetup/quartus --verilog --config=C:/Users/Legion/AppData/Local/Temp/alt9853_3620477523337155500.dir/0002_jtag_uart_gen//Lab5_nios_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'Lab5_nios_jtag_uart'
Info: jtag_uart: "Lab5_nios" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led: Starting RTL generation for module 'Lab5_nios_led'
Info: led:   Generation command is [exec D:/intelfpga/18.1/quartuslitesetup/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartuslitesetup/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab5_nios_led --dir=C:/Users/Legion/AppData/Local/Temp/alt9853_3620477523337155500.dir/0003_led_gen/ --quartus_dir=D:/intelfpga/18.1/quartuslitesetup/quartus --verilog --config=C:/Users/Legion/AppData/Local/Temp/alt9853_3620477523337155500.dir/0003_led_gen//Lab5_nios_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'Lab5_nios_led'
Info: led: "Lab5_nios" instantiated altera_avalon_pio "led"
Info: nios2_qsys: "Lab5_nios" instantiated altera_nios2_gen2 "nios2_qsys"
Info: onchip_mem: Starting RTL generation for module 'Lab5_nios_onchip_mem'
Info: onchip_mem:   Generation command is [exec D:/intelfpga/18.1/quartuslitesetup/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartuslitesetup/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Lab5_nios_onchip_mem --dir=C:/Users/Legion/AppData/Local/Temp/alt9853_3620477523337155500.dir/0004_onchip_mem_gen/ --quartus_dir=D:/intelfpga/18.1/quartuslitesetup/quartus --verilog --config=C:/Users/Legion/AppData/Local/Temp/alt9853_3620477523337155500.dir/0004_onchip_mem_gen//Lab5_nios_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'Lab5_nios_onchip_mem'
Info: onchip_mem: "Lab5_nios" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: timer: Starting RTL generation for module 'Lab5_nios_timer'
Info: timer:   Generation command is [exec D:/intelFPGA/18.1/QuartusLiteSetup/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA/18.1/QuartusLiteSetup/quartus/bin64//perl/lib -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Lab5_nios_timer --dir=C:/Users/Legion/AppData/Local/Temp/alt9853_3620477523337155500.dir/0005_timer_gen/ --quartus_dir=D:/intelfpga/18.1/quartuslitesetup/quartus --verilog --config=C:/Users/Legion/AppData/Local/Temp/alt9853_3620477523337155500.dir/0005_timer_gen//Lab5_nios_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'Lab5_nios_timer'
Info: timer: "Lab5_nios" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Lab5_nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Lab5_nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Lab5_nios" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Lab5_nios_nios2_qsys_cpu'
Info: cpu:   Generation command is [exec D:/intelFPGA/18.1/QuartusLiteSetup/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/18.1/QuartusLiteSetup/quartus/bin64//perl/lib -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Lab5_nios_nios2_qsys_cpu --dir=C:/Users/Legion/AppData/Local/Temp/alt9853_3620477523337155500.dir/0008_cpu_gen/ --quartus_bindir=D:/intelFPGA/18.1/QuartusLiteSetup/quartus/bin64/ --verilog --config=C:/Users/Legion/AppData/Local/Temp/alt9853_3620477523337155500.dir/0008_cpu_gen//Lab5_nios_nios2_qsys_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.05.10 12:35:36 (*) Starting Nios II generation
Info: cpu: # 2024.05.10 12:35:36 (*)   Checking for plaintext license.
Info: cpu: # 2024.05.10 12:35:36 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA/18.1/QuartusLiteSetup/quartus/bin64/
Info: cpu: # 2024.05.10 12:35:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.05.10 12:35:36 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.05.10 12:35:36 (*)   Plaintext license not found.
Info: cpu: # 2024.05.10 12:35:36 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.05.10 12:35:36 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.05.10 12:35:36 (*)   Creating all objects for CPU
Info: cpu: # 2024.05.10 12:35:37 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.05.10 12:35:37 (*)   Creating plain-text RTL
Info: cpu: # 2024.05.10 12:35:37 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Lab5_nios_nios2_qsys_cpu'
Info: cpu: "nios2_qsys" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_qsys_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_qsys_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_5/Lab5/Lab5_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_5/Lab5/Lab5_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_5/Lab5/Lab5_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Lab5_nios: Done "Lab5_nios" with 28 modules, 40 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
