\hypertarget{group__Peripheral__memory__map}{}\doxysection{Peripheral\+\_\+memory\+\_\+map}
\label{group__Peripheral__memory__map}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}}
Collaboration diagram for Peripheral\+\_\+memory\+\_\+map\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=337pt]{group__Peripheral__memory__map}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~(0x08000000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{FLASH\+\_\+\+END}}~(0x0801\+FFFFUL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga443a2786535d83e32dfdc2b29e379332}{FLASH\+\_\+\+BANK1\+\_\+\+END}}~(0x0801\+FFFFUL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}~(0x20000000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{SRAM2\+\_\+\+BASE}}~(0x10000000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~(0x40000000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga4c3147bf44b5434facb53bb9aa88ca31}{QSPI\+\_\+\+BASE}}~(0x90000000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}}~(0x\+A0001000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}~(0x22000000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~(0x42000000\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}\label{group__Peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}} 
\#define {\bfseries SRAM\+\_\+\+BASE}~\mbox{\hyperlink{group__Peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}\label{group__Peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}} 
\#define {\bfseries SRAM\+\_\+\+BB\+\_\+\+BASE}~\mbox{\hyperlink{group__Peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga5739aeef90bd57ec2e7ddf66b479139b}{SRAM1\+\_\+\+SIZE\+\_\+\+MAX}}~(0x00008000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gad89e757d25db6160b1aedeb58fcdac09}{SRAM2\+\_\+\+SIZE}}~(0x00002000\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga2329f89a17061e62bf5d160cc0962e5c}\label{group__Peripheral__memory__map_ga2329f89a17061e62bf5d160cc0962e5c}} 
\#define {\bfseries FLASH\+\_\+\+SIZE\+\_\+\+DATA\+\_\+\+REGISTER}~((uint32\+\_\+t)0x1\+FFF75\+E0)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gae69620948dea1b76e0ab7843ab719db7}{FLASH\+\_\+\+SIZE}}
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}\label{group__Peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}} 
\#define {\bfseries APB1\+PERIPH\+\_\+\+BASE}~\mbox{\hyperlink{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}\label{group__Peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}} 
\#define {\bfseries APB2\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00010000\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}\label{group__Peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}} 
\#define {\bfseries AHB1\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}\label{group__Peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}} 
\#define {\bfseries TIM2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}\label{group__Peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}} 
\#define {\bfseries TIM6\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga4265e665d56225412e57a61d87417022}\label{group__Peripheral__memory__map_ga4265e665d56225412e57a61d87417022}} 
\#define {\bfseries RTC\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2800\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}\label{group__Peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}} 
\#define {\bfseries WWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2\+C00\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}\label{group__Peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}} 
\#define {\bfseries IWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_gab6c536f4e63f5f710948483a0ed95e0d}\label{group__Peripheral__memory__map_gab6c536f4e63f5f710948483a0ed95e0d}} 
\#define {\bfseries TAMP\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3400U)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}\label{group__Peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}} 
\#define {\bfseries SPI2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3800\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}\label{group__Peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}} 
\#define {\bfseries USART2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4400\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}\label{group__Peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}} 
\#define {\bfseries USART3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4800\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}\label{group__Peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}} 
\#define {\bfseries I2\+C1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5400\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}\label{group__Peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}} 
\#define {\bfseries I2\+C2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5800\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}\label{group__Peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}} 
\#define {\bfseries I2\+C3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5\+C00\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga53cd25310ec0663a7395042bd860fedc}\label{group__Peripheral__memory__map_ga53cd25310ec0663a7395042bd860fedc}} 
\#define {\bfseries CRS\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x6000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x6800\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808}{USB\+\_\+\+PMAADDR}}~(APB1\+PERIPH\+\_\+\+BASE + 0x6\+C00\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}\label{group__Peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}} 
\#define {\bfseries PWR\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7000\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga6e9722d15c7ed794f0eca9682f64c03c}\label{group__Peripheral__memory__map_ga6e9722d15c7ed794f0eca9682f64c03c}} 
\#define {\bfseries OPAMP\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7800\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}\label{group__Peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}} 
\#define {\bfseries OPAMP1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7800\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}\label{group__Peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}} 
\#define {\bfseries LPTIM1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7\+C00\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34}\label{group__Peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34}} 
\#define {\bfseries LPUART1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x8000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}{LPTIM2\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x9400\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}\label{group__Peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}} 
\#define {\bfseries SYSCFG\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e}\label{group__Peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e}} 
\#define {\bfseries COMP1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0200\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}\label{group__Peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}} 
\#define {\bfseries EXTI\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga73cfb3af559849de4e1d7756dea474a0}\label{group__Peripheral__memory__map_ga73cfb3af559849de4e1d7756dea474a0}} 
\#define {\bfseries FIREWALL\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x1\+C00\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}\label{group__Peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}} 
\#define {\bfseries TIM1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2\+C00\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}\label{group__Peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}} 
\#define {\bfseries SPI1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}\label{group__Peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}} 
\#define {\bfseries USART1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3800\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}\label{group__Peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}} 
\#define {\bfseries TIM15\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x4400\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}\label{group__Peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}} 
\#define {\bfseries DMA1\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}\label{group__Peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}} 
\#define {\bfseries DMA2\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}\label{group__Peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}} 
\#define {\bfseries RCC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}\label{group__Peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}} 
\#define {\bfseries FLASH\+\_\+\+R\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x2000\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}\label{group__Peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}} 
\#define {\bfseries CRC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}\label{group__Peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}} 
\#define {\bfseries TSC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x4000\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}\label{group__Peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}} 
\#define {\bfseries DMA1\+\_\+\+Channel1\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0008\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}\label{group__Peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}} 
\#define {\bfseries DMA1\+\_\+\+Channel2\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x001\+CUL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}\label{group__Peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}} 
\#define {\bfseries DMA1\+\_\+\+Channel3\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0030\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}\label{group__Peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}} 
\#define {\bfseries DMA1\+\_\+\+Channel4\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0044\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}\label{group__Peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}} 
\#define {\bfseries DMA1\+\_\+\+Channel5\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0058\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}\label{group__Peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}} 
\#define {\bfseries DMA1\+\_\+\+Channel6\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x006\+CUL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}\label{group__Peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}} 
\#define {\bfseries DMA1\+\_\+\+Channel7\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0080\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga0adeabd8f0e3c66b76f66bafe9a5f51f}\label{group__Peripheral__memory__map_ga0adeabd8f0e3c66b76f66bafe9a5f51f}} 
\#define {\bfseries DMA1\+\_\+\+CSELR\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x00\+A8\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}\label{group__Peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}} 
\#define {\bfseries DMA2\+\_\+\+Channel1\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0008\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}\label{group__Peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}} 
\#define {\bfseries DMA2\+\_\+\+Channel2\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x001\+CUL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}\label{group__Peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}} 
\#define {\bfseries DMA2\+\_\+\+Channel3\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0030\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}\label{group__Peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}} 
\#define {\bfseries DMA2\+\_\+\+Channel4\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0044\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}\label{group__Peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}} 
\#define {\bfseries DMA2\+\_\+\+Channel5\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0058\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_gae8888e635a33f196f414145b0e2b858d}\label{group__Peripheral__memory__map_gae8888e635a33f196f414145b0e2b858d}} 
\#define {\bfseries DMA2\+\_\+\+Channel6\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x006\+CUL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga1e48711c9b40cf50ac47b1e17c787807}\label{group__Peripheral__memory__map_ga1e48711c9b40cf50ac47b1e17c787807}} 
\#define {\bfseries DMA2\+\_\+\+Channel7\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0080\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga0436bdf91154fe659a7cb1ec107850b5}{DMA2\+\_\+\+CSELR\+\_\+\+BASE}}~(DMA2\+\_\+\+BASE + 0x00\+A8\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}\label{group__Peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}} 
\#define {\bfseries GPIOA\+\_\+\+BASE}~(\mbox{\hyperlink{group__Peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x0000\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}\label{group__Peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}} 
\#define {\bfseries GPIOB\+\_\+\+BASE}~(\mbox{\hyperlink{group__Peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x0400\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}\label{group__Peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}} 
\#define {\bfseries GPIOC\+\_\+\+BASE}~(\mbox{\hyperlink{group__Peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x0800\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}\label{group__Peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}} 
\#define {\bfseries GPIOD\+\_\+\+BASE}~(\mbox{\hyperlink{group__Peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x0\+C00\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_gaee4716389f3a1c727495375b76645608}\label{group__Peripheral__memory__map_gaee4716389f3a1c727495375b76645608}} 
\#define {\bfseries GPIOH\+\_\+\+BASE}~(\mbox{\hyperlink{group__Peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x1\+C00\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}\label{group__Peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}} 
\#define {\bfseries ADC1\+\_\+\+BASE}~(\mbox{\hyperlink{group__Peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x08040000\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}\label{group__Peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}} 
\#define {\bfseries ADC2\+\_\+\+BASE}~(\mbox{\hyperlink{group__Peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x08040100\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_gac9d5f2dccfe7709dfc97de5354c69007}\label{group__Peripheral__memory__map_gac9d5f2dccfe7709dfc97de5354c69007}} 
\#define {\bfseries ADC12\+\_\+\+COMMON\+\_\+\+BASE}~(\mbox{\hyperlink{group__Peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x08040300\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}\label{group__Peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}} 
\#define {\bfseries RNG\+\_\+\+BASE}~(\mbox{\hyperlink{group__Peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x08060800\+UL)
\item 
\mbox{\Hypertarget{group__Peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group__Peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}} 
\#define {\bfseries DBGMCU\+\_\+\+BASE}~(0x\+E0042000\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}{PACKAGE\+\_\+\+BASE}}~(0x1\+FFF7500\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{UID\+\_\+\+BASE}}~(0x1\+FFF7590\+UL)
\item 
\#define \mbox{\hyperlink{group__Peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{FLASHSIZE\+\_\+\+BASE}}~(0x1\+FFF75\+E0\+UL)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__Peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}\label{group__Peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}}
{\footnotesize\ttfamily \#define AHB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000\+UL)}

APB1 peripherals \mbox{\Hypertarget{group__Peripheral__memory__map_ga0436bdf91154fe659a7cb1ec107850b5}\label{group__Peripheral__memory__map_ga0436bdf91154fe659a7cb1ec107850b5}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_CSELR\_BASE@{DMA2\_CSELR\_BASE}}
\index{DMA2\_CSELR\_BASE@{DMA2\_CSELR\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DMA2\_CSELR\_BASE}{DMA2\_CSELR\_BASE}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+CSELR\+\_\+\+BASE~(DMA2\+\_\+\+BASE + 0x00\+A8\+UL)}

AHB2 peripherals \mbox{\Hypertarget{group__Peripheral__memory__map_ga443a2786535d83e32dfdc2b29e379332}\label{group__Peripheral__memory__map_ga443a2786535d83e32dfdc2b29e379332}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BANK1\_END@{FLASH\_BANK1\_END}}
\index{FLASH\_BANK1\_END@{FLASH\_BANK1\_END}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FLASH\_BANK1\_END}{FLASH\_BANK1\_END}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BANK1\+\_\+\+END~(0x0801\+FFFFUL)}

FLASH END address of bank1 ~\newline
 \mbox{\Hypertarget{group__Peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group__Peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~(0x08000000\+UL)}

FLASH(up to 128 KB) base address \mbox{\Hypertarget{group__Peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}\label{group__Peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_END@{FLASH\_END}}
\index{FLASH\_END@{FLASH\_END}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FLASH\_END}{FLASH\_END}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+END~(0x0801\+FFFFUL)}

FLASH END address ~\newline
 \mbox{\Hypertarget{group__Peripheral__memory__map_gae69620948dea1b76e0ab7843ab719db7}\label{group__Peripheral__memory__map_gae69620948dea1b76e0ab7843ab719db7}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_SIZE@{FLASH\_SIZE}}
\index{FLASH\_SIZE@{FLASH\_SIZE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FLASH\_SIZE}{FLASH\_SIZE}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+SIZE}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                  (((((*((uint32\_t *)FLASH\_SIZE\_DATA\_REGISTER)) \& (0x0000FFFFU)) == 0x0000FFFFU)) ? (0x80U << 10U) :  \(\backslash\)}
\DoxyCodeLine{                                  (((*((uint32\_t *)FLASH\_SIZE\_DATA\_REGISTER)) \& (0x0000FFFFU)) << 10U))}

\end{DoxyCode}
Peripheral memory map \mbox{\Hypertarget{group__Peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}\label{group__Peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASHSIZE\_BASE@{FLASHSIZE\_BASE}}
\index{FLASHSIZE\_BASE@{FLASHSIZE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FLASHSIZE\_BASE}{FLASHSIZE\_BASE}}
{\footnotesize\ttfamily \#define FLASHSIZE\+\_\+\+BASE~(0x1\+FFF75\+E0\+UL)}

Flash size data register base address ~\newline
 \mbox{\Hypertarget{group__Peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}\label{group__Peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!LPTIM2\_BASE@{LPTIM2\_BASE}}
\index{LPTIM2\_BASE@{LPTIM2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{LPTIM2\_BASE}{LPTIM2\_BASE}}
{\footnotesize\ttfamily \#define LPTIM2\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x9400\+UL)}

APB2 peripherals \mbox{\Hypertarget{group__Peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}\label{group__Peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PACKAGE\_BASE@{PACKAGE\_BASE}}
\index{PACKAGE\_BASE@{PACKAGE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{PACKAGE\_BASE}{PACKAGE\_BASE}}
{\footnotesize\ttfamily \#define PACKAGE\+\_\+\+BASE~(0x1\+FFF7500\+UL)}

Package data register base address ~\newline
 \mbox{\Hypertarget{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}\label{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~(0x40000000\+UL)}

Peripheral base address \mbox{\Hypertarget{group__Peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}\label{group__Peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BB\+\_\+\+BASE~(0x42000000\+UL)}

Peripheral base address in the bit-\/band region \mbox{\Hypertarget{group__Peripheral__memory__map_ga4c3147bf44b5434facb53bb9aa88ca31}\label{group__Peripheral__memory__map_ga4c3147bf44b5434facb53bb9aa88ca31}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!QSPI\_BASE@{QSPI\_BASE}}
\index{QSPI\_BASE@{QSPI\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{QSPI\_BASE}{QSPI\_BASE}}
{\footnotesize\ttfamily \#define QSPI\+\_\+\+BASE~(0x90000000\+UL)}

QUADSPI memories accessible over AHB base address \mbox{\Hypertarget{group__Peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}\label{group__Peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!QSPI\_R\_BASE@{QSPI\_R\_BASE}}
\index{QSPI\_R\_BASE@{QSPI\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{QSPI\_R\_BASE}{QSPI\_R\_BASE}}
{\footnotesize\ttfamily \#define QSPI\+\_\+\+R\+\_\+\+BASE~(0x\+A0001000\+UL)}

QUADSPI control registers base address \mbox{\Hypertarget{group__Peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}\label{group__Peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM1\_BASE@{SRAM1\_BASE}}
\index{SRAM1\_BASE@{SRAM1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{SRAM1\_BASE}{SRAM1\_BASE}}
{\footnotesize\ttfamily \#define SRAM1\+\_\+\+BASE~(0x20000000\+UL)}

SRAM1(up to 32 KB) base address ~\newline
 \mbox{\Hypertarget{group__Peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}\label{group__Peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM1\_BB\_BASE@{SRAM1\_BB\_BASE}}
\index{SRAM1\_BB\_BASE@{SRAM1\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{SRAM1\_BB\_BASE}{SRAM1\_BB\_BASE}}
{\footnotesize\ttfamily \#define SRAM1\+\_\+\+BB\+\_\+\+BASE~(0x22000000\+UL)}

SRAM1(96 KB) base address in the bit-\/band region \mbox{\Hypertarget{group__Peripheral__memory__map_ga5739aeef90bd57ec2e7ddf66b479139b}\label{group__Peripheral__memory__map_ga5739aeef90bd57ec2e7ddf66b479139b}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM1\_SIZE\_MAX@{SRAM1\_SIZE\_MAX}}
\index{SRAM1\_SIZE\_MAX@{SRAM1\_SIZE\_MAX}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{SRAM1\_SIZE\_MAX}{SRAM1\_SIZE\_MAX}}
{\footnotesize\ttfamily \#define SRAM1\+\_\+\+SIZE\+\_\+\+MAX~(0x00008000\+UL)}

maximum SRAM1 size (up to 32 KBytes) \mbox{\Hypertarget{group__Peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}\label{group__Peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM2\_BASE@{SRAM2\_BASE}}
\index{SRAM2\_BASE@{SRAM2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{SRAM2\_BASE}{SRAM2\_BASE}}
{\footnotesize\ttfamily \#define SRAM2\+\_\+\+BASE~(0x10000000\+UL)}

SRAM2(8 KB) base address \mbox{\Hypertarget{group__Peripheral__memory__map_gad89e757d25db6160b1aedeb58fcdac09}\label{group__Peripheral__memory__map_gad89e757d25db6160b1aedeb58fcdac09}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM2\_SIZE@{SRAM2\_SIZE}}
\index{SRAM2\_SIZE@{SRAM2\_SIZE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{SRAM2\_SIZE}{SRAM2\_SIZE}}
{\footnotesize\ttfamily \#define SRAM2\+\_\+\+SIZE~(0x00002000\+UL)}

SRAM2 size (8 KBytes) \mbox{\Hypertarget{group__Peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}\label{group__Peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM16\_BASE@{TIM16\_BASE}}
\index{TIM16\_BASE@{TIM16\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{TIM16\_BASE}{TIM16\_BASE}}
{\footnotesize\ttfamily \#define TIM16\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x4400\+UL)}

AHB1 peripherals \mbox{\Hypertarget{group__Peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}\label{group__Peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!UID\_BASE@{UID\_BASE}}
\index{UID\_BASE@{UID\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{UID\_BASE}{UID\_BASE}}
{\footnotesize\ttfamily \#define UID\+\_\+\+BASE~(0x1\+FFF7590\+UL)}

Unique device ID register base address \mbox{\Hypertarget{group__Peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}\label{group__Peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_BASE@{USB\_BASE}}
\index{USB\_BASE@{USB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{USB\_BASE}{USB\_BASE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x6800\+UL)}

USB\+\_\+\+IP Peripheral Registers base address \mbox{\Hypertarget{group__Peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808}\label{group__Peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_PMAADDR@{USB\_PMAADDR}}
\index{USB\_PMAADDR@{USB\_PMAADDR}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{USB\_PMAADDR}{USB\_PMAADDR}}
{\footnotesize\ttfamily \#define USB\+\_\+\+PMAADDR~(APB1\+PERIPH\+\_\+\+BASE + 0x6\+C00\+UL)}

USB\+\_\+\+IP Packet Memory Area base address 