{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673250866292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 Patches 1.01std SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 Patches 1.01std SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673250866292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan  9 11:24:26 2023 " "Processing started: Mon Jan  9 11:24:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673250866292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250866292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250866293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673250874358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673250874359 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ip/intr_capturer/intr_capturer.v " "Can't analyze file -- file ip/intr_capturer/intr_capturer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1673250889220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "D:/project/quartus/stream/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "D:/project/quartus/stream/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "D:/project/quartus/stream/ip/altsource_probe/hps_reset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889253 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889266 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889266 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889266 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889266 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673250889272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673250889277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673250889286 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673250889286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889287 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673250889288 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673250889288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889289 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_streamer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_streamer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_streamer_0 " "Found entity 1: soc_system_streamer_0" {  } { { "soc_system/synthesis/submodules/soc_system_streamer_0.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_streamer_0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/dspba_library_ver.sv 4 4 " "Found 4 design units, including 4 entities, in source file soc_system/synthesis/submodules/dspba_library_ver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay_ver " "Found entity 1: dspba_delay_ver" {  } { { "soc_system/synthesis/submodules/dspba_library_ver.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/dspba_library_ver.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889311 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg_ver " "Found entity 2: dspba_sync_reg_ver" {  } { { "soc_system/synthesis/submodules/dspba_library_ver.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/dspba_library_ver.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889311 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "soc_system/synthesis/submodules/dspba_library_ver.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/dspba_library_ver.sv" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889311 ""} { "Info" "ISGN_ENTITY_NAME" "4 dspba_dcfifo_mixed_widths " "Found entity 4: dspba_dcfifo_mixed_widths" {  } { { "soc_system/synthesis/submodules/dspba_library_ver.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/dspba_library_ver.sv" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_ecc_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file soc_system/synthesis/submodules/acl_ecc_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acl_ecc_pkg (SystemVerilog) (soc_system) " "Found design unit 1: acl_ecc_pkg (SystemVerilog) (soc_system)" {  } { { "soc_system/synthesis/submodules/acl_ecc_pkg.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_ecc_pkg.sv" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "soc_system/synthesis/submodules/acl_fifo.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_altera_syncram_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_altera_syncram_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_altera_syncram_wrapped " "Found entity 1: acl_altera_syncram_wrapped" {  } { { "soc_system/synthesis/submodules/acl_altera_syncram_wrapped.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_altera_syncram_wrapped.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_scfifo_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_scfifo_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_scfifo_wrapped " "Found entity 1: acl_scfifo_wrapped" {  } { { "soc_system/synthesis/submodules/acl_scfifo_wrapped.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_scfifo_wrapped.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_ecc_decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/acl_ecc_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_decoder " "Found entity 1: acl_ecc_decoder" {  } { { "soc_system/synthesis/submodules/acl_ecc_decoder.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_ecc_decoder.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889346 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_decoder " "Found entity 2: secded_decoder" {  } { { "soc_system/synthesis/submodules/acl_ecc_decoder.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_ecc_decoder.sv" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_ecc_encoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/acl_ecc_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_encoder " "Found entity 1: acl_ecc_encoder" {  } { { "soc_system/synthesis/submodules/acl_ecc_encoder.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_ecc_encoder.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889348 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_encoder " "Found entity 2: secded_encoder" {  } { { "soc_system/synthesis/submodules/acl_ecc_encoder.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_ecc_encoder.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "soc_system/synthesis/submodules/acl_ll_fifo.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_ll_fifo.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "soc_system/synthesis/submodules/acl_ll_ram_fifo.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_ll_ram_fifo.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "soc_system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_valid_fifo_counter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_dspba_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_dspba_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_valid_fifo_counter " "Found entity 1: acl_dspba_valid_fifo_counter" {  } { { "soc_system/synthesis/submodules/acl_dspba_valid_fifo_counter.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_dspba_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "soc_system/synthesis/submodules/acl_staging_reg.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_staging_reg.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889365 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(322) " "Verilog HDL Attribute warning at hld_fifo.sv(322): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "soc_system/synthesis/submodules/hld_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_fifo.sv" 322 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1673250889369 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(326) " "Verilog HDL Attribute warning at hld_fifo.sv(326): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "soc_system/synthesis/submodules/hld_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_fifo.sv" 326 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1673250889369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo " "Found entity 1: hld_fifo" {  } { { "soc_system/synthesis/submodules/hld_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_fifo.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mid_speed_fifo " "Found entity 1: acl_mid_speed_fifo" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_latency_one_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_latency_one_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_one_ram_fifo " "Found entity 1: acl_latency_one_ram_fifo" {  } { { "soc_system/synthesis/submodules/acl_latency_one_ram_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_latency_one_ram_fifo.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_latency_zero_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_latency_zero_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_zero_ram_fifo " "Found entity 1: acl_latency_zero_ram_fifo" {  } { { "soc_system/synthesis/submodules/acl_latency_zero_ram_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_latency_zero_ram_fifo.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_fifo_zero_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_fifo_zero_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo_zero_width " "Found entity 1: hld_fifo_zero_width" {  } { { "soc_system/synthesis/submodules/hld_fifo_zero_width.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_fifo_zero_width.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_high_speed_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/acl_high_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_high_speed_fifo " "Found entity 1: acl_high_speed_fifo" {  } { { "soc_system/synthesis/submodules/acl_high_speed_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_high_speed_fifo.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889390 ""} { "Info" "ISGN_ENTITY_NAME" "2 scfifo_to_acl_high_speed_fifo " "Found entity 2: scfifo_to_acl_high_speed_fifo" {  } { { "soc_system/synthesis/submodules/acl_high_speed_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_high_speed_fifo.sv" 1304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_low_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_low_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_low_latency_fifo " "Found entity 1: acl_low_latency_fifo" {  } { { "soc_system/synthesis/submodules/acl_low_latency_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_low_latency_fifo.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_zero_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_zero_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_zero_latency_fifo " "Found entity 1: acl_zero_latency_fifo" {  } { { "soc_system/synthesis/submodules/acl_zero_latency_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_zero_latency_fifo.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_fanout_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_fanout_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fanout_pipeline " "Found entity 1: acl_fanout_pipeline" {  } { { "soc_system/synthesis/submodules/acl_fanout_pipeline.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_fanout_pipeline.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_std_synchronizer_nocut " "Found entity 1: acl_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/acl_std_synchronizer_nocut.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_std_synchronizer_nocut.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_threshold " "Found entity 1: acl_tessellated_incr_decr_threshold" {  } { { "soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_tessellated_incr_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_tessellated_incr_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_lookahead " "Found entity 1: acl_tessellated_incr_lookahead" {  } { { "soc_system/synthesis/submodules/acl_tessellated_incr_lookahead.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_tessellated_incr_lookahead.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_reset_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_reset_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_handler " "Found entity 1: acl_reset_handler" {  } { { "soc_system/synthesis/submodules/acl_reset_handler.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_reset_handler.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_lfsr.sv 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/acl_lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_lfsr " "Found entity 1: acl_lfsr" {  } { { "soc_system/synthesis/submodules/acl_lfsr.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_lfsr.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889423 ""} { "Info" "ISGN_ENTITY_NAME" "2 galois_lfsr " "Found entity 2: galois_lfsr" {  } { { "soc_system/synthesis/submodules/acl_lfsr.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_lfsr.sv" 1621 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889423 ""} { "Info" "ISGN_ENTITY_NAME" "3 fibonacci_lfsr " "Found entity 3: fibonacci_lfsr" {  } { { "soc_system/synthesis/submodules/acl_lfsr.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_lfsr.sv" 1682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_mlab_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_mlab_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mlab_fifo " "Found entity 1: acl_mlab_fifo" {  } { { "soc_system/synthesis/submodules/acl_mlab_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mlab_fifo.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_parameter_assert.svh 0 0 " "Found 0 design units, including 0 entities, in source file soc_system/synthesis/submodules/acl_parameter_assert.svh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889436 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "POP_GARBAGE pop_garbage acl_pop.v(62) " "Verilog HDL Declaration information at acl_pop.v(62): object \"POP_GARBAGE\" differs only in case from object \"pop_garbage\" in the same scope" {  } { { "soc_system/synthesis/submodules/acl_pop.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_pop.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673250889438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_pop.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_pop.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pop " "Found entity 1: acl_pop" {  } { { "soc_system/synthesis/submodules/acl_pop.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_pop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889439 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "acl_push.v(147) " "Verilog HDL warning at acl_push.v(147): extended using \"x\" or \"z\"" {  } { { "soc_system/synthesis/submodules/acl_push.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_push.v" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1673250889440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_push.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_push " "Found entity 1: acl_push" {  } { { "soc_system/synthesis/submodules/acl_push.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_push.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_token_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_token_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_token_fifo_counter " "Found entity 1: acl_token_fifo_counter" {  } { { "soc_system/synthesis/submodules/acl_token_fifo_counter.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_token_fifo_counter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pipeline " "Found entity 1: acl_pipeline" {  } { { "soc_system/synthesis/submodules/acl_pipeline.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_pipeline.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_dspba_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_dspba_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_buffer " "Found entity 1: acl_dspba_buffer" {  } { { "soc_system/synthesis/submodules/acl_dspba_buffer.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_dspba_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_enable_sink.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_enable_sink.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_enable_sink " "Found entity 1: acl_enable_sink" {  } { { "soc_system/synthesis/submodules/acl_enable_sink.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_enable_sink.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_memory_depth_quantization_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file soc_system/synthesis/submodules/hld_memory_depth_quantization_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hld_memory_depth_quantization_pkg (SystemVerilog) (soc_system) " "Found design unit 1: hld_memory_depth_quantization_pkg (SystemVerilog) (soc_system)" {  } { { "soc_system/synthesis/submodules/hld_memory_depth_quantization_pkg.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_memory_depth_quantization_pkg.sv" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_iord.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_iord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord " "Found entity 1: hld_iord" {  } { { "soc_system/synthesis/submodules/hld_iord.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_iord.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_iord_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_iord_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_latency " "Found entity 1: hld_iord_stall_latency" {  } { { "soc_system/synthesis/submodules/hld_iord_stall_latency.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_iord_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_iord_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_iord_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_valid " "Found entity 1: hld_iord_stall_valid" {  } { { "soc_system/synthesis/submodules/hld_iord_stall_valid.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_iord_stall_valid.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_shift_register_no_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_shift_register_no_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_shift_register_no_reset " "Found entity 1: acl_shift_register_no_reset" {  } { { "soc_system/synthesis/submodules/acl_shift_register_no_reset.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_shift_register_no_reset.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_iowr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_iowr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr " "Found entity 1: hld_iowr" {  } { { "soc_system/synthesis/submodules/hld_iowr.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_iowr.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_iowr_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_iowr_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_latency " "Found entity 1: hld_iowr_stall_latency" {  } { { "soc_system/synthesis/submodules/hld_iowr_stall_latency.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_iowr_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_iowr_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_iowr_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_valid " "Found entity 1: hld_iowr_stall_valid" {  } { { "soc_system/synthesis/submodules/hld_iowr_stall_valid.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_iowr_stall_valid.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_loop_profiler.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_loop_profiler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_loop_profiler " "Found entity 1: hld_loop_profiler" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_loop_profiler.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hld_sim_latency_tracker.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hld_sim_latency_tracker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_sim_latency_tracker " "Found entity 1: hld_sim_latency_tracker" {  } { { "soc_system/synthesis/submodules/hld_sim_latency_tracker.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_sim_latency_tracker.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_full_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_full_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_full_detector " "Found entity 1: acl_full_detector" {  } { { "soc_system/synthesis/submodules/acl_full_detector.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_full_detector.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_tessellated_incr_decr_decr.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/acl_tessellated_incr_decr_decr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_decr " "Found entity 1: acl_tessellated_incr_decr_decr" {  } { { "soc_system/synthesis/submodules/acl_tessellated_incr_decr_decr.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_tessellated_incr_decr_decr.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889487 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_tessellated_incr_decr " "Found entity 2: acl_tessellated_incr_decr" {  } { { "soc_system/synthesis/submodules/acl_tessellated_incr_decr_decr.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_tessellated_incr_decr_decr.sv" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/acl_reset_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/acl_reset_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_wire " "Found entity 1: acl_reset_wire" {  } { { "soc_system/synthesis/submodules/acl_reset_wire.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_reset_wire.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_function_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_function_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_function_wrapper " "Found entity 1: streamer_function_wrapper" {  } { { "soc_system/synthesis/submodules/streamer_function_wrapper.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_function_wrapper.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_projection_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_projection_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_projection_function " "Found entity 1: streamer_projection_function" {  } { { "soc_system/synthesis/submodules/streamer_projection_function.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_projection_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_bb_projection_b0_runonce.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_bb_projection_b0_runonce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_bb_projection_B0_runOnce " "Found entity 1: streamer_bb_projection_B0_runOnce" {  } { { "soc_system/synthesis/submodules/streamer_bb_projection_B0_runOnce.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_projection_B0_runOnce.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_bb_projection_b0_runonce_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_bb_projection_b0_runonce_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_bb_projection_B0_runOnce_stall_region " "Found entity 1: streamer_bb_projection_B0_runOnce_stall_region" {  } { { "soc_system/synthesis/submodules/streamer_bb_projection_B0_runOnce_stall_region.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_projection_B0_runOnce_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0 " "Found entity 1: streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0_reg " "Found entity 1: streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0_reg" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0_reg.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection0 " "Found entity 1: streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection1_reg " "Found entity 1: streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection1_reg" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection1_reg.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_projection_b0_runonce_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_projection_b0_runonce_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_projection_B0_runOnce_merge_reg " "Found entity 1: streamer_projection_B0_runOnce_merge_reg" {  } { { "soc_system/synthesis/submodules/streamer_projection_B0_runOnce_merge_reg.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_projection_B0_runOnce_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_projection_b0_runonce_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_projection_b0_runonce_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_projection_B0_runOnce_branch " "Found entity 1: streamer_projection_B0_runOnce_branch" {  } { { "soc_system/synthesis/submodules/streamer_projection_B0_runOnce_branch.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_projection_B0_runOnce_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_projection_b0_runonce_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_projection_b0_runonce_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_projection_B0_runOnce_merge " "Found entity 1: streamer_projection_B0_runOnce_merge" {  } { { "soc_system/synthesis/submodules/streamer_projection_B0_runOnce_merge.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_projection_B0_runOnce_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_bb_projection_b1_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_bb_projection_b1_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_bb_projection_B1_start " "Found entity 1: streamer_bb_projection_B1_start" {  } { { "soc_system/synthesis/submodules/streamer_bb_projection_B1_start.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_projection_B1_start.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_bb_projection_b1_start_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_bb_projection_b1_start_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_bb_projection_B1_start_stall_region " "Found entity 1: streamer_bb_projection_B1_start_stall_region" {  } { { "soc_system/synthesis/submodules/streamer_bb_projection_B1_start_stall_region.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_projection_B1_start_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_iord_bl_s0_unnamed_projection3_projection0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_iord_bl_s0_unnamed_projection3_projection0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_iord_bl_s0_unnamed_projection3_projection0 " "Found entity 1: streamer_i_iord_bl_s0_unnamed_projection3_projection0" {  } { { "soc_system/synthesis/submodules/streamer_i_iord_bl_s0_unnamed_projection3_projection0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iord_bl_s0_unnamed_projection3_projection0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_iowr_bl_s1_or_4_projection0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_iowr_bl_s1_or_4_projection0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_iowr_bl_s1_or_4_projection0 " "Found entity 1: streamer_i_iowr_bl_s1_or_4_projection0" {  } { { "soc_system/synthesis/submodules/streamer_i_iowr_bl_s1_or_4_projection0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iowr_bl_s1_or_4_projection0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0 " "Found entity 1: streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_c0_exit_projection0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_c0_exit_projection0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_c0_exit_projection0 " "Found entity 1: streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_c0_exit_projection0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_c0_exit_projection0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_c0_exit_projection0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0 " "Found entity 1: streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_projection0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_projection0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_pipeline_keep_going_projection0 " "Found entity 1: streamer_i_llvm_fpga_pipeline_keep_going_projection0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_projection0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_projection0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i1_notexitcond_projection0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i1_notexitcond_projection0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_push_i1_notexitcond_projection0 " "Found entity 1: streamer_i_llvm_fpga_push_i1_notexitcond_projection0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i1_notexitcond_projection0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i1_notexitcond_projection0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4 " "Found entity 1: streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000_c1_exit_projection0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000_c1_exit_projection0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000_c1_exit_projection0 " "Found entity 1: streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000_c1_exit_projection0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000_c1_exit_projection0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000_c1_exit_projection0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0 " "Found entity 1: streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_iord_bl_call_projection_unnam0000jection2_projection0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_iord_bl_call_projection_unnam0000jection2_projection0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_iord_bl_call_projection_unnam0000jection2_projection0 " "Found entity 1: streamer_i_iord_bl_call_projection_unnam0000jection2_projection0" {  } { { "soc_system/synthesis/submodules/streamer_i_iord_bl_call_projection_unnam0000jection2_projection0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iord_bl_call_projection_unnam0000jection2_projection0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_iowr_bl_return_projection_unn0000jection4_projection0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_iowr_bl_return_projection_unn0000jection4_projection0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_iowr_bl_return_projection_unn0000jection4_projection0 " "Found entity 1: streamer_i_iowr_bl_return_projection_unn0000jection4_projection0" {  } { { "soc_system/synthesis/submodules/streamer_i_iowr_bl_return_projection_unn0000jection4_projection0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iowr_bl_return_projection_unn0000jection4_projection0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_projection_b1_start_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_projection_b1_start_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_projection_B1_start_merge_reg " "Found entity 1: streamer_projection_B1_start_merge_reg" {  } { { "soc_system/synthesis/submodules/streamer_projection_B1_start_merge_reg.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_projection_B1_start_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_projection_b1_start_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_projection_b1_start_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_projection_B1_start_branch " "Found entity 1: streamer_projection_B1_start_branch" {  } { { "soc_system/synthesis/submodules/streamer_projection_B1_start_branch.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_projection_B1_start_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_projection_b1_start_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_projection_b1_start_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_projection_B1_start_merge " "Found entity 1: streamer_projection_B1_start_merge" {  } { { "soc_system/synthesis/submodules/streamer_projection_B1_start_merge.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_projection_B1_start_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_projection1_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_projection1_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_pipeline_keep_going_projection1_sr " "Found entity 1: streamer_i_llvm_fpga_pipeline_keep_going_projection1_sr" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_projection1_sr.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_projection1_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_projection1_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_projection1_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_pipeline_keep_going_projection1_valid_fifo " "Found entity 1: streamer_i_llvm_fpga_pipeline_keep_going_projection1_valid_fifo" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_projection1_valid_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_projection1_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_function " "Found entity 1: streamer_function" {  } { { "soc_system/synthesis/submodules/streamer_function.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_bb_b0_runonce.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_bb_b0_runonce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_bb_B0_runOnce " "Found entity 1: streamer_bb_B0_runOnce" {  } { { "soc_system/synthesis/submodules/streamer_bb_B0_runOnce.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B0_runOnce.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_bb_b0_runonce_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_bb_b0_runonce_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_bb_B0_runOnce_stall_region " "Found entity 1: streamer_bb_B0_runOnce_stall_region" {  } { { "soc_system/synthesis/submodules/streamer_bb_B0_runOnce_stall_region.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B0_runOnce_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0 " "Found entity 1: streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg " "Found entity 1: streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_push_token_i1_wt_limpush_0 " "Found entity 1: streamer_i_llvm_fpga_push_token_i1_wt_limpush_0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_push_token_i1_wt_limpush_1_reg " "Found entity 1: streamer_i_llvm_fpga_push_token_i1_wt_limpush_1_reg" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_b0_runonce_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_b0_runonce_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_B0_runOnce_merge_reg " "Found entity 1: streamer_B0_runOnce_merge_reg" {  } { { "soc_system/synthesis/submodules/streamer_B0_runOnce_merge_reg.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_B0_runOnce_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_b0_runonce_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_b0_runonce_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_B0_runOnce_branch " "Found entity 1: streamer_B0_runOnce_branch" {  } { { "soc_system/synthesis/submodules/streamer_B0_runOnce_branch.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_B0_runOnce_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_b0_runonce_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_b0_runonce_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_B0_runOnce_merge " "Found entity 1: streamer_B0_runOnce_merge" {  } { { "soc_system/synthesis/submodules/streamer_B0_runOnce_merge.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_B0_runOnce_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_bb_b1_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_bb_b1_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_bb_B1_start " "Found entity 1: streamer_bb_B1_start" {  } { { "soc_system/synthesis/submodules/streamer_bb_B1_start.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B1_start.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_bb_b1_start_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_bb_b1_start_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_bb_B1_start_stall_region " "Found entity 1: streamer_bb_B1_start_stall_region" {  } { { "soc_system/synthesis/submodules/streamer_bb_B1_start_stall_region.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B1_start_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_iord_bl_call_unnamed_streamer2_streamer0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_iord_bl_call_unnamed_streamer2_streamer0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_iord_bl_call_unnamed_streamer2_streamer0 " "Found entity 1: streamer_i_iord_bl_call_unnamed_streamer2_streamer0" {  } { { "soc_system/synthesis/submodules/streamer_i_iord_bl_call_unnamed_streamer2_streamer0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iord_bl_call_unnamed_streamer2_streamer0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_iord_bl_s2_unnamed_8_streamer0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_iord_bl_s2_unnamed_8_streamer0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_iord_bl_s2_unnamed_8_streamer0 " "Found entity 1: streamer_i_iord_bl_s2_unnamed_8_streamer0" {  } { { "soc_system/synthesis/submodules/streamer_i_iord_bl_s2_unnamed_8_streamer0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iord_bl_s2_unnamed_8_streamer0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_iowr_bl_s0_unnamed_3_streamer0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_iowr_bl_s0_unnamed_3_streamer0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_iowr_bl_s0_unnamed_3_streamer0 " "Found entity 1: streamer_i_iowr_bl_s0_unnamed_3_streamer0" {  } { { "soc_system/synthesis/submodules/streamer_i_iowr_bl_s0_unnamed_3_streamer0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iowr_bl_s0_unnamed_3_streamer0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_iowr_nb_return_unnamed_streamer9_streamer0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_iowr_nb_return_unnamed_streamer9_streamer0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_iowr_nb_return_unnamed_streamer9_streamer0 " "Found entity 1: streamer_i_iowr_nb_return_unnamed_streamer9_streamer0" {  } { { "soc_system/synthesis/submodules/streamer_i_iowr_nb_return_unnamed_streamer9_streamer0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iowr_nb_return_unnamed_streamer9_streamer0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0 " "Found entity 1: streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_streamer0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_streamer0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_streamer0 " "Found entity 1: streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_streamer0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_streamer0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_streamer0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0 " "Found entity 1: streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_pipeline_keep_going_0 " "Found entity 1: streamer_i_llvm_fpga_pipeline_keep_going_0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i1_notexitcond_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i1_notexitcond_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_push_i1_notexitcond_0 " "Found entity 1: streamer_i_llvm_fpga_push_i1_notexitcond_0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i1_notexitcond_0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i1_notexitcond_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_iord_bl_return_projection_unnamed_6_streamer0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_iord_bl_return_projection_unnamed_6_streamer0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_iord_bl_return_projection_unnamed_6_streamer0 " "Found entity 1: streamer_i_iord_bl_return_projection_unnamed_6_streamer0" {  } { { "soc_system/synthesis/submodules/streamer_i_iord_bl_return_projection_unnamed_6_streamer0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iord_bl_return_projection_unnamed_6_streamer0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_iord_bl_return_windowing_unnamed_7_streamer0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_iord_bl_return_windowing_unnamed_7_streamer0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_iord_bl_return_windowing_unnamed_7_streamer0 " "Found entity 1: streamer_i_iord_bl_return_windowing_unnamed_7_streamer0" {  } { { "soc_system/synthesis/submodules/streamer_i_iord_bl_return_windowing_unnamed_7_streamer0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iord_bl_return_windowing_unnamed_7_streamer0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_iowr_bl_call_projection_unnamed_4_streamer0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_iowr_bl_call_projection_unnamed_4_streamer0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_iowr_bl_call_projection_unnamed_4_streamer0 " "Found entity 1: streamer_i_iowr_bl_call_projection_unnamed_4_streamer0" {  } { { "soc_system/synthesis/submodules/streamer_i_iowr_bl_call_projection_unnamed_4_streamer0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iowr_bl_call_projection_unnamed_4_streamer0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_iowr_bl_call_windowing_unnamed_5_streamer0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_iowr_bl_call_windowing_unnamed_5_streamer0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_iowr_bl_call_windowing_unnamed_5_streamer0 " "Found entity 1: streamer_i_iowr_bl_call_windowing_unnamed_5_streamer0" {  } { { "soc_system/synthesis/submodules/streamer_i_iowr_bl_call_windowing_unnamed_5_streamer0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iowr_bl_call_windowing_unnamed_5_streamer0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_b1_start_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_b1_start_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_B1_start_merge_reg " "Found entity 1: streamer_B1_start_merge_reg" {  } { { "soc_system/synthesis/submodules/streamer_B1_start_merge_reg.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_B1_start_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_b1_start_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_b1_start_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_B1_start_branch " "Found entity 1: streamer_B1_start_branch" {  } { { "soc_system/synthesis/submodules/streamer_B1_start_branch.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_B1_start_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_b1_start_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_b1_start_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_B1_start_merge " "Found entity 1: streamer_B1_start_merge" {  } { { "soc_system/synthesis/submodules/streamer_B1_start_merge.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_B1_start_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_1_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_1_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_pipeline_keep_going_1_sr " "Found entity 1: streamer_i_llvm_fpga_pipeline_keep_going_1_sr" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_1_sr.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_1_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_1_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_1_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_pipeline_keep_going_1_valid_fifo " "Found entity 1: streamer_i_llvm_fpga_pipeline_keep_going_1_valid_fifo" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_1_valid_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_1_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_windowing_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_windowing_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_windowing_function " "Found entity 1: streamer_windowing_function" {  } { { "soc_system/synthesis/submodules/streamer_windowing_function.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_windowing_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_bb_windowing_b1_start_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_bb_windowing_b1_start_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_bb_windowing_B1_start_sr_1 " "Found entity 1: streamer_bb_windowing_B1_start_sr_1" {  } { { "soc_system/synthesis/submodules/streamer_bb_windowing_B1_start_sr_1.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_windowing_B1_start_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_bb_windowing_b0_runonce.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_bb_windowing_b0_runonce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_bb_windowing_B0_runOnce " "Found entity 1: streamer_bb_windowing_B0_runOnce" {  } { { "soc_system/synthesis/submodules/streamer_bb_windowing_B0_runOnce.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_windowing_B0_runOnce.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_bb_windowing_b0_runonce_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_bb_windowing_b0_runonce_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_bb_windowing_B0_runOnce_stall_region " "Found entity 1: streamer_bb_windowing_B0_runOnce_stall_region" {  } { { "soc_system/synthesis/submodules/streamer_bb_windowing_B0_runOnce_stall_region.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_windowing_B0_runOnce_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0 " "Found entity 1: streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0_reg " "Found entity 1: streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0_reg" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0_reg.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0 " "Found entity 1: streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing1_reg " "Found entity 1: streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing1_reg" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing1_reg.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_windowing_b0_runonce_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_windowing_b0_runonce_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_windowing_B0_runOnce_merge_reg " "Found entity 1: streamer_windowing_B0_runOnce_merge_reg" {  } { { "soc_system/synthesis/submodules/streamer_windowing_B0_runOnce_merge_reg.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_windowing_B0_runOnce_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_windowing_b0_runonce_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_windowing_b0_runonce_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_windowing_B0_runOnce_branch " "Found entity 1: streamer_windowing_B0_runOnce_branch" {  } { { "soc_system/synthesis/submodules/streamer_windowing_B0_runOnce_branch.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_windowing_B0_runOnce_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_windowing_b0_runonce_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_windowing_b0_runonce_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_windowing_B0_runOnce_merge " "Found entity 1: streamer_windowing_B0_runOnce_merge" {  } { { "soc_system/synthesis/submodules/streamer_windowing_B0_runOnce_merge.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_windowing_B0_runOnce_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_bb_windowing_b1_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_bb_windowing_b1_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_bb_windowing_B1_start " "Found entity 1: streamer_bb_windowing_B1_start" {  } { { "soc_system/synthesis/submodules/streamer_bb_windowing_B1_start.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_windowing_B1_start.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_bb_windowing_b1_start_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_bb_windowing_b1_start_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_bb_windowing_B1_start_stall_region " "Found entity 1: streamer_bb_windowing_B1_start_stall_region" {  } { { "soc_system/synthesis/submodules/streamer_bb_windowing_B1_start_stall_region.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_windowing_B1_start_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_iord_bl_s1_unnamed_windowing2_windowing0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_iord_bl_s1_unnamed_windowing2_windowing0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_iord_bl_s1_unnamed_windowing2_windowing0 " "Found entity 1: streamer_i_iord_bl_s1_unnamed_windowing2_windowing0" {  } { { "soc_system/synthesis/submodules/streamer_i_iord_bl_s1_unnamed_windowing2_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iord_bl_s1_unnamed_windowing2_windowing0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_iowr_bl_s2_or_6_windowing0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_iowr_bl_s2_or_6_windowing0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_iowr_bl_s2_or_6_windowing0 " "Found entity 1: streamer_i_iowr_bl_s2_or_6_windowing0" {  } { { "soc_system/synthesis/submodules/streamer_i_iowr_bl_s2_or_6_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iowr_bl_s2_or_6_windowing0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1 " "Found entity 1: streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0 " "Found entity 1: streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0 " "Found entity 1: streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_windowing0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_windowing0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_pipeline_keep_going_windowing0 " "Found entity 1: streamer_i_llvm_fpga_pipeline_keep_going_windowing0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_windowing0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i1_notexitcond_windowing0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i1_notexitcond_windowing0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_push_i1_notexitcond_windowing0 " "Found entity 1: streamer_i_llvm_fpga_push_i1_notexitcond_windowing0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i1_notexitcond_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i1_notexitcond_windowing0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6 " "Found entity 1: streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0 " "Found entity 1: streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo " "Found entity 1: streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000owing1_full_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000owing1_full_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000owing1_full_detector " "Found entity 1: streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000owing1_full_detector" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000owing1_full_detector.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000owing1_full_detector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0 " "Found entity 1: streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65 " "Found entity 1: streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz " "Found entity 1: streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y " "Found entity 1: streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_f32_sum_1_f_m_a0000ic_0_pop3_windowing0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_f32_sum_1_f_m_a0000ic_0_pop3_windowing0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_pop_f32_sum_1_f_m_a0000ic_0_pop3_windowing0 " "Found entity 1: streamer_i_llvm_fpga_pop_f32_sum_1_f_m_a0000ic_0_pop3_windowing0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_f32_sum_1_f_m_a0000ic_0_pop3_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_f32_sum_1_f_m_a0000ic_0_pop3_windowing0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_i32_count_1_f_m0000ic_0_pop4_windowing0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_i32_count_1_f_m0000ic_0_pop4_windowing0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_pop_i32_count_1_f_m0000ic_0_pop4_windowing0 " "Found entity 1: streamer_i_llvm_fpga_pop_i32_count_1_f_m0000ic_0_pop4_windowing0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_i32_count_1_f_m0000ic_0_pop4_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_i32_count_1_f_m0000ic_0_pop4_windowing0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_i32_i_1_windowi0000ic_0_pop5_windowing0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_i32_i_1_windowi0000ic_0_pop5_windowing0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_pop_i32_i_1_windowi0000ic_0_pop5_windowing0 " "Found entity 1: streamer_i_llvm_fpga_pop_i32_i_1_windowi0000ic_0_pop5_windowing0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_i32_i_1_windowi0000ic_0_pop5_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_i32_i_1_windowi0000ic_0_pop5_windowing0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0 " "Found entity 1: streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i32_count_1_f_0000c_0_push4_windowing0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i32_count_1_f_0000c_0_push4_windowing0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_push_i32_count_1_f_0000c_0_push4_windowing0 " "Found entity 1: streamer_i_llvm_fpga_push_i32_count_1_f_0000c_0_push4_windowing0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i32_count_1_f_0000c_0_push4_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i32_count_1_f_0000c_0_push4_windowing0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0 " "Found entity 1: streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_windowing_b1_start_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_windowing_b1_start_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_windowing_B1_start_merge_reg " "Found entity 1: streamer_windowing_B1_start_merge_reg" {  } { { "soc_system/synthesis/submodules/streamer_windowing_B1_start_merge_reg.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_windowing_B1_start_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_iord_bl_call_windowing_unnamed_windowing1_windowing0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_iord_bl_call_windowing_unnamed_windowing1_windowing0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_iord_bl_call_windowing_unnamed_windowing1_windowing0 " "Found entity 1: streamer_i_iord_bl_call_windowing_unnamed_windowing1_windowing0" {  } { { "soc_system/synthesis/submodules/streamer_i_iord_bl_call_windowing_unnamed_windowing1_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iord_bl_call_windowing_unnamed_windowing1_windowing0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_iowr_bl_return_windowing_unna0000indowing3_windowing0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_iowr_bl_return_windowing_unna0000indowing3_windowing0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_iowr_bl_return_windowing_unna0000indowing3_windowing0 " "Found entity 1: streamer_i_iowr_bl_return_windowing_unna0000indowing3_windowing0" {  } { { "soc_system/synthesis/submodules/streamer_i_iowr_bl_return_windowing_unna0000indowing3_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iowr_bl_return_windowing_unna0000indowing3_windowing0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_windowing_b1_start_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_windowing_b1_start_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_windowing_B1_start_branch " "Found entity 1: streamer_windowing_B1_start_branch" {  } { { "soc_system/synthesis/submodules/streamer_windowing_B1_start_branch.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_windowing_B1_start_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_windowing_b1_start_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_windowing_b1_start_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_windowing_B1_start_merge " "Found entity 1: streamer_windowing_B1_start_merge" {  } { { "soc_system/synthesis/submodules/streamer_windowing_B1_start_merge.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_windowing_B1_start_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_windowing2_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_windowing2_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_pipeline_keep_going_windowing2_sr " "Found entity 1: streamer_i_llvm_fpga_pipeline_keep_going_windowing2_sr" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_windowing2_sr.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_windowing2_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo " "Found entity 1: streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/streamer_internal.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/streamer_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 streamer_internal " "Found entity 1: streamer_internal" {  } { { "soc_system/synthesis/submodules/streamer_internal.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_internal.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250889947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250889947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "D:/project/quartus/stream/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250889947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250889949 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "de10_nano_soc_ghrd.v(77) " "Verilog HDL Module Instantiation warning at de10_nano_soc_ghrd.v(77): ignored dangling comma in List of Port Connections" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 77 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1673250890521 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_nano_soc_ghrd.v 1 1 " "Using design file de10_nano_soc_ghrd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_SoC_GHRD " "Found entity 1: DE10_NANO_SoC_GHRD" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250890523 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673250890523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_NANO_SoC_GHRD " "Elaborating entity \"DE10_NANO_SoC_GHRD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673250890529 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hps_fpga_reset_n de10_nano_soc_ghrd.v(41) " "Verilog HDL warning at de10_nano_soc_ghrd.v(41): object hps_fpga_reset_n used but never assigned" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 41 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1673250890530 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fpga_led_internal de10_nano_soc_ghrd.v(43) " "Verilog HDL warning at de10_nano_soc_ghrd.v(43): object fpga_led_internal used but never assigned" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 43 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1673250890530 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fpga_led_internal 0 de10_nano_soc_ghrd.v(43) " "Net \"fpga_led_internal\" at de10_nano_soc_ghrd.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1673250890532 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hps_fpga_reset_n 0 de10_nano_soc_ghrd.v(41) " "Net \"hps_fpga_reset_n\" at de10_nano_soc_ghrd.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1673250890532 "|DE10_NANO_SoC_GHRD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "de10_nano_soc_ghrd.v" "u0" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250890554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "D:/project/quartus/stream/soc_system/synthesis/soc_system.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250890566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_hps_0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250890572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_hps_0.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250890581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250890587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250890591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250890597 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673250890598 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673250890598 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250890601 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250890606 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250890610 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1673250890617 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250890617 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1673250890617 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673250890617 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250890621 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673250890623 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673250890623 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250890629 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673250890634 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673250890634 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673250890634 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673250890634 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250890638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250890725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250890747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250890759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250890770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250890820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250890822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250890822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250890822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250890822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250890822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250890822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250890822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250890822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250890822 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673250890822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/project/quartus/stream/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250890889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250890889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250890892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250890901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250890907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250890912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891037 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250891046 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250891046 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250891046 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250891046 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250891046 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250891046 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_streamer_0 soc_system:u0\|soc_system_streamer_0:streamer_0 " "Elaborating entity \"soc_system_streamer_0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\"" {  } { { "soc_system/synthesis/soc_system.v" "streamer_0" { Text "D:/project/quartus/stream/soc_system/synthesis/soc_system.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_internal soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst " "Elaborating entity \"streamer_internal\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_streamer_0.v" "streamer_internal_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_streamer_0.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_function_wrapper soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal " "Elaborating entity \"streamer_function_wrapper\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\"" {  } { { "soc_system/synthesis/submodules/streamer_internal.v" "streamer_internal" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_internal.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_windowing_function soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function " "Elaborating entity \"streamer_windowing_function\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\"" {  } { { "soc_system/synthesis/submodules/streamer_function_wrapper.sv" "thewindowing_function" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_function_wrapper.sv" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo " "Elaborating entity \"streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo\"" {  } { { "soc_system/synthesis/submodules/streamer_windowing_function.sv" "thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_windowing_function.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "acl_reset_handler_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo\|acl_data_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo\|acl_data_fifo:fifo\|acl_valid_fifo_counter:counter " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo\|acl_data_fifo:fifo\|acl_valid_fifo_counter:counter\"" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "counter" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891123 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(172) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(172): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_valid_fifo_counter.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250891125 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_valid_fifo_counter.v(176) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(176): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_valid_fifo_counter.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250891125 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(254) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(254): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_valid_fifo_counter.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250891125 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_valid_fifo_counter.v(256) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(256): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_valid_fifo_counter.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250891125 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1673250891125 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inv_cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"inv_cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1673250891125 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_all_ones acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_all_ones\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1673250891125 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_pipeline_keep_going_windowing2_sr soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_i_llvm_fpga_pipeline_keep_going_windowing2_sr:thei_llvm_fpga_pipeline_keep_going_windowing2_sr " "Elaborating entity \"streamer_i_llvm_fpga_pipeline_keep_going_windowing2_sr\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_i_llvm_fpga_pipeline_keep_going_windowing2_sr:thei_llvm_fpga_pipeline_keep_going_windowing2_sr\"" {  } { { "soc_system/synthesis/submodules/streamer_windowing_function.sv" "thei_llvm_fpga_pipeline_keep_going_windowing2_sr" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_windowing_function.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_bb_windowing_B0_runOnce soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce " "Elaborating entity \"streamer_bb_windowing_B0_runOnce\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\"" {  } { { "soc_system/synthesis/submodules/streamer_windowing_function.sv" "thebb_windowing_B0_runOnce" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_windowing_function.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_windowing_B0_runOnce_branch soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_windowing_B0_runOnce_branch:thewindowing_B0_runOnce_branch " "Elaborating entity \"streamer_windowing_B0_runOnce_branch\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_windowing_B0_runOnce_branch:thewindowing_B0_runOnce_branch\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_windowing_B0_runOnce.sv" "thewindowing_B0_runOnce_branch" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_windowing_B0_runOnce.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_bb_windowing_B0_runOnce_stall_region soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_bb_windowing_B0_runOnce_stall_region:thebb_windowing_B0_runOnce_stall_region " "Elaborating entity \"streamer_bb_windowing_B0_runOnce_stall_region\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_bb_windowing_B0_runOnce_stall_region:thebb_windowing_B0_runOnce_stall_region\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_windowing_B0_runOnce.sv" "thebb_windowing_B0_runOnce_stall_region" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_windowing_B0_runOnce.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_windowing_B0_runOnce_merge_reg soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_bb_windowing_B0_runOnce_stall_region:thebb_windowing_B0_runOnce_stall_region\|streamer_windowing_B0_runOnce_merge_reg:thewindowing_B0_runOnce_merge_reg " "Elaborating entity \"streamer_windowing_B0_runOnce_merge_reg\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_bb_windowing_B0_runOnce_stall_region:thebb_windowing_B0_runOnce_stall_region\|streamer_windowing_B0_runOnce_merge_reg:thewindowing_B0_runOnce_merge_reg\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_windowing_B0_runOnce_stall_region.sv" "thewindowing_B0_runOnce_merge_reg" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_windowing_B0_runOnce_stall_region.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_bb_windowing_B0_runOnce_stall_region:thebb_windowing_B0_runOnce_stall_region\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0:thei_llvm_fpga_push_token_i1_wt_limpush_windowing1 " "Elaborating entity \"streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_bb_windowing_B0_runOnce_stall_region:thebb_windowing_B0_runOnce_stall_region\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0:thei_llvm_fpga_push_token_i1_wt_limpush_windowing1\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_windowing_B0_runOnce_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_windowing1" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_windowing_B0_runOnce_stall_region.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_bb_windowing_B0_runOnce_stall_region:thebb_windowing_B0_runOnce_stall_region\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0:thei_llvm_fpga_push_token_i1_wt_limpush_windowing1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_windowing1 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_bb_windowing_B0_runOnce_stall_region:thebb_windowing_B0_runOnce_stall_region\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0:thei_llvm_fpga_push_token_i1_wt_limpush_windowing1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_windowing1\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_windowing1" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_token_fifo_counter soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_bb_windowing_B0_runOnce_stall_region:thebb_windowing_B0_runOnce_stall_region\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0:thei_llvm_fpga_push_token_i1_wt_limpush_windowing1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_windowing1\|acl_token_fifo_counter:fifo " "Elaborating entity \"acl_token_fifo_counter\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_bb_windowing_B0_runOnce_stall_region:thebb_windowing_B0_runOnce_stall_region\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0:thei_llvm_fpga_push_token_i1_wt_limpush_windowing1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_windowing1\|acl_token_fifo_counter:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_push.v" "fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_push.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing1_reg soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_bb_windowing_B0_runOnce_stall_region:thebb_windowing_B0_runOnce_stall_region\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0:thei_llvm_fpga_push_token_i1_wt_limpush_windowing1\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_windowing1_reg " "Elaborating entity \"streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing1_reg\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_bb_windowing_B0_runOnce_stall_region:thebb_windowing_B0_runOnce_stall_region\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0:thei_llvm_fpga_push_token_i1_wt_limpush_windowing1\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_windowing1_reg\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_windowing1_reg" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_bb_windowing_B0_runOnce_stall_region:thebb_windowing_B0_runOnce_stall_region\|streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0:thei_llvm_fpga_pop_token_i1_wt_limpop_windowing0 " "Elaborating entity \"streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_bb_windowing_B0_runOnce_stall_region:thebb_windowing_B0_runOnce_stall_region\|streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0:thei_llvm_fpga_pop_token_i1_wt_limpop_windowing0\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_windowing_B0_runOnce_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_windowing0" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_windowing_B0_runOnce_stall_region.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_bb_windowing_B0_runOnce_stall_region:thebb_windowing_B0_runOnce_stall_region\|streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0:thei_llvm_fpga_pop_token_i1_wt_limpop_windowing0\|acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_windowing1 " "Elaborating entity \"acl_pop\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_bb_windowing_B0_runOnce_stall_region:thebb_windowing_B0_runOnce_stall_region\|streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0:thei_llvm_fpga_pop_token_i1_wt_limpop_windowing0\|acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_windowing1\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_windowing1" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0_reg soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_bb_windowing_B0_runOnce_stall_region:thebb_windowing_B0_runOnce_stall_region\|streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0:thei_llvm_fpga_pop_token_i1_wt_limpop_windowing0\|streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_windowing0_reg " "Elaborating entity \"streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0_reg\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_bb_windowing_B0_runOnce_stall_region:thebb_windowing_B0_runOnce_stall_region\|streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0:thei_llvm_fpga_pop_token_i1_wt_limpop_windowing0\|streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_windowing0_reg\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_windowing0_reg" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_windowing_B0_runOnce_merge soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_windowing_B0_runOnce_merge:thewindowing_B0_runOnce_merge " "Elaborating entity \"streamer_windowing_B0_runOnce_merge\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_windowing_B0_runOnce_merge:thewindowing_B0_runOnce_merge\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_windowing_B0_runOnce.sv" "thewindowing_B0_runOnce_merge" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_windowing_B0_runOnce.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_bb_windowing_B1_start_sr_1 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start_sr_1:thebb_windowing_B1_start_sr_1_aunroll_x " "Elaborating entity \"streamer_bb_windowing_B1_start_sr_1\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start_sr_1:thebb_windowing_B1_start_sr_1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_windowing_function.sv" "thebb_windowing_B1_start_sr_1_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_windowing_function.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_bb_windowing_B1_start soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start " "Elaborating entity \"streamer_bb_windowing_B1_start\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\"" {  } { { "soc_system/synthesis/submodules/streamer_windowing_function.sv" "thebb_windowing_B1_start" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_windowing_function.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_windowing_B1_start_branch soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_windowing_B1_start_branch:thewindowing_B1_start_branch " "Elaborating entity \"streamer_windowing_B1_start_branch\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_windowing_B1_start_branch:thewindowing_B1_start_branch\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_windowing_B1_start.sv" "thewindowing_B1_start_branch" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_windowing_B1_start.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_windowing_B1_start_merge soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_windowing_B1_start_merge:thewindowing_B1_start_merge " "Elaborating entity \"streamer_windowing_B1_start_merge\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_windowing_B1_start_merge:thewindowing_B1_start_merge\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_windowing_B1_start.sv" "thewindowing_B1_start_merge" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_windowing_B1_start.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_bb_windowing_B1_start_stall_region soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region " "Elaborating entity \"streamer_bb_windowing_B1_start_stall_region\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_windowing_B1_start.sv" "thebb_windowing_B1_start_stall_region" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_windowing_B1_start.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_iowr_bl_return_windowing_unna0000indowing3_windowing0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iowr_bl_return_windowing_unna0000indowing3_windowing0:thei_iowr_bl_return_windowing_unnamed_windowing3_windowing9 " "Elaborating entity \"streamer_i_iowr_bl_return_windowing_unna0000indowing3_windowing0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iowr_bl_return_windowing_unna0000indowing3_windowing0:thei_iowr_bl_return_windowing_unnamed_windowing3_windowing9\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_windowing_B1_start_stall_region.sv" "thei_iowr_bl_return_windowing_unnamed_windowing3_windowing9" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_windowing_B1_start_stall_region.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iowr_bl_return_windowing_unna0000indowing3_windowing0:thei_iowr_bl_return_windowing_unnamed_windowing3_windowing9\|hld_iowr:theiowr " "Elaborating entity \"hld_iowr\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iowr_bl_return_windowing_unna0000indowing3_windowing0:thei_iowr_bl_return_windowing_unnamed_windowing3_windowing9\|hld_iowr:theiowr\"" {  } { { "soc_system/synthesis/submodules/streamer_i_iowr_bl_return_windowing_unna0000indowing3_windowing0.sv" "theiowr" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iowr_bl_return_windowing_unna0000indowing3_windowing0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iowr_bl_return_windowing_unna0000indowing3_windowing0:thei_iowr_bl_return_windowing_unnamed_windowing3_windowing9\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iowr_bl_return_windowing_unna0000indowing3_windowing0:thei_iowr_bl_return_windowing_unnamed_windowing3_windowing9\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "soc_system/synthesis/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891255 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ack hld_iowr_stall_valid.sv(102) " "Output port \"o_ack\" at hld_iowr_stall_valid.sv(102) has no driver" {  } { { "soc_system/synthesis/submodules/hld_iowr_stall_valid.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_iowr_stall_valid.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673250891256 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_iowr_bl_return_windowing_unna0000indowing3_windowing0:thei_iowr_bl_return_windowing_unnamed_windowing3_windowing9|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iowr_bl_return_windowing_unna0000indowing3_windowing0:thei_iowr_bl_return_windowing_unnamed_windowing3_windowing9\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iowr_bl_return_windowing_unna0000indowing3_windowing0:thei_iowr_bl_return_windowing_unnamed_windowing3_windowing9\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "soc_system/synthesis/submodules/hld_iowr_stall_valid.sv" "acl_reset_handler_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_iowr_stall_valid.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_iowr_bl_s2_or_6_windowing0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iowr_bl_s2_or_6_windowing0:thei_iowr_bl_s2_or_6_windowing8_aunroll_x " "Elaborating entity \"streamer_i_iowr_bl_s2_or_6_windowing0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iowr_bl_s2_or_6_windowing0:thei_iowr_bl_s2_or_6_windowing8_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_windowing_B1_start_stall_region.sv" "thei_iowr_bl_s2_or_6_windowing8_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_windowing_B1_start_stall_region.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iowr_bl_s2_or_6_windowing0:thei_iowr_bl_s2_or_6_windowing8_aunroll_x\|hld_iowr:theiowr " "Elaborating entity \"hld_iowr\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iowr_bl_s2_or_6_windowing0:thei_iowr_bl_s2_or_6_windowing8_aunroll_x\|hld_iowr:theiowr\"" {  } { { "soc_system/synthesis/submodules/streamer_i_iowr_bl_s2_or_6_windowing0.sv" "theiowr" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iowr_bl_s2_or_6_windowing0.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iowr_bl_s2_or_6_windowing0:thei_iowr_bl_s2_or_6_windowing8_aunroll_x\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iowr_bl_s2_or_6_windowing0:thei_iowr_bl_s2_or_6_windowing8_aunroll_x\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "soc_system/synthesis/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891275 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ack hld_iowr_stall_valid.sv(102) " "Output port \"o_ack\" at hld_iowr_stall_valid.sv(102) has no driver" {  } { { "soc_system/synthesis/submodules/hld_iowr_stall_valid.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_iowr_stall_valid.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673250891278 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_iowr_bl_s2_or_6_windowing0:thei_iowr_bl_s2_or_6_windowing8_aunroll_x|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x " "Elaborating entity \"streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_windowing_B1_start_stall_region.sv" "thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_windowing_B1_start_stall_region.sv" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x " "Elaborating entity \"streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6.sv" "thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|dspba_delay_ver:redist29_sync_together70_aunroll_x_in_i_valid_7 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|dspba_delay_ver:redist29_sync_together70_aunroll_x_in_i_valid_7\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "redist29_sync_together70_aunroll_x_in_i_valid_7" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|dspba_delay_ver:redist32_sync_together70_aunroll_x_in_i_valid_15 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|dspba_delay_ver:redist32_sync_together70_aunroll_x_in_i_valid_15\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "redist32_sync_together70_aunroll_x_in_i_valid_15" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|dspba_delay_ver:redist33_sync_together70_aunroll_x_in_i_valid_38 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|dspba_delay_ver:redist33_sync_together70_aunroll_x_in_i_valid_38\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "redist33_sync_together70_aunroll_x_in_i_valid_38" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|dspba_delay_ver:redist0_valid_fanout_reg0_q_9 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|dspba_delay_ver:redist0_valid_fanout_reg0_q_9\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "redist0_valid_fanout_reg0_q_9" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist26_sync_together70_aunroll_x_in_c1_eni2_15_tpl_9_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist26_sync_together70_aunroll_x_in_c1_eni2_15_tpl_9_mem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "redist26_sync_together70_aunroll_x_in_c1_eni2_15_tpl_9_mem_dmem" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist26_sync_together70_aunroll_x_in_c1_eni2_15_tpl_9_mem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist26_sync_together70_aunroll_x_in_c1_eni2_15_tpl_9_mem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 1265 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist26_sync_together70_aunroll_x_in_c1_eni2_15_tpl_9_mem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist26_sync_together70_aunroll_x_in_c1_eni2_15_tpl_9_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6 " "Parameter \"numwords_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 6 " "Parameter \"numwords_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891405 ""}  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 1265 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673250891405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_q362.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_q362.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_q362 " "Found entity 1: altera_syncram_q362" {  } { { "db/altera_syncram_q362.tdf" "" { Text "D:/project/quartus/stream/db/altera_syncram_q362.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250891468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250891468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_q362 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist26_sync_together70_aunroll_x_in_c1_eni2_15_tpl_9_mem_dmem\|altera_syncram_q362:auto_generated " "Elaborating entity \"altera_syncram_q362\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist26_sync_together70_aunroll_x_in_c1_eni2_15_tpl_9_mem_dmem\|altera_syncram_q362:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dn94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dn94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dn94 " "Found entity 1: altsyncram_dn94" {  } { { "db/altsyncram_dn94.tdf" "" { Text "D:/project/quartus/stream/db/altsyncram_dn94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250891542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250891542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dn94 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist26_sync_together70_aunroll_x_in_c1_eni2_15_tpl_9_mem_dmem\|altera_syncram_q362:auto_generated\|altsyncram_dn94:altsyncram1 " "Elaborating entity \"altsyncram_dn94\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist26_sync_together70_aunroll_x_in_c1_eni2_15_tpl_9_mem_dmem\|altera_syncram_q362:auto_generated\|altsyncram_dn94:altsyncram1\"" {  } { { "db/altera_syncram_q362.tdf" "altsyncram1" { Text "D:/project/quartus/stream/db/altera_syncram_q362.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist11_sync_together70_aunroll_x_in_c1_eni2_1_tpl_9_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist11_sync_together70_aunroll_x_in_c1_eni2_1_tpl_9_mem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "redist11_sync_together70_aunroll_x_in_c1_eni2_1_tpl_9_mem_dmem" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 1437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist11_sync_together70_aunroll_x_in_c1_eni2_1_tpl_9_mem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist11_sync_together70_aunroll_x_in_c1_eni2_1_tpl_9_mem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 1437 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist11_sync_together70_aunroll_x_in_c1_eni2_1_tpl_9_mem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist11_sync_together70_aunroll_x_in_c1_eni2_1_tpl_9_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6 " "Parameter \"numwords_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 6 " "Parameter \"numwords_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891582 ""}  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 1437 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673250891582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_0162.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_0162.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_0162 " "Found entity 1: altera_syncram_0162" {  } { { "db/altera_syncram_0162.tdf" "" { Text "D:/project/quartus/stream/db/altera_syncram_0162.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250891656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250891656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_0162 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist11_sync_together70_aunroll_x_in_c1_eni2_1_tpl_9_mem_dmem\|altera_syncram_0162:auto_generated " "Elaborating entity \"altera_syncram_0162\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist11_sync_together70_aunroll_x_in_c1_eni2_1_tpl_9_mem_dmem\|altera_syncram_0162:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jk94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jk94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jk94 " "Found entity 1: altsyncram_jk94" {  } { { "db/altsyncram_jk94.tdf" "" { Text "D:/project/quartus/stream/db/altsyncram_jk94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250891720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250891720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jk94 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist11_sync_together70_aunroll_x_in_c1_eni2_1_tpl_9_mem_dmem\|altera_syncram_0162:auto_generated\|altsyncram_jk94:altsyncram1 " "Elaborating entity \"altsyncram_jk94\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist11_sync_together70_aunroll_x_in_c1_eni2_1_tpl_9_mem_dmem\|altera_syncram_0162:auto_generated\|altsyncram_jk94:altsyncram1\"" {  } { { "db/altera_syncram_0162.tdf" "altsyncram1" { Text "D:/project/quartus/stream/db/altera_syncram_0162.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_split_0_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_split_0_mem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_split_0_mem_dmem" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 1557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_split_0_mem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_split_0_mem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 1557 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_split_0_mem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_split_0_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 30 " "Parameter \"numwords_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 30 " "Parameter \"numwords_b\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891761 ""}  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 1557 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673250891761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_o662.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_o662.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_o662 " "Found entity 1: altera_syncram_o662" {  } { { "db/altera_syncram_o662.tdf" "" { Text "D:/project/quartus/stream/db/altera_syncram_o662.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250891813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250891813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_o662 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_split_0_mem_dmem\|altera_syncram_o662:auto_generated " "Elaborating entity \"altera_syncram_o662\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_split_0_mem_dmem\|altera_syncram_o662:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bq94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bq94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bq94 " "Found entity 1: altsyncram_bq94" {  } { { "db/altsyncram_bq94.tdf" "" { Text "D:/project/quartus/stream/db/altsyncram_bq94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250891889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250891889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bq94 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_split_0_mem_dmem\|altera_syncram_o662:auto_generated\|altsyncram_bq94:altsyncram1 " "Elaborating entity \"altsyncram_bq94\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_split_0_mem_dmem\|altera_syncram_o662:auto_generated\|altsyncram_bq94:altsyncram1\"" {  } { { "db/altera_syncram_o662.tdf" "altsyncram1" { Text "D:/project/quartus/stream/db/altera_syncram_o662.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_mem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_mem_dmem" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 1656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_mem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_mem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 1656 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_mem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250891926 ""}  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 1656 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673250891926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_e362.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_e362.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_e362 " "Found entity 1: altera_syncram_e362" {  } { { "db/altera_syncram_e362.tdf" "" { Text "D:/project/quartus/stream/db/altera_syncram_e362.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250891990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250891990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_e362 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_mem_dmem\|altera_syncram_e362:auto_generated " "Elaborating entity \"altera_syncram_e362\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_mem_dmem\|altera_syncram_e362:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250891993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1n94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1n94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1n94 " "Found entity 1: altsyncram_1n94" {  } { { "db/altsyncram_1n94.tdf" "" { Text "D:/project/quartus/stream/db/altsyncram_1n94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250892053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250892053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1n94 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_mem_dmem\|altera_syncram_e362:auto_generated\|altsyncram_1n94:altsyncram1 " "Elaborating entity \"altsyncram_1n94\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_mem_dmem\|altera_syncram_e362:auto_generated\|altsyncram_1n94:altsyncram1\"" {  } { { "db/altera_syncram_e362.tdf" "altsyncram1" { Text "D:/project/quartus/stream/db/altera_syncram_e362.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45 " "Elaborating entity \"streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 2822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0.sv" "thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_push.v" "fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "soc_system/synthesis/submodules/acl_fifo.v" "hld_fifo_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892283 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hld_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250892285 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "soc_system/synthesis/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250892290 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "acl_reset_handler_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892380 ""}  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673250892380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_er32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_er32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_er32 " "Found entity 1: dpram_er32" {  } { { "db/dpram_er32.tdf" "" { Text "D:/project/quartus/stream/db/dpram_er32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250892449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250892449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_er32 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated " "Elaborating entity \"dpram_er32\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "soc_system/synthesis/submodules/acl_lfsr.sv" "acl_reset_handler_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_lfsr.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "soc_system/synthesis/submodules/acl_lfsr.sv" "lfsr_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_lfsr.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250892533 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892543 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250892546 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45\|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892554 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250892556 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push5_windowing0:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|acl_push:thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_pop_i32_i_1_windowi0000ic_0_pop5_windowing0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_pop_i32_i_1_windowi0000ic_0_pop5_windowing0:thei_llvm_fpga_pop_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_pop5_windowing12 " "Elaborating entity \"streamer_i_llvm_fpga_pop_i32_i_1_windowi0000ic_0_pop5_windowing0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_pop_i32_i_1_windowi0000ic_0_pop5_windowing0:thei_llvm_fpga_pop_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_pop5_windowing12\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "thei_llvm_fpga_pop_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_pop5_windowing12" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_pop_i32_i_1_windowi0000ic_0_pop5_windowing0:thei_llvm_fpga_pop_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_pop5_windowing12\|acl_pop:thei_llvm_fpga_pop_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_pop5_windowing1 " "Elaborating entity \"acl_pop\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_pop_i32_i_1_windowi0000ic_0_pop5_windowing0:thei_llvm_fpga_pop_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_pop5_windowing12\|acl_pop:thei_llvm_fpga_pop_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_pop5_windowing1\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_i32_i_1_windowi0000ic_0_pop5_windowing0.sv" "thei_llvm_fpga_pop_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_pop5_windowing1" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_i32_i_1_windowi0000ic_0_pop5_windowing0.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|dspba_delay_ver:i_cmp_windowing14_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|dspba_delay_ver:i_cmp_windowing14_delay\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "i_cmp_windowing14_delay" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 2867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_push_i32_count_1_f_0000c_0_push4_windowing0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_count_1_f_0000c_0_push4_windowing0:thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41 " "Elaborating entity \"streamer_i_llvm_fpga_push_i32_count_1_f_0000c_0_push4_windowing0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_count_1_f_0000c_0_push4_windowing0:thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 2901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_count_1_f_0000c_0_push4_windowing0:thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41\|acl_push:thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i32_count_1_f_0000c_0_push4_windowing0:thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41\|acl_push:thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i32_count_1_f_0000c_0_push4_windowing0.sv" "thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i32_count_1_f_0000c_0_push4_windowing0.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|dspba_delay_ver:redist27_sync_together70_aunroll_x_in_c1_eni2_16_tpl_8 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|dspba_delay_ver:redist27_sync_together70_aunroll_x_in_c1_eni2_16_tpl_8\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "redist27_sync_together70_aunroll_x_in_c1_eni2_16_tpl_8" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 2905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_pop_i32_count_1_f_m0000ic_0_pop4_windowing0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_pop_i32_count_1_f_m0000ic_0_pop4_windowing0:thei_llvm_fpga_pop_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_pop4_windowing19 " "Elaborating entity \"streamer_i_llvm_fpga_pop_i32_count_1_f_m0000ic_0_pop4_windowing0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_pop_i32_count_1_f_m0000ic_0_pop4_windowing0:thei_llvm_fpga_pop_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_pop4_windowing19\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "thei_llvm_fpga_pop_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_pop4_windowing19" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 2926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz:thei_conv_i_windowing21 " "Elaborating entity \"streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz:thei_conv_i_windowing21\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "thei_conv_i_windowing21" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 2970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz:thei_conv_i_windowing21\|dspba_delay_ver:redist21_signX_uid6_block_rsrvd_fix_b_16 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz:thei_conv_i_windowing21\|dspba_delay_ver:redist21_signX_uid6_block_rsrvd_fix_b_16\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz.sv" "redist21_signX_uid6_block_rsrvd_fix_b_16" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz:thei_conv_i_windowing21\|dspba_delay_ver:xXorSign_uid7_block_rsrvd_fix_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz:thei_conv_i_windowing21\|dspba_delay_ver:xXorSign_uid7_block_rsrvd_fix_delay\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz.sv" "xXorSign_uid7_block_rsrvd_fix_delay" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist6_i_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17_out_data_out_22_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist6_i_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17_out_data_out_22_mem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "redist6_i_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17_out_data_out_22_mem_dmem" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 3189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist6_i_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17_out_data_out_22_mem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist6_i_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17_out_data_out_22_mem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 3189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist6_i_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17_out_data_out_22_mem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist6_i_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17_out_data_out_22_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 18 " "Parameter \"numwords_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 18 " "Parameter \"numwords_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250892887 ""}  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 3189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673250892887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_4762.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_4762.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_4762 " "Found entity 1: altera_syncram_4762" {  } { { "db/altera_syncram_4762.tdf" "" { Text "D:/project/quartus/stream/db/altera_syncram_4762.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250892947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250892947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_4762 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist6_i_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17_out_data_out_22_mem_dmem\|altera_syncram_4762:auto_generated " "Elaborating entity \"altera_syncram_4762\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist6_i_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17_out_data_out_22_mem_dmem\|altera_syncram_4762:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250892950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nq94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nq94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nq94 " "Found entity 1: altsyncram_nq94" {  } { { "db/altsyncram_nq94.tdf" "" { Text "D:/project/quartus/stream/db/altsyncram_nq94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250893014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250893014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nq94 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist6_i_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17_out_data_out_22_mem_dmem\|altera_syncram_4762:auto_generated\|altsyncram_nq94:altsyncram1 " "Elaborating entity \"altsyncram_nq94\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist6_i_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17_out_data_out_22_mem_dmem\|altera_syncram_4762:auto_generated\|altsyncram_nq94:altsyncram1\"" {  } { { "db/altera_syncram_4762.tdf" "altsyncram1" { Text "D:/project/quartus/stream/db/altera_syncram_4762.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|dspba_delay_ver:redist48_i_tobool_mask_trunc_windowing42_sel_x_b_29 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|dspba_delay_ver:redist48_i_tobool_mask_trunc_windowing42_sel_x_b_29\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "redist48_i_tobool_mask_trunc_windowing42_sel_x_b_29" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 3207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|dspba_delay_ver:redist1_i_selcond_windowing_1_windowing36_q_29 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|dspba_delay_ver:redist1_i_selcond_windowing_1_windowing36_q_29\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "redist1_i_selcond_windowing_1_windowing36_q_29" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 3229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38 " "Elaborating entity \"streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 3257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0.sv" "thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_push.v" "fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_ram_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo " "Elaborating entity \"acl_ll_ram_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893091 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ll_ram_fifo.v(174) " "Verilog HDL assignment warning at acl_ll_ram_fifo.v(174): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_ll_ram_fifo.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_ll_ram_fifo.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250893093 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\"" {  } { { "soc_system/synthesis/submodules/acl_ll_ram_fifo.v" "ram_fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_ll_ram_fifo.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "soc_system/synthesis/submodules/acl_fifo.v" "hld_fifo_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893115 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hld_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250893117 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "soc_system/synthesis/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893119 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250893122 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893223 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250893225 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893235 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250893237 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893249 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250893252 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\"" {  } { { "soc_system/synthesis/submodules/acl_ll_ram_fifo.v" "ll_fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_ll_ram_fifo.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893272 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250893275 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250893275 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_staging_reg:staging_reg\"" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "staging_reg" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\"" {  } { { "soc_system/synthesis/submodules/acl_ll_ram_fifo.v" "sel_fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_ll_ram_fifo.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893327 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (6)" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250893330 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (6)" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250893330 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_f32_sum_1_f_m_0000c_0_push3_windowing0:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38\|acl_push:thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_staging_reg:staging_reg\"" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "staging_reg" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_pop_f32_sum_1_f_m_a0000ic_0_pop3_windowing0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_pop_f32_sum_1_f_m_a0000ic_0_pop3_windowing0:thei_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17 " "Elaborating entity \"streamer_i_llvm_fpga_pop_f32_sum_1_f_m_a0000ic_0_pop3_windowing0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_i_llvm_fpga_pop_f32_sum_1_f_m_a0000ic_0_pop3_windowing0:thei_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "thei_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 3282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18 " "Elaborating entity \"streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "thei_add_i_windowing18" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 3305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|dspba_delay_ver:alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|dspba_delay_ver:alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" "alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|dspba_delay_ver:fracBAddOpPostXor_uid82_block_rsrvd_fix_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|dspba_delay_ver:fracBAddOpPostXor_uid82_block_rsrvd_fix_delay\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" "fracBAddOpPostXor_uid82_block_rsrvd_fix_delay" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|altera_syncram:redist51_frac_aSig_uid23_block_rsrvd_fix_b_7_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|altera_syncram:redist51_frac_aSig_uid23_block_rsrvd_fix_b_7_mem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" "redist51_frac_aSig_uid23_block_rsrvd_fix_b_7_mem_dmem" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" 1112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|altera_syncram:redist51_frac_aSig_uid23_block_rsrvd_fix_b_7_mem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|altera_syncram:redist51_frac_aSig_uid23_block_rsrvd_fix_b_7_mem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" 1112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|altera_syncram:redist51_frac_aSig_uid23_block_rsrvd_fix_b_7_mem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|altera_syncram:redist51_frac_aSig_uid23_block_rsrvd_fix_b_7_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 23 " "Parameter \"width_a\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 23 " "Parameter \"width_b\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893464 ""}  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" 1112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673250893464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_k362.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_k362.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_k362 " "Found entity 1: altera_syncram_k362" {  } { { "db/altera_syncram_k362.tdf" "" { Text "D:/project/quartus/stream/db/altera_syncram_k362.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250893530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250893530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_k362 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|altera_syncram:redist51_frac_aSig_uid23_block_rsrvd_fix_b_7_mem_dmem\|altera_syncram_k362:auto_generated " "Elaborating entity \"altera_syncram_k362\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|altera_syncram:redist51_frac_aSig_uid23_block_rsrvd_fix_b_7_mem_dmem\|altera_syncram_k362:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7n94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7n94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7n94 " "Found entity 1: altsyncram_7n94" {  } { { "db/altsyncram_7n94.tdf" "" { Text "D:/project/quartus/stream/db/altsyncram_7n94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250893607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250893607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7n94 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|altera_syncram:redist51_frac_aSig_uid23_block_rsrvd_fix_b_7_mem_dmem\|altera_syncram_k362:auto_generated\|altsyncram_7n94:altsyncram1 " "Elaborating entity \"altsyncram_7n94\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|altera_syncram:redist51_frac_aSig_uid23_block_rsrvd_fix_b_7_mem_dmem\|altera_syncram_k362:auto_generated\|altsyncram_7n94:altsyncram1\"" {  } { { "db/altera_syncram_k362.tdf" "altsyncram1" { Text "D:/project/quartus/stream/db/altera_syncram_k362.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|dspba_delay_ver:redist41_expXIsMax_uid39_block_rsrvd_fix_q_13 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|dspba_delay_ver:redist41_expXIsMax_uid39_block_rsrvd_fix_q_13\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" "redist41_expXIsMax_uid39_block_rsrvd_fix_q_13" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|altera_syncram:redist53_exp_aSig_uid22_block_rsrvd_fix_b_13_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|altera_syncram:redist53_exp_aSig_uid22_block_rsrvd_fix_b_13_mem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" "redist53_exp_aSig_uid22_block_rsrvd_fix_b_13_mem_dmem" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|altera_syncram:redist53_exp_aSig_uid22_block_rsrvd_fix_b_13_mem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|altera_syncram:redist53_exp_aSig_uid22_block_rsrvd_fix_b_13_mem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" 1645 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|altera_syncram:redist53_exp_aSig_uid22_block_rsrvd_fix_b_13_mem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|altera_syncram:redist53_exp_aSig_uid22_block_rsrvd_fix_b_13_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 9 " "Parameter \"numwords_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 9 " "Parameter \"numwords_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250893695 ""}  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" 1645 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673250893695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_8162.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_8162.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_8162 " "Found entity 1: altera_syncram_8162" {  } { { "db/altera_syncram_8162.tdf" "" { Text "D:/project/quartus/stream/db/altera_syncram_8162.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250893758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250893758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_8162 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|altera_syncram:redist53_exp_aSig_uid22_block_rsrvd_fix_b_13_mem_dmem\|altera_syncram_8162:auto_generated " "Elaborating entity \"altera_syncram_8162\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|altera_syncram:redist53_exp_aSig_uid22_block_rsrvd_fix_b_13_mem_dmem\|altera_syncram_8162:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rk94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rk94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rk94 " "Found entity 1: altsyncram_rk94" {  } { { "db/altsyncram_rk94.tdf" "" { Text "D:/project/quartus/stream/db/altsyncram_rk94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250893824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250893824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rk94 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|altera_syncram:redist53_exp_aSig_uid22_block_rsrvd_fix_b_13_mem_dmem\|altera_syncram_8162:auto_generated\|altsyncram_rk94:altsyncram1 " "Elaborating entity \"altsyncram_rk94\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|altera_syncram:redist53_exp_aSig_uid22_block_rsrvd_fix_b_13_mem_dmem\|altera_syncram_8162:auto_generated\|altsyncram_rk94:altsyncram1\"" {  } { { "db/altera_syncram_8162.tdf" "altsyncram1" { Text "D:/project/quartus/stream/db/altera_syncram_8162.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|dspba_delay_ver:redist42_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_14 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|dspba_delay_ver:redist42_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_14\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" "redist42_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_14" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|dspba_delay_ver:redist40_fracXIsZero_uid40_block_rsrvd_fix_q_12 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65:thei_add_i_windowing18\|dspba_delay_ver:redist40_fracXIsZero_uid40_block_rsrvd_fix_q_12\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" "redist40_fracXIsZero_uid40_block_rsrvd_fix_q_12" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" 1726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22 " "Elaborating entity \"streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "thei_div_i_windowing22" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 3329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|dspba_delay_ver:redist29_fracXIsZero_uid40_block_rsrvd_fix_q_17 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|dspba_delay_ver:redist29_fracXIsZero_uid40_block_rsrvd_fix_q_17\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" "redist29_fracXIsZero_uid40_block_rsrvd_fix_q_17" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250893942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC2_uid121_invTables_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC2_uid121_invTables_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" "memoryC2_uid121_invTables_lutmem_dmem" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC2_uid121_invTables_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC2_uid121_invTables_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" 905 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC2_uid121_invTables_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC2_uid121_invTables_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000121_invTables_lutmem.hex " "Parameter \"init_file\" = \"streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000121_invTables_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894026 ""}  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" 905 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673250894026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_67m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_67m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_67m1 " "Found entity 1: altera_syncram_67m1" {  } { { "db/altera_syncram_67m1.tdf" "" { Text "D:/project/quartus/stream/db/altera_syncram_67m1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250894091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250894091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_67m1 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC2_uid121_invTables_lutmem_dmem\|altera_syncram_67m1:auto_generated " "Elaborating entity \"altera_syncram_67m1\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC2_uid121_invTables_lutmem_dmem\|altera_syncram_67m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_44d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_44d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_44d4 " "Found entity 1: altsyncram_44d4" {  } { { "db/altsyncram_44d4.tdf" "" { Text "D:/project/quartus/stream/db/altsyncram_44d4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250894167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250894167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_44d4 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC2_uid121_invTables_lutmem_dmem\|altera_syncram_67m1:auto_generated\|altsyncram_44d4:altsyncram1 " "Elaborating entity \"altsyncram_44d4\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC2_uid121_invTables_lutmem_dmem\|altera_syncram_67m1:auto_generated\|altsyncram_44d4:altsyncram1\"" {  } { { "db/altera_syncram_67m1.tdf" "altsyncram1" { Text "D:/project/quartus/stream/db/altera_syncram_67m1.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|dspba_delay_ver:prodXY_uid143_pT1_uid128_invPolyEval_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|dspba_delay_ver:prodXY_uid143_pT1_uid128_invPolyEval_cma_delay\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" "prodXY_uid143_pT1_uid128_invPolyEval_cma_delay" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" 985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC1_uid117_invTables_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC1_uid117_invTables_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" "memoryC1_uid117_invTables_lutmem_dmem" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC1_uid117_invTables_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC1_uid117_invTables_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" 1075 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC1_uid117_invTables_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC1_uid117_invTables_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000117_invTables_lutmem.hex " "Parameter \"init_file\" = \"streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000117_invTables_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894222 ""}  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" 1075 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673250894222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_a7m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_a7m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_a7m1 " "Found entity 1: altera_syncram_a7m1" {  } { { "db/altera_syncram_a7m1.tdf" "" { Text "D:/project/quartus/stream/db/altera_syncram_a7m1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250894287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250894287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_a7m1 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC1_uid117_invTables_lutmem_dmem\|altera_syncram_a7m1:auto_generated " "Elaborating entity \"altera_syncram_a7m1\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC1_uid117_invTables_lutmem_dmem\|altera_syncram_a7m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_84d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_84d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_84d4 " "Found entity 1: altsyncram_84d4" {  } { { "db/altsyncram_84d4.tdf" "" { Text "D:/project/quartus/stream/db/altsyncram_84d4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250894351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250894351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_84d4 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC1_uid117_invTables_lutmem_dmem\|altera_syncram_a7m1:auto_generated\|altsyncram_84d4:altsyncram1 " "Elaborating entity \"altsyncram_84d4\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC1_uid117_invTables_lutmem_dmem\|altera_syncram_a7m1:auto_generated\|altsyncram_84d4:altsyncram1\"" {  } { { "db/altera_syncram_a7m1.tdf" "altsyncram1" { Text "D:/project/quartus/stream/db/altera_syncram_a7m1.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|dspba_delay_ver:prodXY_uid146_pT2_uid134_invPolyEval_im3_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|dspba_delay_ver:prodXY_uid146_pT2_uid134_invPolyEval_im3_cma_delay\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" "prodXY_uid146_pT2_uid134_invPolyEval_im3_cma_delay" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|dspba_delay_ver:prodXY_uid146_pT2_uid134_invPolyEval_im0_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|dspba_delay_ver:prodXY_uid146_pT2_uid134_invPolyEval_im0_cma_delay\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" "prodXY_uid146_pT2_uid134_invPolyEval_im0_cma_delay" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC0_uid114_invTables_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC0_uid114_invTables_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" "memoryC0_uid114_invTables_lutmem_dmem" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" 1389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC0_uid114_invTables_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC0_uid114_invTables_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" 1389 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC0_uid114_invTables_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC0_uid114_invTables_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000114_invTables_lutmem.hex " "Parameter \"init_file\" = \"streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000114_invTables_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894431 ""}  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" 1389 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673250894431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_77m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_77m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_77m1 " "Found entity 1: altera_syncram_77m1" {  } { { "db/altera_syncram_77m1.tdf" "" { Text "D:/project/quartus/stream/db/altera_syncram_77m1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250894495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250894495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_77m1 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC0_uid114_invTables_lutmem_dmem\|altera_syncram_77m1:auto_generated " "Elaborating entity \"altera_syncram_77m1\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC0_uid114_invTables_lutmem_dmem\|altera_syncram_77m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_54d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_54d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_54d4 " "Found entity 1: altsyncram_54d4" {  } { { "db/altsyncram_54d4.tdf" "" { Text "D:/project/quartus/stream/db/altsyncram_54d4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250894552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250894552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_54d4 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC0_uid114_invTables_lutmem_dmem\|altera_syncram_77m1:auto_generated\|altsyncram_54d4:altsyncram1 " "Elaborating entity \"altsyncram_54d4\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC0_uid114_invTables_lutmem_dmem\|altera_syncram_77m1:auto_generated\|altsyncram_54d4:altsyncram1\"" {  } { { "db/altera_syncram_77m1.tdf" "altsyncram1" { Text "D:/project/quartus/stream/db/altera_syncram_77m1.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" "memoryC0_uid113_invTables_lutmem_dmem" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" 1453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" 1453 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000113_invTables_lutmem.hex " "Parameter \"init_file\" = \"streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000113_invTables_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894612 ""}  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" 1453 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673250894612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_87m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_87m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_87m1 " "Found entity 1: altera_syncram_87m1" {  } { { "db/altera_syncram_87m1.tdf" "" { Text "D:/project/quartus/stream/db/altera_syncram_87m1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250894681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250894681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_87m1 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem\|altera_syncram_87m1:auto_generated " "Elaborating entity \"altera_syncram_87m1\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem\|altera_syncram_87m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_64d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_64d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_64d4 " "Found entity 1: altsyncram_64d4" {  } { { "db/altsyncram_64d4.tdf" "" { Text "D:/project/quartus/stream/db/altsyncram_64d4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250894744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250894744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_64d4 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem\|altera_syncram_87m1:auto_generated\|altsyncram_64d4:altsyncram1 " "Elaborating entity \"altsyncram_64d4\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem\|altera_syncram_87m1:auto_generated\|altsyncram_64d4:altsyncram1\"" {  } { { "db/altera_syncram_87m1.tdf" "altsyncram1" { Text "D:/project/quartus/stream/db/altera_syncram_87m1.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|dspba_delay_ver:prodXY_uid140_prodDivPreNormProd_uid61_block_rsrvd_fix_ma3_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|dspba_delay_ver:prodXY_uid140_prodDivPreNormProd_uid61_block_rsrvd_fix_ma3_cma_delay\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" "prodXY_uid140_prodDivPreNormProd_uid61_block_rsrvd_fix_ma3_cma_delay" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" 1571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|dspba_delay_ver:prodXY_uid140_prodDivPreNormProd_uid61_block_rsrvd_fix_im0_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|dspba_delay_ver:prodXY_uid140_prodDivPreNormProd_uid61_block_rsrvd_fix_im0_cma_delay\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" "prodXY_uid140_prodDivPreNormProd_uid61_block_rsrvd_fix_im0_cma_delay" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" 1663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|dspba_delay_ver:redist11_andEq_uid156_fracYZero_uid16_block_rsrvd_fix_q_11 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y:thei_div_i_windowing22\|dspba_delay_ver:redist11_andEq_uid156_fracYZero_uid16_block_rsrvd_fix_q_11\"" {  } { { "soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" "redist11_andEq_uid156_fracYZero_uid16_block_rsrvd_fix_q_11" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" 1750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist23_sync_together70_aunroll_x_in_c1_eni2_12_tpl_48_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist23_sync_together70_aunroll_x_in_c1_eni2_12_tpl_48_mem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "redist23_sync_together70_aunroll_x_in_c1_eni2_12_tpl_48_mem_dmem" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist23_sync_together70_aunroll_x_in_c1_eni2_12_tpl_48_mem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist23_sync_together70_aunroll_x_in_c1_eni2_12_tpl_48_mem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 3500 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist23_sync_together70_aunroll_x_in_c1_eni2_12_tpl_48_mem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist23_sync_together70_aunroll_x_in_c1_eni2_12_tpl_48_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 45 " "Parameter \"numwords_a\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 45 " "Parameter \"numwords_b\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250894861 ""}  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 3500 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673250894861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_3462.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_3462.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_3462 " "Found entity 1: altera_syncram_3462" {  } { { "db/altera_syncram_3462.tdf" "" { Text "D:/project/quartus/stream/db/altera_syncram_3462.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250894928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250894928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_3462 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist23_sync_together70_aunroll_x_in_c1_eni2_12_tpl_48_mem_dmem\|altera_syncram_3462:auto_generated " "Elaborating entity \"altera_syncram_3462\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist23_sync_together70_aunroll_x_in_c1_eni2_12_tpl_48_mem_dmem\|altera_syncram_3462:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mn94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mn94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mn94 " "Found entity 1: altsyncram_mn94" {  } { { "db/altsyncram_mn94.tdf" "" { Text "D:/project/quartus/stream/db/altsyncram_mn94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250894992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250894992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mn94 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist23_sync_together70_aunroll_x_in_c1_eni2_12_tpl_48_mem_dmem\|altera_syncram_3462:auto_generated\|altsyncram_mn94:altsyncram1 " "Elaborating entity \"altsyncram_mn94\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist23_sync_together70_aunroll_x_in_c1_eni2_12_tpl_48_mem_dmem\|altera_syncram_3462:auto_generated\|altsyncram_mn94:altsyncram1\"" {  } { { "db/altera_syncram_3462.tdf" "altsyncram1" { Text "D:/project/quartus/stream/db/altera_syncram_3462.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250894995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist38_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_9_x_q_39_split_0_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist38_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_9_x_q_39_split_0_mem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "redist38_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_9_x_q_39_split_0_mem_dmem" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 4385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250895147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist38_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_9_x_q_39_split_0_mem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist38_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_9_x_q_39_split_0_mem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 4385 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250895152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist38_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_9_x_q_39_split_0_mem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist38_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_9_x_q_39_split_0_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 30 " "Parameter \"numwords_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 30 " "Parameter \"numwords_b\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895153 ""}  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 4385 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673250895153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_u362.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_u362.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_u362 " "Found entity 1: altera_syncram_u362" {  } { { "db/altera_syncram_u362.tdf" "" { Text "D:/project/quartus/stream/db/altera_syncram_u362.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250895222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250895222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_u362 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist38_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_9_x_q_39_split_0_mem_dmem\|altera_syncram_u362:auto_generated " "Elaborating entity \"altera_syncram_u362\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist38_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_9_x_q_39_split_0_mem_dmem\|altera_syncram_u362:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250895224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hn94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hn94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hn94 " "Found entity 1: altsyncram_hn94" {  } { { "db/altsyncram_hn94.tdf" "" { Text "D:/project/quartus/stream/db/altsyncram_hn94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250895288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250895288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hn94 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist38_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_9_x_q_39_split_0_mem_dmem\|altera_syncram_u362:auto_generated\|altsyncram_hn94:altsyncram1 " "Elaborating entity \"altsyncram_hn94\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist38_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_9_x_q_39_split_0_mem_dmem\|altera_syncram_u362:auto_generated\|altsyncram_hn94:altsyncram1\"" {  } { { "db/altera_syncram_u362.tdf" "altsyncram1" { Text "D:/project/quartus/stream/db/altera_syncram_u362.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250895290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist18_sync_together70_aunroll_x_in_c1_eni2_7_tpl_10_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist18_sync_together70_aunroll_x_in_c1_eni2_7_tpl_10_mem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "redist18_sync_together70_aunroll_x_in_c1_eni2_7_tpl_10_mem_dmem" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 5462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250895422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist18_sync_together70_aunroll_x_in_c1_eni2_7_tpl_10_mem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist18_sync_together70_aunroll_x_in_c1_eni2_7_tpl_10_mem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 5462 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250895431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist18_sync_together70_aunroll_x_in_c1_eni2_7_tpl_10_mem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist18_sync_together70_aunroll_x_in_c1_eni2_7_tpl_10_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 7 " "Parameter \"numwords_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 7 " "Parameter \"numwords_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250895431 ""}  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" 5462 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673250895431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_2162.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_2162.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_2162 " "Found entity 1: altera_syncram_2162" {  } { { "db/altera_syncram_2162.tdf" "" { Text "D:/project/quartus/stream/db/altera_syncram_2162.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250895496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250895496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_2162 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist18_sync_together70_aunroll_x_in_c1_eni2_7_tpl_10_mem_dmem\|altera_syncram_2162:auto_generated " "Elaborating entity \"altera_syncram_2162\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist18_sync_together70_aunroll_x_in_c1_eni2_7_tpl_10_mem_dmem\|altera_syncram_2162:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250895498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lk94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lk94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lk94 " "Found entity 1: altsyncram_lk94" {  } { { "db/altsyncram_lk94.tdf" "" { Text "D:/project/quartus/stream/db/altsyncram_lk94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250895561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250895561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lk94 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist18_sync_together70_aunroll_x_in_c1_eni2_7_tpl_10_mem_dmem\|altera_syncram_2162:auto_generated\|altsyncram_lk94:altsyncram1 " "Elaborating entity \"altsyncram_lk94\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0:thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x\|altera_syncram:redist18_sync_together70_aunroll_x_in_c1_eni2_7_tpl_10_mem_dmem\|altera_syncram_2162:auto_generated\|altsyncram_lk94:altsyncram1\"" {  } { { "db/altera_syncram_2162.tdf" "altsyncram1" { Text "D:/project/quartus/stream/db/altera_syncram_2162.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250895563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x " "Elaborating entity \"streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x " "Elaborating entity \"streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0 " "Elaborating entity \"hld_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hld_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250896069 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "soc_system/synthesis/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250896076 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 416 " "Parameter \"width_a\" = \"416\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 416 " "Parameter \"width_b\" = \"416\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896110 ""}  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673250896110 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_q872.tdf" "" { Text "D:/project/quartus/stream/db/altera_syncram_q872.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250896175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_q872.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_q872.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_q872 " "Found entity 1: altera_syncram_q872" {  } { { "db/altera_syncram_q872.tdf" "" { Text "D:/project/quartus/stream/db/altera_syncram_q872.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250896176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250896176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_q872 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_q872:auto_generated " "Elaborating entity \"altera_syncram_q872\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_q872:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5eb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5eb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5eb4 " "Found entity 1: altsyncram_5eb4" {  } { { "db/altsyncram_5eb4.tdf" "" { Text "D:/project/quartus/stream/db/altsyncram_5eb4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250896368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250896368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5eb4 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_q872:auto_generated\|altsyncram_5eb4:altsyncram1 " "Elaborating entity \"altsyncram_5eb4\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_q872:auto_generated\|altsyncram_5eb4:altsyncram1\"" {  } { { "db/altera_syncram_q872.tdf" "altsyncram1" { Text "D:/project/quartus/stream/db/altera_syncram_q872.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "soc_system/synthesis/submodules/acl_lfsr.sv" "lfsr_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_lfsr.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "ram_rd_addr_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "soc_system/synthesis/submodules/acl_lfsr.sv" "lfsr_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_lfsr.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250896421 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250896433 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000windowing1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000owing1_full_detector soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000owing1_full_detector:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_full_detector " "Elaborating entity \"streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000owing1_full_detector\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000owing1_full_detector:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_full_detector\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_full_detector" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_full_detector soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000owing1_full_detector:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_full_detector\|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_full_detector " "Elaborating entity \"acl_full_detector\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000owing1_full_detector:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_full_detector\|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_full_detector\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000owing1_full_detector.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_full_detector" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000owing1_full_detector.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896453 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 acl_full_detector.v(185) " "Verilog HDL assignment warning at acl_full_detector.v(185): truncated value with size 32 to match size of target (6)" {  } { { "soc_system/synthesis/submodules/acl_full_detector.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_full_detector.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250896455 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6:thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000owing1_full_detector:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_full_detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_iord_bl_s1_unnamed_windowing2_windowing0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iord_bl_s1_unnamed_windowing2_windowing0:thei_iord_bl_s1_unnamed_windowing2_windowing4_aunroll_x " "Elaborating entity \"streamer_i_iord_bl_s1_unnamed_windowing2_windowing0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iord_bl_s1_unnamed_windowing2_windowing0:thei_iord_bl_s1_unnamed_windowing2_windowing4_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_windowing_B1_start_stall_region.sv" "thei_iord_bl_s1_unnamed_windowing2_windowing4_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_windowing_B1_start_stall_region.sv" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iord_bl_s1_unnamed_windowing2_windowing0:thei_iord_bl_s1_unnamed_windowing2_windowing4_aunroll_x\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iord_bl_s1_unnamed_windowing2_windowing0:thei_iord_bl_s1_unnamed_windowing2_windowing4_aunroll_x\|hld_iord:theiord\"" {  } { { "soc_system/synthesis/submodules/streamer_i_iord_bl_s1_unnamed_windowing2_windowing0.sv" "theiord" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iord_bl_s1_unnamed_windowing2_windowing0.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iord_bl_s1_unnamed_windowing2_windowing0:thei_iord_bl_s1_unnamed_windowing2_windowing4_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iord_bl_s1_unnamed_windowing2_windowing0:thei_iord_bl_s1_unnamed_windowing2_windowing4_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "soc_system/synthesis/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_windowing_B1_start_merge_reg soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_windowing_B1_start_merge_reg:thewindowing_B1_start_merge_reg_aunroll_x " "Elaborating entity \"streamer_windowing_B1_start_merge_reg\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_windowing_B1_start_merge_reg:thewindowing_B1_start_merge_reg_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_windowing_B1_start_stall_region.sv" "thewindowing_B1_start_merge_reg_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_windowing_B1_start_stall_region.sv" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x " "Elaborating entity \"streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_windowing_B1_start_stall_region.sv" "thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_windowing_B1_start_stall_region.sv" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x " "Elaborating entity \"streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1.sv" "thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|dspba_delay_ver:redist1_sync_together13_aunroll_x_in_i_valid_22 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|dspba_delay_ver:redist1_sync_together13_aunroll_x_in_i_valid_22\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0.sv" "redist1_sync_together13_aunroll_x_in_i_valid_22" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_pipeline_keep_going_windowing0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_pipeline_keep_going_windowing0:thei_llvm_fpga_pipeline_keep_going_windowing2 " "Elaborating entity \"streamer_i_llvm_fpga_pipeline_keep_going_windowing0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_pipeline_keep_going_windowing0:thei_llvm_fpga_pipeline_keep_going_windowing2\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0.sv" "thei_llvm_fpga_pipeline_keep_going_windowing2" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_pipeline_keep_going_windowing0:thei_llvm_fpga_pipeline_keep_going_windowing2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_windowing1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_pipeline_keep_going_windowing0:thei_llvm_fpga_pipeline_keep_going_windowing2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_windowing1\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_windowing0.sv" "thei_llvm_fpga_pipeline_keep_going_windowing1" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_windowing0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896518 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ecc_err_status acl_pipeline.v(60) " "Output port \"ecc_err_status\" at acl_pipeline.v(60) has no driver" {  } { { "soc_system/synthesis/submodules/acl_pipeline.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_pipeline.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673250896519 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|streamer_i_llvm_fpga_pipeline_keep_going_windowing0:thei_llvm_fpga_pipeline_keep_going_windowing2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_windowing1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(58) " "Output port \"data_out\" at acl_pipeline.v(58) has no driver" {  } { { "soc_system/synthesis/submodules/acl_pipeline.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_pipeline.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673250896519 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|streamer_i_llvm_fpga_pipeline_keep_going_windowing0:thei_llvm_fpga_pipeline_keep_going_windowing2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_windowing1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_pipeline_keep_going_windowing0:thei_llvm_fpga_pipeline_keep_going_windowing2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_windowing1\|acl_staging_reg:asr " "Elaborating entity \"acl_staging_reg\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_pipeline_keep_going_windowing0:thei_llvm_fpga_pipeline_keep_going_windowing2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_windowing1\|acl_staging_reg:asr\"" {  } { { "soc_system/synthesis/submodules/acl_pipeline.v" "asr" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_pipeline.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_pipeline_keep_going_windowing0:thei_llvm_fpga_pipeline_keep_going_windowing2\|acl_dspba_buffer:thepassthru " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_pipeline_keep_going_windowing0:thei_llvm_fpga_pipeline_keep_going_windowing2\|acl_dspba_buffer:thepassthru\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_windowing0.sv" "thepassthru" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_windowing0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_push_i1_notexitcond_windowing0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3 " "Elaborating entity \"streamer_i_llvm_fpga_push_i1_notexitcond_windowing0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0.sv" "thei_llvm_fpga_push_i1_notexitcond_windowing3" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i1_notexitcond_windowing0.sv" "thei_llvm_fpga_push_i1_notexitcond_windowing1" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i1_notexitcond_windowing0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_push.v" "fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_ram_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo " "Elaborating entity \"acl_ll_ram_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896577 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ll_ram_fifo.v(174) " "Verilog HDL assignment warning at acl_ll_ram_fifo.v(174): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_ll_ram_fifo.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_ll_ram_fifo.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250896579 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\"" {  } { { "soc_system/synthesis/submodules/acl_ll_ram_fifo.v" "ram_fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_ll_ram_fifo.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "soc_system/synthesis/submodules/acl_fifo.v" "hld_fifo_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hld_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250896601 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "soc_system/synthesis/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250896605 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250896653 ""}  } { { "soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673250896653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_qp32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_qp32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_qp32 " "Found entity 1: dpram_qp32" {  } { { "db/dpram_qp32.tdf" "" { Text "D:/project/quartus/stream/db/dpram_qp32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250896724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250896724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_qp32 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_qp32:auto_generated " "Elaborating entity \"dpram_qp32\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_qp32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\"" {  } { { "soc_system/synthesis/submodules/acl_ll_ram_fifo.v" "ll_fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_ll_ram_fifo.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250896832 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250896833 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0:thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_windowing0:thei_llvm_fpga_push_i1_notexitcond_windowing3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_windowing1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1_aunroll_x " "Elaborating entity \"streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_enable_sink.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250896934 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_enable_sink.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250896934 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|streamer_bb_windowing_B1_start:thebb_windowing_B1_start|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1:thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "soc_system/synthesis/submodules/acl_enable_sink.v" "acl_reset_handler_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_enable_sink.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_iord_bl_call_windowing_unnamed_windowing1_windowing0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iord_bl_call_windowing_unnamed_windowing1_windowing0:thei_iord_bl_call_windowing_unnamed_windowing1_windowing3 " "Elaborating entity \"streamer_i_iord_bl_call_windowing_unnamed_windowing1_windowing0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iord_bl_call_windowing_unnamed_windowing1_windowing0:thei_iord_bl_call_windowing_unnamed_windowing1_windowing3\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_windowing_B1_start_stall_region.sv" "thei_iord_bl_call_windowing_unnamed_windowing1_windowing3" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_windowing_B1_start_stall_region.sv" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iord_bl_call_windowing_unnamed_windowing1_windowing0:thei_iord_bl_call_windowing_unnamed_windowing1_windowing3\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iord_bl_call_windowing_unnamed_windowing1_windowing0:thei_iord_bl_call_windowing_unnamed_windowing1_windowing3\|hld_iord:theiord\"" {  } { { "soc_system/synthesis/submodules/streamer_i_iord_bl_call_windowing_unnamed_windowing1_windowing0.sv" "theiord" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iord_bl_call_windowing_unnamed_windowing1_windowing0.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iord_bl_call_windowing_unnamed_windowing1_windowing0:thei_iord_bl_call_windowing_unnamed_windowing1_windowing3\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B1_start:thebb_windowing_B1_start\|streamer_bb_windowing_B1_start_stall_region:thebb_windowing_B1_start_stall_region\|streamer_i_iord_bl_call_windowing_unnamed_windowing1_windowing0:thei_iord_bl_call_windowing_unnamed_windowing1_windowing3\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "soc_system/synthesis/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|hld_loop_profiler:thewindowing_B1_start_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|hld_loop_profiler:thewindowing_B1_start_x\"" {  } { { "soc_system/synthesis/submodules/streamer_windowing_function.sv" "thewindowing_B1_start_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_windowing_function.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896960 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673250896961 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_windowing_function:thewindowing_function|hld_loop_profiler:thewindowing_B1_start_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|hld_loop_profiler:thewindowing_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|hld_loop_profiler:thewindowing_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_projection_function soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function " "Elaborating entity \"streamer_projection_function\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\"" {  } { { "soc_system/synthesis/submodules/streamer_function_wrapper.sv" "theprojection_function" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_function_wrapper.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_pipeline_keep_going_projection1_valid_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_i_llvm_fpga_pipeline_keep_going_projection1_valid_fifo:thei_llvm_fpga_pipeline_keep_going_projection1_valid_fifo " "Elaborating entity \"streamer_i_llvm_fpga_pipeline_keep_going_projection1_valid_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_i_llvm_fpga_pipeline_keep_going_projection1_valid_fifo:thei_llvm_fpga_pipeline_keep_going_projection1_valid_fifo\"" {  } { { "soc_system/synthesis/submodules/streamer_projection_function.sv" "thei_llvm_fpga_pipeline_keep_going_projection1_valid_fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_projection_function.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_i_llvm_fpga_pipeline_keep_going_projection1_valid_fifo:thei_llvm_fpga_pipeline_keep_going_projection1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_projection1_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_i_llvm_fpga_pipeline_keep_going_projection1_valid_fifo:thei_llvm_fpga_pipeline_keep_going_projection1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_projection1_valid_fifo\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_projection1_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going_projection1_valid_fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pipeline_keep_going_projection1_valid_fifo.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_pipeline_keep_going_projection1_sr soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_i_llvm_fpga_pipeline_keep_going_projection1_sr:thei_llvm_fpga_pipeline_keep_going_projection1_sr " "Elaborating entity \"streamer_i_llvm_fpga_pipeline_keep_going_projection1_sr\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_i_llvm_fpga_pipeline_keep_going_projection1_sr:thei_llvm_fpga_pipeline_keep_going_projection1_sr\"" {  } { { "soc_system/synthesis/submodules/streamer_projection_function.sv" "thei_llvm_fpga_pipeline_keep_going_projection1_sr" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_projection_function.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250896994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_bb_projection_B1_start soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start " "Elaborating entity \"streamer_bb_projection_B1_start\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\"" {  } { { "soc_system/synthesis/submodules/streamer_projection_function.sv" "thebb_projection_B1_start" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_projection_function.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_projection_B1_start_merge soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_projection_B1_start_merge:theprojection_B1_start_merge " "Elaborating entity \"streamer_projection_B1_start_merge\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_projection_B1_start_merge:theprojection_B1_start_merge\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_projection_B1_start.sv" "theprojection_B1_start_merge" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_projection_B1_start.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_projection_B1_start_branch soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_projection_B1_start_branch:theprojection_B1_start_branch " "Elaborating entity \"streamer_projection_B1_start_branch\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_projection_B1_start_branch:theprojection_B1_start_branch\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_projection_B1_start.sv" "theprojection_B1_start_branch" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_projection_B1_start.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_bb_projection_B1_start_stall_region soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region " "Elaborating entity \"streamer_bb_projection_B1_start_stall_region\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_projection_B1_start.sv" "thebb_projection_B1_start_stall_region" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_projection_B1_start.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_projection_B1_start_merge_reg soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_projection_B1_start_merge_reg:theprojection_B1_start_merge_reg " "Elaborating entity \"streamer_projection_B1_start_merge_reg\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_projection_B1_start_merge_reg:theprojection_B1_start_merge_reg\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_projection_B1_start_stall_region.sv" "theprojection_B1_start_merge_reg" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_projection_B1_start_stall_region.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0:thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x " "Elaborating entity \"streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0:thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_projection_B1_start_stall_region.sv" "thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_projection_B1_start_stall_region.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0:thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0:thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x " "Elaborating entity \"streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0:thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0:thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0.sv" "thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_pipeline_keep_going_projection0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0:thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0:thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x\|streamer_i_llvm_fpga_pipeline_keep_going_projection0:thei_llvm_fpga_pipeline_keep_going_projection1 " "Elaborating entity \"streamer_i_llvm_fpga_pipeline_keep_going_projection0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0:thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0:thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x\|streamer_i_llvm_fpga_pipeline_keep_going_projection0:thei_llvm_fpga_pipeline_keep_going_projection1\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0.sv" "thei_llvm_fpga_pipeline_keep_going_projection1" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_push_i1_notexitcond_projection0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0:thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0:thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_projection0:thei_llvm_fpga_push_i1_notexitcond_projection2 " "Elaborating entity \"streamer_i_llvm_fpga_push_i1_notexitcond_projection0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0:thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0:thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_projection0:thei_llvm_fpga_push_i1_notexitcond_projection2\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0.sv" "thei_llvm_fpga_push_i1_notexitcond_projection2" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0:thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0:thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_projection0:thei_llvm_fpga_push_i1_notexitcond_projection2\|acl_push:thei_llvm_fpga_push_i1_notexitcond_projection1 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0:thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0:thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_projection0:thei_llvm_fpga_push_i1_notexitcond_projection2\|acl_push:thei_llvm_fpga_push_i1_notexitcond_projection1\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i1_notexitcond_projection0.sv" "thei_llvm_fpga_push_i1_notexitcond_projection1" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_i1_notexitcond_projection0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_c0_exit_projection0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0:thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_c0_exit_projection0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_projections_c0_exit_projection1_aunroll_x " "Elaborating entity \"streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_c0_exit_projection0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0:thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_c0_exit_projection0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_projections_c0_exit_projection1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_projections_c0_exit_projection1_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0:thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_c0_exit_projection0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_projections_c0_exit_projection1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_projections_c0_exit_projection1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0:thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_c0_exit_projection0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_projections_c0_exit_projection1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_projections_c0_exit_projection1\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_c0_exit_projection0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_projections_c0_exit_projection1" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_c0_exit_projection0.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_enable_sink.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250897074 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_projection_function:theprojection_function|streamer_bb_projection_B1_start:thebb_projection_B1_start|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region|streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0:thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_c0_exit_projection0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_projections_c0_exit_projection1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_projections_c0_exit_projection1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_enable_sink.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250897074 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_projection_function:theprojection_function|streamer_bb_projection_B1_start:thebb_projection_B1_start|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region|streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0:thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_c0_exit_projection0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_projections_c0_exit_projection1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_projections_c0_exit_projection1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_iowr_bl_return_projection_unn0000jection4_projection0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_iowr_bl_return_projection_unn0000jection4_projection0:thei_iowr_bl_return_projection_unnamed_projection4_projection7 " "Elaborating entity \"streamer_i_iowr_bl_return_projection_unn0000jection4_projection0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_iowr_bl_return_projection_unn0000jection4_projection0:thei_iowr_bl_return_projection_unnamed_projection4_projection7\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_projection_B1_start_stall_region.sv" "thei_iowr_bl_return_projection_unnamed_projection4_projection7" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_projection_B1_start_stall_region.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_iowr_bl_s1_or_4_projection0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_iowr_bl_s1_or_4_projection0:thei_iowr_bl_s1_or_4_projection6_aunroll_x " "Elaborating entity \"streamer_i_iowr_bl_s1_or_4_projection0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_iowr_bl_s1_or_4_projection0:thei_iowr_bl_s1_or_4_projection6_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_projection_B1_start_stall_region.sv" "thei_iowr_bl_s1_or_4_projection6_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_projection_B1_start_stall_region.sv" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x " "Elaborating entity \"streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_projection_B1_start_stall_region.sv" "thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_projection_B1_start_stall_region.sv" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0:thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x " "Elaborating entity \"streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0:thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4.sv" "thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0:thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x\|altera_syncram:redist19_sync_together52_aunroll_x_in_c1_eni1_15_tpl_6_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0:thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x\|altera_syncram:redist19_sync_together52_aunroll_x_in_c1_eni1_15_tpl_6_mem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0.sv" "redist19_sync_together52_aunroll_x_in_c1_eni1_15_tpl_6_mem_dmem" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0.sv" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0:thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x\|altera_syncram:redist19_sync_together52_aunroll_x_in_c1_eni1_15_tpl_6_mem_dmem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0:thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x\|altera_syncram:redist19_sync_together52_aunroll_x_in_c1_eni1_15_tpl_6_mem_dmem\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0.sv" 578 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0:thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x\|altera_syncram:redist19_sync_together52_aunroll_x_in_c1_eni1_15_tpl_6_mem_dmem " "Instantiated megafunction \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0:thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x\|altera_syncram:redist19_sync_together52_aunroll_x_in_c1_eni1_15_tpl_6_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250897164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250897164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250897164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250897164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3 " "Parameter \"numwords_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250897164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250897164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250897164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 3 " "Parameter \"numwords_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250897164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250897164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250897164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250897164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250897164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250897164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250897164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250897164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250897164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250897164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250897164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250897164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250897164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250897164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250897164 ""}  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0.sv" 578 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673250897164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_i362.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_i362.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_i362 " "Found entity 1: altera_syncram_i362" {  } { { "db/altera_syncram_i362.tdf" "" { Text "D:/project/quartus/stream/db/altera_syncram_i362.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250897232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250897232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_i362 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0:thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x\|altera_syncram:redist19_sync_together52_aunroll_x_in_c1_eni1_15_tpl_6_mem_dmem\|altera_syncram_i362:auto_generated " "Elaborating entity \"altera_syncram_i362\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0:thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x\|altera_syncram:redist19_sync_together52_aunroll_x_in_c1_eni1_15_tpl_6_mem_dmem\|altera_syncram_i362:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5n94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5n94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5n94 " "Found entity 1: altsyncram_5n94" {  } { { "db/altsyncram_5n94.tdf" "" { Text "D:/project/quartus/stream/db/altsyncram_5n94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673250897308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250897308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5n94 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0:thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x\|altera_syncram:redist19_sync_together52_aunroll_x_in_c1_eni1_15_tpl_6_mem_dmem\|altera_syncram_i362:auto_generated\|altsyncram_5n94:altsyncram1 " "Elaborating entity \"altsyncram_5n94\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0:thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x\|altera_syncram:redist19_sync_together52_aunroll_x_in_c1_eni1_15_tpl_6_mem_dmem\|altera_syncram_i362:auto_generated\|altsyncram_5n94:altsyncram1\"" {  } { { "db/altera_syncram_i362.tdf" "altsyncram1" { Text "D:/project/quartus/stream/db/altera_syncram_i362.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0:thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x\|dspba_delay_ver:i_mul_i_projection18_ma3_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0:thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x\|dspba_delay_ver:i_mul_i_projection18_ma3_cma_delay\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0.sv" "i_mul_i_projection18_ma3_cma_delay" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0.sv" 2538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0:thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x\|dspba_delay_ver:i_mul_i_projection18_im8_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x\|streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0:thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x\|dspba_delay_ver:i_mul_i_projection18_im8_cma_delay\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0.sv" "i_mul_i_projection18_im8_cma_delay" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0.sv" 2601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000_c1_exit_projection0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000_c1_exit_projection0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_projections_c1_exit_projection1_aunroll_x " "Elaborating entity \"streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000_c1_exit_projection0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000_c1_exit_projection0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_projections_c1_exit_projection1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_projections_c1_exit_projection1_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000_c1_exit_projection0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_projections_c1_exit_projection1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_projections_c1_exit_projection1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000_c1_exit_projection0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_projections_c1_exit_projection1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_projections_c1_exit_projection1\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000_c1_exit_projection0.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_projections_c1_exit_projection1" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000_c1_exit_projection0.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_enable_sink.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250897598 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_projection_function:theprojection_function|streamer_bb_projection_B1_start:thebb_projection_B1_start|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000_c1_exit_projection0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_projections_c1_exit_projection1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_projections_c1_exit_projection1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/acl_enable_sink.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673250897598 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_projection_function:theprojection_function|streamer_bb_projection_B1_start:thebb_projection_B1_start|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region|streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4:thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000_c1_exit_projection0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_projections_c1_exit_projection1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_projections_c1_exit_projection1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_iord_bl_s0_unnamed_projection3_projection0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_iord_bl_s0_unnamed_projection3_projection0:thei_iord_bl_s0_unnamed_projection3_projection2_aunroll_x " "Elaborating entity \"streamer_i_iord_bl_s0_unnamed_projection3_projection0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_iord_bl_s0_unnamed_projection3_projection0:thei_iord_bl_s0_unnamed_projection3_projection2_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_projection_B1_start_stall_region.sv" "thei_iord_bl_s0_unnamed_projection3_projection2_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_projection_B1_start_stall_region.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_iord_bl_s0_unnamed_projection3_projection0:thei_iord_bl_s0_unnamed_projection3_projection2_aunroll_x\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_iord_bl_s0_unnamed_projection3_projection0:thei_iord_bl_s0_unnamed_projection3_projection2_aunroll_x\|hld_iord:theiord\"" {  } { { "soc_system/synthesis/submodules/streamer_i_iord_bl_s0_unnamed_projection3_projection0.sv" "theiord" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iord_bl_s0_unnamed_projection3_projection0.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_iord_bl_s0_unnamed_projection3_projection0:thei_iord_bl_s0_unnamed_projection3_projection2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_iord_bl_s0_unnamed_projection3_projection0:thei_iord_bl_s0_unnamed_projection3_projection2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "soc_system/synthesis/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_iord_bl_s0_unnamed_projection3_projection0:thei_iord_bl_s0_unnamed_projection3_projection2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_iord_bl_s0_unnamed_projection3_projection0:thei_iord_bl_s0_unnamed_projection3_projection2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg\"" {  } { { "soc_system/synthesis/submodules/hld_iord_stall_valid.sv" "GEN_DOWN_STAGING_REG.downstream_staging_reg" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_iord_stall_valid.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_iord_bl_call_projection_unnam0000jection2_projection0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_iord_bl_call_projection_unnam0000jection2_projection0:thei_iord_bl_call_projection_unnamed_projection2_projection1 " "Elaborating entity \"streamer_i_iord_bl_call_projection_unnam0000jection2_projection0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_iord_bl_call_projection_unnam0000jection2_projection0:thei_iord_bl_call_projection_unnamed_projection2_projection1\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_projection_B1_start_stall_region.sv" "thei_iord_bl_call_projection_unnamed_projection2_projection1" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_projection_B1_start_stall_region.sv" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_iord_bl_call_projection_unnam0000jection2_projection0:thei_iord_bl_call_projection_unnamed_projection2_projection1\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_iord_bl_call_projection_unnam0000jection2_projection0:thei_iord_bl_call_projection_unnamed_projection2_projection1\|hld_iord:theiord\"" {  } { { "soc_system/synthesis/submodules/streamer_i_iord_bl_call_projection_unnam0000jection2_projection0.sv" "theiord" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iord_bl_call_projection_unnam0000jection2_projection0.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_iord_bl_call_projection_unnam0000jection2_projection0:thei_iord_bl_call_projection_unnamed_projection2_projection1\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_iord_bl_call_projection_unnam0000jection2_projection0:thei_iord_bl_call_projection_unnamed_projection2_projection1\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "soc_system/synthesis/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_iord_bl_call_projection_unnam0000jection2_projection0:thei_iord_bl_call_projection_unnamed_projection2_projection1\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B1_start:thebb_projection_B1_start\|streamer_bb_projection_B1_start_stall_region:thebb_projection_B1_start_stall_region\|streamer_i_iord_bl_call_projection_unnam0000jection2_projection0:thei_iord_bl_call_projection_unnamed_projection2_projection1\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg\"" {  } { { "soc_system/synthesis/submodules/hld_iord_stall_valid.sv" "GEN_DOWN_STAGING_REG.downstream_staging_reg" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_iord_stall_valid.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_bb_projection_B0_runOnce soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B0_runOnce:thebb_projection_B0_runOnce " "Elaborating entity \"streamer_bb_projection_B0_runOnce\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B0_runOnce:thebb_projection_B0_runOnce\"" {  } { { "soc_system/synthesis/submodules/streamer_projection_function.sv" "thebb_projection_B0_runOnce" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_projection_function.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_projection_B0_runOnce_branch soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B0_runOnce:thebb_projection_B0_runOnce\|streamer_projection_B0_runOnce_branch:theprojection_B0_runOnce_branch " "Elaborating entity \"streamer_projection_B0_runOnce_branch\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B0_runOnce:thebb_projection_B0_runOnce\|streamer_projection_B0_runOnce_branch:theprojection_B0_runOnce_branch\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_projection_B0_runOnce.sv" "theprojection_B0_runOnce_branch" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_projection_B0_runOnce.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_bb_projection_B0_runOnce_stall_region soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B0_runOnce:thebb_projection_B0_runOnce\|streamer_bb_projection_B0_runOnce_stall_region:thebb_projection_B0_runOnce_stall_region " "Elaborating entity \"streamer_bb_projection_B0_runOnce_stall_region\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B0_runOnce:thebb_projection_B0_runOnce\|streamer_bb_projection_B0_runOnce_stall_region:thebb_projection_B0_runOnce_stall_region\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_projection_B0_runOnce.sv" "thebb_projection_B0_runOnce_stall_region" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_projection_B0_runOnce.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_projection_B0_runOnce_merge_reg soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B0_runOnce:thebb_projection_B0_runOnce\|streamer_bb_projection_B0_runOnce_stall_region:thebb_projection_B0_runOnce_stall_region\|streamer_projection_B0_runOnce_merge_reg:theprojection_B0_runOnce_merge_reg " "Elaborating entity \"streamer_projection_B0_runOnce_merge_reg\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B0_runOnce:thebb_projection_B0_runOnce\|streamer_bb_projection_B0_runOnce_stall_region:thebb_projection_B0_runOnce_stall_region\|streamer_projection_B0_runOnce_merge_reg:theprojection_B0_runOnce_merge_reg\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_projection_B0_runOnce_stall_region.sv" "theprojection_B0_runOnce_merge_reg" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_projection_B0_runOnce_stall_region.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B0_runOnce:thebb_projection_B0_runOnce\|streamer_bb_projection_B0_runOnce_stall_region:thebb_projection_B0_runOnce_stall_region\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection0:thei_llvm_fpga_push_token_i1_wt_limpush_projection1 " "Elaborating entity \"streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B0_runOnce:thebb_projection_B0_runOnce\|streamer_bb_projection_B0_runOnce_stall_region:thebb_projection_B0_runOnce_stall_region\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection0:thei_llvm_fpga_push_token_i1_wt_limpush_projection1\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_projection_B0_runOnce_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_projection1" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_projection_B0_runOnce_stall_region.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection1_reg soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B0_runOnce:thebb_projection_B0_runOnce\|streamer_bb_projection_B0_runOnce_stall_region:thebb_projection_B0_runOnce_stall_region\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection0:thei_llvm_fpga_push_token_i1_wt_limpush_projection1\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_projection1_reg " "Elaborating entity \"streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection1_reg\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B0_runOnce:thebb_projection_B0_runOnce\|streamer_bb_projection_B0_runOnce_stall_region:thebb_projection_B0_runOnce_stall_region\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection0:thei_llvm_fpga_push_token_i1_wt_limpush_projection1\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_projection1_reg\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_projection1_reg" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection0.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B0_runOnce:thebb_projection_B0_runOnce\|streamer_bb_projection_B0_runOnce_stall_region:thebb_projection_B0_runOnce_stall_region\|streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0:thei_llvm_fpga_pop_token_i1_wt_limpop_projection0 " "Elaborating entity \"streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B0_runOnce:thebb_projection_B0_runOnce\|streamer_bb_projection_B0_runOnce_stall_region:thebb_projection_B0_runOnce_stall_region\|streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0:thei_llvm_fpga_pop_token_i1_wt_limpop_projection0\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_projection_B0_runOnce_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_projection0" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_projection_B0_runOnce_stall_region.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0_reg soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B0_runOnce:thebb_projection_B0_runOnce\|streamer_bb_projection_B0_runOnce_stall_region:thebb_projection_B0_runOnce_stall_region\|streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0:thei_llvm_fpga_pop_token_i1_wt_limpop_projection0\|streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_projection0_reg " "Elaborating entity \"streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0_reg\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B0_runOnce:thebb_projection_B0_runOnce\|streamer_bb_projection_B0_runOnce_stall_region:thebb_projection_B0_runOnce_stall_region\|streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0:thei_llvm_fpga_pop_token_i1_wt_limpop_projection0\|streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_projection0_reg\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_projection0_reg" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_projection_B0_runOnce_merge soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B0_runOnce:thebb_projection_B0_runOnce\|streamer_projection_B0_runOnce_merge:theprojection_B0_runOnce_merge " "Elaborating entity \"streamer_projection_B0_runOnce_merge\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|streamer_bb_projection_B0_runOnce:thebb_projection_B0_runOnce\|streamer_projection_B0_runOnce_merge:theprojection_B0_runOnce_merge\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_projection_B0_runOnce.sv" "theprojection_B0_runOnce_merge" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_projection_B0_runOnce.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|hld_loop_profiler:theprojection_B1_start_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|hld_loop_profiler:theprojection_B1_start_x\"" {  } { { "soc_system/synthesis/submodules/streamer_projection_function.sv" "theprojection_B1_start_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_projection_function.sv" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897729 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673250897730 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_projection_function:theprojection_function|hld_loop_profiler:theprojection_B1_start_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|hld_loop_profiler:theprojection_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_projection_function:theprojection_function\|hld_loop_profiler:theprojection_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_function soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function " "Elaborating entity \"streamer_function\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\"" {  } { { "soc_system/synthesis/submodules/streamer_function_wrapper.sv" "thestreamer_function" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_function_wrapper.sv" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_pipeline_keep_going_1_valid_fifo soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_i_llvm_fpga_pipeline_keep_going_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going_streamer1_valid_fifo " "Elaborating entity \"streamer_i_llvm_fpga_pipeline_keep_going_1_valid_fifo\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_i_llvm_fpga_pipeline_keep_going_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going_streamer1_valid_fifo\"" {  } { { "soc_system/synthesis/submodules/streamer_function.sv" "thei_llvm_fpga_pipeline_keep_going_streamer1_valid_fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_function.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_pipeline_keep_going_1_sr soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_i_llvm_fpga_pipeline_keep_going_1_sr:thei_llvm_fpga_pipeline_keep_going_streamer1_sr " "Elaborating entity \"streamer_i_llvm_fpga_pipeline_keep_going_1_sr\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_i_llvm_fpga_pipeline_keep_going_1_sr:thei_llvm_fpga_pipeline_keep_going_streamer1_sr\"" {  } { { "soc_system/synthesis/submodules/streamer_function.sv" "thei_llvm_fpga_pipeline_keep_going_streamer1_sr" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_function.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_bb_B1_start soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start " "Elaborating entity \"streamer_bb_B1_start\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\"" {  } { { "soc_system/synthesis/submodules/streamer_function.sv" "thebb_streamer_B1_start" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_function.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_B1_start_merge soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_B1_start_merge:thestreamer_B1_start_merge " "Elaborating entity \"streamer_B1_start_merge\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_B1_start_merge:thestreamer_B1_start_merge\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_B1_start.sv" "thestreamer_B1_start_merge" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B1_start.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_B1_start_branch soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_B1_start_branch:thestreamer_B1_start_branch " "Elaborating entity \"streamer_B1_start_branch\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_B1_start_branch:thestreamer_B1_start_branch\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_B1_start.sv" "thestreamer_B1_start_branch" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B1_start.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_bb_B1_start_stall_region soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region " "Elaborating entity \"streamer_bb_B1_start_stall_region\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_B1_start.sv" "thebb_streamer_B1_start_stall_region" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B1_start.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_B1_start_merge_reg soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_B1_start_merge_reg:thestreamer_B1_start_merge_reg " "Elaborating entity \"streamer_B1_start_merge_reg\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_B1_start_merge_reg:thestreamer_B1_start_merge_reg\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_B1_start_stall_region.sv" "thestreamer_B1_start_merge_reg" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B1_start_stall_region.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0:thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x " "Elaborating entity \"streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0:thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_B1_start_stall_region.sv" "thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B1_start_stall_region.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0:thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0:thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x " "Elaborating entity \"streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0:thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0:thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv" "thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_pipeline_keep_going_0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0:thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0:thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x\|streamer_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_streamer1 " "Elaborating entity \"streamer_i_llvm_fpga_pipeline_keep_going_0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0:thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0:thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x\|streamer_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_streamer1\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv" "thei_llvm_fpga_pipeline_keep_going_streamer1" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_push_i1_notexitcond_0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0:thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0:thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_streamer2 " "Elaborating entity \"streamer_i_llvm_fpga_push_i1_notexitcond_0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0:thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x\|streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0:thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x\|streamer_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_streamer2\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv" "thei_llvm_fpga_push_i1_notexitcond_streamer2" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_streamer0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0:thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_streamer0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_streamers_c0_exit_streamer1_aunroll_x " "Elaborating entity \"streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_streamer0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0:thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x\|streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_streamer0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_streamers_c0_exit_streamer1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_streamers_c0_exit_streamer1_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_iowr_nb_return_unnamed_streamer9_streamer0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iowr_nb_return_unnamed_streamer9_streamer0:thei_iowr_nb_return_streamer_unnamed_streamer9_streamer11_aunroll_x " "Elaborating entity \"streamer_i_iowr_nb_return_unnamed_streamer9_streamer0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iowr_nb_return_unnamed_streamer9_streamer0:thei_iowr_nb_return_streamer_unnamed_streamer9_streamer11_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_B1_start_stall_region.sv" "thei_iowr_nb_return_streamer_unnamed_streamer9_streamer11_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B1_start_stall_region.sv" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iowr_nb_return_unnamed_streamer9_streamer0:thei_iowr_nb_return_streamer_unnamed_streamer9_streamer11_aunroll_x\|hld_iowr:theiowr_nb " "Elaborating entity \"hld_iowr\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iowr_nb_return_unnamed_streamer9_streamer0:thei_iowr_nb_return_streamer_unnamed_streamer9_streamer11_aunroll_x\|hld_iowr:theiowr_nb\"" {  } { { "soc_system/synthesis/submodules/streamer_i_iowr_nb_return_unnamed_streamer9_streamer0.sv" "theiowr_nb" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iowr_nb_return_unnamed_streamer9_streamer0.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iowr_nb_return_unnamed_streamer9_streamer0:thei_iowr_nb_return_streamer_unnamed_streamer9_streamer11_aunroll_x\|hld_iowr:theiowr_nb\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iowr_nb_return_unnamed_streamer9_streamer0:thei_iowr_nb_return_streamer_unnamed_streamer9_streamer11_aunroll_x\|hld_iowr:theiowr_nb\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "soc_system/synthesis/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_iowr_bl_call_projection_unnamed_4_streamer0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iowr_bl_call_projection_unnamed_4_streamer0:thei_iowr_bl_call_projection_unnamed_streamer4_streamer6 " "Elaborating entity \"streamer_i_iowr_bl_call_projection_unnamed_4_streamer0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iowr_bl_call_projection_unnamed_4_streamer0:thei_iowr_bl_call_projection_unnamed_streamer4_streamer6\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_B1_start_stall_region.sv" "thei_iowr_bl_call_projection_unnamed_streamer4_streamer6" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B1_start_stall_region.sv" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iowr_bl_call_projection_unnamed_4_streamer0:thei_iowr_bl_call_projection_unnamed_streamer4_streamer6\|hld_iowr:theiowr " "Elaborating entity \"hld_iowr\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iowr_bl_call_projection_unnamed_4_streamer0:thei_iowr_bl_call_projection_unnamed_streamer4_streamer6\|hld_iowr:theiowr\"" {  } { { "soc_system/synthesis/submodules/streamer_i_iowr_bl_call_projection_unnamed_4_streamer0.sv" "theiowr" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iowr_bl_call_projection_unnamed_4_streamer0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iowr_bl_call_projection_unnamed_4_streamer0:thei_iowr_bl_call_projection_unnamed_streamer4_streamer6\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iowr_bl_call_projection_unnamed_4_streamer0:thei_iowr_bl_call_projection_unnamed_streamer4_streamer6\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "soc_system/synthesis/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_iord_bl_return_projection_unnamed_6_streamer0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iord_bl_return_projection_unnamed_6_streamer0:thei_iord_bl_return_projection_unnamed_streamer6_streamer8 " "Elaborating entity \"streamer_i_iord_bl_return_projection_unnamed_6_streamer0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iord_bl_return_projection_unnamed_6_streamer0:thei_iord_bl_return_projection_unnamed_streamer6_streamer8\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_B1_start_stall_region.sv" "thei_iord_bl_return_projection_unnamed_streamer6_streamer8" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B1_start_stall_region.sv" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iord_bl_return_projection_unnamed_6_streamer0:thei_iord_bl_return_projection_unnamed_streamer6_streamer8\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iord_bl_return_projection_unnamed_6_streamer0:thei_iord_bl_return_projection_unnamed_streamer6_streamer8\|hld_iord:theiord\"" {  } { { "soc_system/synthesis/submodules/streamer_i_iord_bl_return_projection_unnamed_6_streamer0.sv" "theiord" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_iord_bl_return_projection_unnamed_6_streamer0.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iord_bl_return_projection_unnamed_6_streamer0:thei_iord_bl_return_projection_unnamed_streamer6_streamer8\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iord_bl_return_projection_unnamed_6_streamer0:thei_iord_bl_return_projection_unnamed_streamer6_streamer8\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "soc_system/synthesis/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_iord_bl_s2_unnamed_8_streamer0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iord_bl_s2_unnamed_8_streamer0:thei_iord_bl_s2_unnamed_streamer8_streamer10_aunroll_x " "Elaborating entity \"streamer_i_iord_bl_s2_unnamed_8_streamer0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iord_bl_s2_unnamed_8_streamer0:thei_iord_bl_s2_unnamed_streamer8_streamer10_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_B1_start_stall_region.sv" "thei_iord_bl_s2_unnamed_streamer8_streamer10_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B1_start_stall_region.sv" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_iord_bl_return_windowing_unnamed_7_streamer0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iord_bl_return_windowing_unnamed_7_streamer0:thei_iord_bl_return_windowing_unnamed_streamer7_streamer9 " "Elaborating entity \"streamer_i_iord_bl_return_windowing_unnamed_7_streamer0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iord_bl_return_windowing_unnamed_7_streamer0:thei_iord_bl_return_windowing_unnamed_streamer7_streamer9\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_B1_start_stall_region.sv" "thei_iord_bl_return_windowing_unnamed_streamer7_streamer9" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B1_start_stall_region.sv" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_iowr_bl_call_windowing_unnamed_5_streamer0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iowr_bl_call_windowing_unnamed_5_streamer0:thei_iowr_bl_call_windowing_unnamed_streamer5_streamer7 " "Elaborating entity \"streamer_i_iowr_bl_call_windowing_unnamed_5_streamer0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iowr_bl_call_windowing_unnamed_5_streamer0:thei_iowr_bl_call_windowing_unnamed_streamer5_streamer7\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_B1_start_stall_region.sv" "thei_iowr_bl_call_windowing_unnamed_streamer5_streamer7" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B1_start_stall_region.sv" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_iowr_bl_s0_unnamed_3_streamer0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iowr_bl_s0_unnamed_3_streamer0:thei_iowr_bl_s0_unnamed_streamer3_streamer4_aunroll_x " "Elaborating entity \"streamer_i_iowr_bl_s0_unnamed_3_streamer0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iowr_bl_s0_unnamed_3_streamer0:thei_iowr_bl_s0_unnamed_streamer3_streamer4_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_B1_start_stall_region.sv" "thei_iowr_bl_s0_unnamed_streamer3_streamer4_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B1_start_stall_region.sv" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250897997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_iord_bl_call_unnamed_streamer2_streamer0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iord_bl_call_unnamed_streamer2_streamer0:thei_iord_bl_call_streamer_unnamed_streamer2_streamer1_aunroll_x " "Elaborating entity \"streamer_i_iord_bl_call_unnamed_streamer2_streamer0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B1_start:thebb_streamer_B1_start\|streamer_bb_B1_start_stall_region:thebb_streamer_B1_start_stall_region\|streamer_i_iord_bl_call_unnamed_streamer2_streamer0:thei_iord_bl_call_streamer_unnamed_streamer2_streamer1_aunroll_x\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_B1_start_stall_region.sv" "thei_iord_bl_call_streamer_unnamed_streamer2_streamer1_aunroll_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B1_start_stall_region.sv" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_bb_B0_runOnce soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B0_runOnce:thebb_streamer_B0_runOnce " "Elaborating entity \"streamer_bb_B0_runOnce\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B0_runOnce:thebb_streamer_B0_runOnce\"" {  } { { "soc_system/synthesis/submodules/streamer_function.sv" "thebb_streamer_B0_runOnce" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_function.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_B0_runOnce_branch soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B0_runOnce:thebb_streamer_B0_runOnce\|streamer_B0_runOnce_branch:thestreamer_B0_runOnce_branch " "Elaborating entity \"streamer_B0_runOnce_branch\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B0_runOnce:thebb_streamer_B0_runOnce\|streamer_B0_runOnce_branch:thestreamer_B0_runOnce_branch\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_B0_runOnce.sv" "thestreamer_B0_runOnce_branch" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B0_runOnce.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_bb_B0_runOnce_stall_region soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B0_runOnce:thebb_streamer_B0_runOnce\|streamer_bb_B0_runOnce_stall_region:thebb_streamer_B0_runOnce_stall_region " "Elaborating entity \"streamer_bb_B0_runOnce_stall_region\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B0_runOnce:thebb_streamer_B0_runOnce\|streamer_bb_B0_runOnce_stall_region:thebb_streamer_B0_runOnce_stall_region\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_B0_runOnce.sv" "thebb_streamer_B0_runOnce_stall_region" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B0_runOnce.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_B0_runOnce_merge_reg soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B0_runOnce:thebb_streamer_B0_runOnce\|streamer_bb_B0_runOnce_stall_region:thebb_streamer_B0_runOnce_stall_region\|streamer_B0_runOnce_merge_reg:thestreamer_B0_runOnce_merge_reg " "Elaborating entity \"streamer_B0_runOnce_merge_reg\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B0_runOnce:thebb_streamer_B0_runOnce\|streamer_bb_B0_runOnce_stall_region:thebb_streamer_B0_runOnce_stall_region\|streamer_B0_runOnce_merge_reg:thestreamer_B0_runOnce_merge_reg\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_B0_runOnce_stall_region.sv" "thestreamer_B0_runOnce_merge_reg" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B0_runOnce_stall_region.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_push_token_i1_wt_limpush_0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B0_runOnce:thebb_streamer_B0_runOnce\|streamer_bb_B0_runOnce_stall_region:thebb_streamer_B0_runOnce_stall_region\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_streamer1 " "Elaborating entity \"streamer_i_llvm_fpga_push_token_i1_wt_limpush_0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B0_runOnce:thebb_streamer_B0_runOnce\|streamer_bb_B0_runOnce_stall_region:thebb_streamer_B0_runOnce_stall_region\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_streamer1\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_B0_runOnce_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_streamer1" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B0_runOnce_stall_region.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_push_token_i1_wt_limpush_1_reg soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B0_runOnce:thebb_streamer_B0_runOnce\|streamer_bb_B0_runOnce_stall_region:thebb_streamer_B0_runOnce_stall_region\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_streamer1\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_streamer1_reg " "Elaborating entity \"streamer_i_llvm_fpga_push_token_i1_wt_limpush_1_reg\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B0_runOnce:thebb_streamer_B0_runOnce\|streamer_bb_B0_runOnce_stall_region:thebb_streamer_B0_runOnce_stall_region\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_streamer1\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_streamer1_reg\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_streamer1_reg" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B0_runOnce:thebb_streamer_B0_runOnce\|streamer_bb_B0_runOnce_stall_region:thebb_streamer_B0_runOnce_stall_region\|streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_streamer0 " "Elaborating entity \"streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B0_runOnce:thebb_streamer_B0_runOnce\|streamer_bb_B0_runOnce_stall_region:thebb_streamer_B0_runOnce_stall_region\|streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_streamer0\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_B0_runOnce_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_streamer0" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B0_runOnce_stall_region.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B0_runOnce:thebb_streamer_B0_runOnce\|streamer_bb_B0_runOnce_stall_region:thebb_streamer_B0_runOnce_stall_region\|streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_streamer0\|streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_streamer0_reg " "Elaborating entity \"streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B0_runOnce:thebb_streamer_B0_runOnce\|streamer_bb_B0_runOnce_stall_region:thebb_streamer_B0_runOnce_stall_region\|streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_streamer0\|streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_streamer0_reg\"" {  } { { "soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_streamer0_reg" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer_B0_runOnce_merge soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B0_runOnce:thebb_streamer_B0_runOnce\|streamer_B0_runOnce_merge:thestreamer_B0_runOnce_merge " "Elaborating entity \"streamer_B0_runOnce_merge\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|streamer_bb_B0_runOnce:thebb_streamer_B0_runOnce\|streamer_B0_runOnce_merge:thestreamer_B0_runOnce_merge\"" {  } { { "soc_system/synthesis/submodules/streamer_bb_B0_runOnce.sv" "thestreamer_B0_runOnce_merge" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_bb_B0_runOnce.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|hld_loop_profiler:thestreamer_B1_start_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|hld_loop_profiler:thestreamer_B1_start_x\"" {  } { { "soc_system/synthesis/submodules/streamer_function.sv" "thestreamer_B1_start_x" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_function.sv" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898106 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673250898108 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_streamer_0:streamer_0|streamer_internal:streamer_internal_inst|streamer_function_wrapper:streamer_internal|streamer_function:thestreamer_function|hld_loop_profiler:thestreamer_B1_start_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|hld_loop_profiler:thestreamer_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_function:thestreamer_function\|hld_loop_profiler:thestreamer_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "soc_system/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_wire soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|acl_reset_wire:thereset_wire_inst " "Elaborating entity \"acl_reset_wire\" for hierarchy \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|acl_reset_wire:thereset_wire_inst\"" {  } { { "soc_system/synthesis/submodules/streamer_function_wrapper.sv" "thereset_wire_inst" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/streamer_function_wrapper.sv" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "D:/project/quartus/stream/soc_system/synthesis/soc_system.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:streamer_0_avs_cra_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:streamer_0_avs_cra_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "streamer_0_avs_cra_translator" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:streamer_0_avs_cra_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:streamer_0_avs_cra_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "streamer_0_avs_cra_agent" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:streamer_0_avs_cra_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:streamer_0_avs_cra_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:streamer_0_avs_cra_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:streamer_0_avs_cra_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "streamer_0_avs_cra_agent_rsp_fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:streamer_0_avs_cra_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:streamer_0_avs_cra_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "streamer_0_avs_cra_agent_rdata_fifo" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:streamer_0_avs_cra_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:streamer_0_avs_cra_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "streamer_0_avs_cra_burst_adapter" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:streamer_0_avs_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:streamer_0_avs_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:streamer_0_avs_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:streamer_0_avs_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:streamer_0_avs_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:streamer_0_avs_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:streamer_0_avs_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:streamer_0_avs_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:streamer_0_avs_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:streamer_0_avs_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:streamer_0_avs_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:streamer_0_avs_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "D:/project/quartus/stream/soc_system/synthesis/soc_system.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_001" { Text "D:/project/quartus/stream/soc_system/synthesis/soc_system.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250898281 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "97 " "97 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1673250923334 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673250934242 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1673250934242 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673250934244 "|DE10_NANO_SoC_GHRD|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673250934244 "|DE10_NANO_SoC_GHRD|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673250934244 "|DE10_NANO_SoC_GHRD|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673250934244 "|DE10_NANO_SoC_GHRD|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673250934244 "|DE10_NANO_SoC_GHRD|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673250934244 "|DE10_NANO_SoC_GHRD|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673250934244 "|DE10_NANO_SoC_GHRD|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673250934244 "|DE10_NANO_SoC_GHRD|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673250934244 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250935360 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_bb_windowing_B0_runOnce_stall_region:thebb_windowing_B0_runOnce_stall_region\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0:thei_llvm_fpga_push_token_i1_wt_limpush_windowing1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_windowing1\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"soc_system:u0\|soc_system_streamer_0:streamer_0\|streamer_internal:streamer_internal_inst\|streamer_function_wrapper:streamer_internal\|streamer_windowing_function:thewindowing_function\|streamer_bb_windowing_B0_runOnce:thebb_windowing_B0_runOnce\|streamer_bb_windowing_B0_runOnce_stall_region:thebb_windowing_B0_runOnce_stall_region\|streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0:thei_llvm_fpga_push_token_i1_wt_limpush_windowing1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_windowing1\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "soc_system/synthesis/submodules/acl_token_fifo_counter.v" "" { Text "D:/project/quartus/stream/soc_system/synthesis/submodules/acl_token_fifo_counter.v" 155 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1673250937823 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1673250937823 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "316 " "316 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673250938138 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673250939301 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/project/quartus/stream/output_files/DE10_NANO_SoC_GHRD.map.smsg " "Generated suppressed messages file D:/project/quartus/stream/output_files/DE10_NANO_SoC_GHRD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673250940623 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673251266178 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673251266178 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673251272003 "|DE10_NANO_SoC_GHRD|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "de10_nano_soc_ghrd.v" "" { Text "D:/project/quartus/stream/de10_nano_soc_ghrd.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673251272003 "|DE10_NANO_SoC_GHRD|FPGA_CLK3_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1673251272003 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15991 " "Implemented 15991 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673251272074 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673251272074 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1673251272074 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13540 " "Implemented 13540 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673251272074 ""} { "Info" "ICUT_CUT_TM_RAMS" "1720 " "Implemented 1720 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1673251272074 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1673251272074 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1673251272074 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673251272074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5454 " "Peak virtual memory: 5454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673251272669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan  9 11:31:12 2023 " "Processing ended: Mon Jan  9 11:31:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673251272669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:46 " "Elapsed time: 00:06:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673251272669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:53 " "Total CPU time (on all processors): 00:07:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673251272669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673251272669 ""}
