make import in=half_adder.vhdl && make import in=xor_gate.vhdl && make import in=and_gate.vhdl && make in=half_adder_tb.vhdl
