# frozen_string_literal: true

module RgGen
  module SystemVerilog
    VERSION = '0.22.0'
  end
end
