Analysis & Synthesis report for Penelope
Thu Apr 16 19:16:18 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |Penelope|serno_state
 10. State Machine - |Penelope|CC_state
 11. State Machine - |Penelope|IQ_state
 12. State Machine - |Penelope|ADC:ADC_SPI|ADC_state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for altshift_taps:ain0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_jg31:altsyncram4
 18. Parameter Settings for User Entity Instance: Top-level Entity: |Penelope
 19. Parameter Settings for User Entity Instance: cicint:cic_I
 20. Parameter Settings for User Entity Instance: cicint:cic_Q
 21. Parameter Settings for User Entity Instance: phase_accumulator:rx_phase_accumulator
 22. Parameter Settings for User Entity Instance: oddClockDivider:refClockDivider
 23. Parameter Settings for Inferred Entity Instance: altshift_taps:ain0_rtl_0
 24. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 25. Parameter Settings for Inferred Entity Instance: ALC:ALC_I|lpm_mult:Mult0
 26. Parameter Settings for Inferred Entity Instance: cordic_16:tx_cordic|lpm_add_sub:Add6
 27. Parameter Settings for Inferred Entity Instance: ALC:ALC_Q|lpm_mult:Mult0
 28. altshift_taps Parameter Settings by Entity Instance
 29. lpm_mult Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "cordic_16:tx_cordic"
 31. Port Connectivity Checks: "phase_accumulator:rx_phase_accumulator"
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 16 19:16:18 2009   ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name                      ; Penelope                                ;
; Top-level Entity Name              ; Penelope                                ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 2,775                                   ;
;     Total combinational functions  ; 2,328                                   ;
;     Dedicated logic registers      ; 1,993                                   ;
; Total registers                    ; 1993                                    ;
; Total pins                         ; 62                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 51                                      ;
; Embedded Multiplier 9-bit elements ; 12                                      ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C8Q208C8        ;                    ;
; Top-level entity name                                          ; Penelope           ; Penelope           ;
; Family name                                                    ; Cyclone II         ; Stratix            ;
; State Machine Processing                                       ; User-Encoded       ; Auto               ;
; Power-Up Don't Care                                            ; Off                ; On                 ;
; Remove Redundant Logic Cells                                   ; On                 ; Off                ;
; Use smart compilation                                          ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation            ; 1                  ; 1                  ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; ALC.v                            ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/Penelope/ALC.v                                        ;
; oddClockDiv.v                    ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/Penelope/oddClockDiv.v                                ;
; cordic.v                         ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/Penelope/cordic.v                                     ;
; ADC.v                            ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/Penelope/ADC.v                                        ;
; phase_accumulator.v              ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/Penelope/phase_accumulator.v                          ;
; cicint.v                         ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/Penelope/cicint.v                                     ;
; Penelope.v                       ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/Penelope/Penelope.v                                   ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altshift_taps.tdf       ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altdpram.inc            ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.inc         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_compare.inc         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_constant.inc        ;
; db/shift_taps_r1m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Penelope/db/shift_taps_r1m.tdf                        ;
; db/altsyncram_jg31.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Penelope/db/altsyncram_jg31.tdf                       ;
; db/add_sub_gvd.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Penelope/db/add_sub_gvd.tdf                           ;
; db/cntr_kkf.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Penelope/db/cntr_kkf.tdf                              ;
; db/cmpr_6cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Penelope/db/cmpr_6cc.tdf                              ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf            ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc           ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/multcore.inc            ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altshift.inc            ;
; db/mult_r211.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Penelope/db/mult_r211.tdf                             ;
; db/mult_9v01.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Penelope/db/mult_9v01.tdf                             ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/look_add.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; db/add_sub_ari.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Penelope/db/add_sub_ari.tdf                           ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 2,775   ;
;                                             ;         ;
; Total combinational functions               ; 2328    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 109     ;
;     -- 3 input functions                    ; 1613    ;
;     -- <=2 input functions                  ; 606     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 640     ;
;     -- arithmetic mode                      ; 1688    ;
;                                             ;         ;
; Total registers                             ; 1993    ;
;     -- Dedicated logic registers            ; 1993    ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 62      ;
; Total memory bits                           ; 51      ;
; Embedded Multiplier 9-bit elements          ; 12      ;
; Maximum fan-out node                        ; _122MHZ ;
; Maximum fan-out                             ; 1774    ;
; Total fan-out                               ; 12083   ;
; Average fan-out                             ; 2.74    ;
+---------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                   ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                          ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+--------------+
; |Penelope                                   ; 2328 (319)        ; 1993 (479)   ; 51          ; 12           ; 0       ; 6         ; 62   ; 0            ; |Penelope                                                                                    ; work         ;
;    |ADC:ADC_SPI|                            ; 38 (38)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Penelope|ADC:ADC_SPI                                                                        ; work         ;
;    |ALC:ALC_I|                              ; 32 (32)           ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Penelope|ALC:ALC_I                                                                          ; work         ;
;       |lpm_mult:Mult0|                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Penelope|ALC:ALC_I|lpm_mult:Mult0                                                           ; work         ;
;          |mult_9v01:auto_generated|         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Penelope|ALC:ALC_I|lpm_mult:Mult0|mult_9v01:auto_generated                                  ; work         ;
;    |ALC:ALC_Q|                              ; 32 (32)           ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Penelope|ALC:ALC_Q                                                                          ; work         ;
;       |lpm_mult:Mult0|                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Penelope|ALC:ALC_Q|lpm_mult:Mult0                                                           ; work         ;
;          |mult_9v01:auto_generated|         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Penelope|ALC:ALC_Q|lpm_mult:Mult0|mult_9v01:auto_generated                                  ; work         ;
;    |altshift_taps:ain0_rtl_0|               ; 7 (0)             ; 4 (0)        ; 51          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Penelope|altshift_taps:ain0_rtl_0                                                           ; work         ;
;       |shift_taps_r1m:auto_generated|       ; 7 (2)             ; 4 (2)        ; 51          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Penelope|altshift_taps:ain0_rtl_0|shift_taps_r1m:auto_generated                             ; work         ;
;          |altsyncram_jg31:altsyncram4|      ; 0 (0)             ; 0 (0)        ; 51          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Penelope|altshift_taps:ain0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_jg31:altsyncram4 ; work         ;
;          |cntr_kkf:cntr1|                   ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Penelope|altshift_taps:ain0_rtl_0|shift_taps_r1m:auto_generated|cntr_kkf:cntr1              ; work         ;
;    |cicint:cic_I|                           ; 336 (336)         ; 327 (327)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Penelope|cicint:cic_I                                                                       ; work         ;
;    |cicint:cic_Q|                           ; 323 (323)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Penelope|cicint:cic_Q                                                                       ; work         ;
;    |cordic_16:tx_cordic|                    ; 1160 (1126)       ; 769 (769)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Penelope|cordic_16:tx_cordic                                                                ; work         ;
;       |lpm_add_sub:Add6|                    ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Penelope|cordic_16:tx_cordic|lpm_add_sub:Add6                                               ; work         ;
;          |add_sub_ari:auto_generated|       ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Penelope|cordic_16:tx_cordic|lpm_add_sub:Add6|add_sub_ari:auto_generated                    ; work         ;
;    |lpm_mult:Mult0|                         ; 33 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Penelope|lpm_mult:Mult0                                                                     ; work         ;
;       |mult_r211:auto_generated|            ; 33 (33)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Penelope|lpm_mult:Mult0|mult_r211:auto_generated                                            ; work         ;
;    |oddClockDivider:refClockDivider|        ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Penelope|oddClockDivider:refClockDivider                                                    ; work         ;
;    |phase_accumulator:rx_phase_accumulator| ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Penelope|phase_accumulator:rx_phase_accumulator                                             ; work         ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; altshift_taps:ain0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_jg31:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 17           ; 3            ; 17           ; 51   ; None ;
+-----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 6           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  User-Encoded
+-----------------------------------------------------------------+
; State Machine - |Penelope|serno_state                           ;
+-----------------+---------------+---------------+---------------+
; Name            ; serno_state~7 ; serno_state~6 ; serno_state~5 ;
+-----------------+---------------+---------------+---------------+
; serno_state.000 ; 0             ; 0             ; 0             ;
; serno_state.001 ; 0             ; 0             ; 1             ;
; serno_state.010 ; 0             ; 1             ; 0             ;
; serno_state.011 ; 0             ; 1             ; 1             ;
; serno_state.100 ; 1             ; 0             ; 0             ;
+-----------------+---------------+---------------+---------------+


Encoding Type:  User-Encoded
+--------------------------------------------+
; State Machine - |Penelope|CC_state         ;
+------------------+------------+------------+
; Name             ; CC_state~6 ; CC_state~5 ;
+------------------+------------+------------+
; CC_state.CC_IDLE ; 0          ; 0          ;
; CC_state.CC_HI   ; 0          ; 1          ;
; CC_state.CC_DATA ; 1          ; 0          ;
+------------------+------------+------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------+
; State Machine - |Penelope|IQ_state                      ;
+------------------+------------+------------+------------+
; Name             ; IQ_state~7 ; IQ_state~6 ; IQ_state~5 ;
+------------------+------------+------------+------------+
; IQ_state.IQ_IDLE ; 0          ; 0          ; 0          ;
; IQ_state.IQ_IW   ; 0          ; 0          ; 1          ;
; IQ_state.IQ_ID   ; 0          ; 1          ; 0          ;
; IQ_state.IQ_QW   ; 0          ; 1          ; 1          ;
; IQ_state.IQ_QD   ; 1          ; 0          ; 0          ;
+------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------+
; State Machine - |Penelope|ADC:ADC_SPI|ADC_state         ;
+---------------+-------------+-------------+-------------+
; Name          ; ADC_state~8 ; ADC_state~7 ; ADC_state~6 ;
+---------------+-------------+-------------+-------------+
; ADC_state.000 ; 0           ; 0           ; 0           ;
; ADC_state.001 ; 0           ; 0           ; 1           ;
; ADC_state.010 ; 0           ; 1           ; 0           ;
; ADC_state.011 ; 0           ; 1           ; 1           ;
; ADC_state.100 ; 1           ; 0           ; 0           ;
+---------------+-------------+-------------+-------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; PWM1_Data_in[0..2]                     ; Stuck at GND due to stuck port data_in ;
; cordic_16:tx_cordic|q0[0..2]           ; Stuck at GND due to stuck port data_in ;
; cordic_16:tx_cordic|i0[0..2]           ; Stuck at GND due to stuck port data_in ;
; cordic_16:tx_cordic|q1[0]              ; Stuck at GND due to stuck port data_in ;
; cordic_16:tx_cordic|i1[0]              ; Stuck at GND due to stuck port data_in ;
; cordic_16:tx_cordic|q1[1]              ; Stuck at GND due to stuck port data_in ;
; cordic_16:tx_cordic|i1[1]              ; Stuck at GND due to stuck port data_in ;
; cordic_16:tx_cordic|q2[0]              ; Stuck at GND due to stuck port data_in ;
; cordic_16:tx_cordic|i2[0]              ; Stuck at GND due to stuck port data_in ;
; PWM1_Data_in[15]                       ; Merged with PWM2_Data_in[15]           ;
; PWM1_accumulator[1..2]                 ; Merged with PWM1_accumulator[0]        ;
; cicint:cic_Q|diff1[15]                 ; Merged with cicint:cic_Q|diff1[16]     ;
; cicint:cic_Q|diff2[16]                 ; Merged with cicint:cic_Q|diff2[17]     ;
; cicint:cic_Q|diff3[17]                 ; Merged with cicint:cic_Q|diff3[18]     ;
; cicint:cic_Q|diff4[18]                 ; Merged with cicint:cic_Q|diff4[19]     ;
; cicint:cic_I|diff1[15]                 ; Merged with cicint:cic_I|diff1[16]     ;
; cicint:cic_I|diff2[16]                 ; Merged with cicint:cic_I|diff2[17]     ;
; cicint:cic_I|diff3[17]                 ; Merged with cicint:cic_I|diff3[18]     ;
; cicint:cic_I|diff4[18]                 ; Merged with cicint:cic_I|diff4[19]     ;
; PWM1_accumulator[0]                    ; Stuck at GND due to stuck port data_in ;
; cicint:cic_I|cur_count[11]             ; Merged with cicint:cic_Q|cur_count[11] ;
; cicint:cic_I|cur_count[10]             ; Merged with cicint:cic_Q|cur_count[10] ;
; cicint:cic_I|cur_count[9]              ; Merged with cicint:cic_Q|cur_count[9]  ;
; cicint:cic_I|cur_count[8]              ; Merged with cicint:cic_Q|cur_count[8]  ;
; cicint:cic_I|cur_count[7]              ; Merged with cicint:cic_Q|cur_count[7]  ;
; cicint:cic_I|cur_count[6]              ; Merged with cicint:cic_Q|cur_count[6]  ;
; cicint:cic_I|cur_count[5]              ; Merged with cicint:cic_Q|cur_count[5]  ;
; cicint:cic_I|cur_count[4]              ; Merged with cicint:cic_Q|cur_count[4]  ;
; cicint:cic_I|cur_count[3]              ; Merged with cicint:cic_Q|cur_count[3]  ;
; cicint:cic_I|cur_count[2]              ; Merged with cicint:cic_Q|cur_count[2]  ;
; cicint:cic_I|cur_count[1]              ; Merged with cicint:cic_Q|cur_count[1]  ;
; cicint:cic_I|cur_count[0]              ; Merged with cicint:cic_Q|cur_count[0]  ;
; cicint:cic_I|ce_out_reg                ; Merged with cicint:cic_Q|ce_out_reg    ;
; cordic_16:tx_cordic|q1[2]              ; Stuck at GND due to stuck port data_in ;
; cordic_16:tx_cordic|i1[2]              ; Stuck at GND due to stuck port data_in ;
; cordic_16:tx_cordic|q2[1]              ; Stuck at GND due to stuck port data_in ;
; cordic_16:tx_cordic|i2[1]              ; Stuck at GND due to stuck port data_in ;
; attack_cnt[0]                          ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 45 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                    ;
+---------------------------+---------------------------+----------------------------------------+
; Register name             ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------------------+---------------------------+----------------------------------------+
; cordic_16:tx_cordic|q1[1] ; Stuck at GND              ; cordic_16:tx_cordic|i2[0]              ;
;                           ; due to stuck port data_in ;                                        ;
; cordic_16:tx_cordic|i1[1] ; Stuck at GND              ; cordic_16:tx_cordic|q2[0]              ;
;                           ; due to stuck port data_in ;                                        ;
; cordic_16:tx_cordic|q1[2] ; Stuck at GND              ; cordic_16:tx_cordic|i2[1]              ;
;                           ; due to stuck port data_in ;                                        ;
; cordic_16:tx_cordic|i1[2] ; Stuck at GND              ; cordic_16:tx_cordic|q2[1]              ;
;                           ; due to stuck port data_in ;                                        ;
+---------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1993  ;
; Number of registers using Synchronous Clear  ; 40    ;
; Number of registers using Synchronous Load   ; 98    ;
; Number of registers using Asynchronous Clear ; 667   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 459   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Penelope|CC_cnt[2]              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Penelope|IQ_cnt[1]              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Penelope|ADC:ADC_SPI|bit_cnt[0] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Penelope|serno_data_count[0]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:ain0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_jg31:altsyncram4 ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Penelope ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; PENNY_ADDR     ; 0000  ; Unsigned Binary                                 ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: cicint:cic_I ;
+----------------+----------------------+-------------------+
; Parameter Name ; Value                ; Type              ;
+----------------+----------------------+-------------------+
; zeroconst      ; 00000000000000000000 ; Signed Binary     ;
+----------------+----------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: cicint:cic_Q ;
+----------------+----------------------+-------------------+
; Parameter Name ; Value                ; Type              ;
+----------------+----------------------+-------------------+
; zeroconst      ; 00000000000000000000 ; Signed Binary     ;
+----------------+----------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_accumulator:rx_phase_accumulator ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; RESOLUTION     ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oddClockDivider:refClockDivider ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DIVIDE_RATE    ; 125   ; Signed Integer                                      ;
; COUNTER_WIDTH  ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altshift_taps:ain0_rtl_0 ;
+----------------+----------------+-----------------------------------------+
; Parameter Name ; Value          ; Type                                    ;
+----------------+----------------+-----------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                 ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                 ;
; TAP_DISTANCE   ; 3              ; Untyped                                 ;
; WIDTH          ; 17             ; Untyped                                 ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                 ;
; CBXI_PARAMETER ; shift_taps_r1m ; Untyped                                 ;
+----------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32         ; Untyped             ;
; LPM_WIDTHB                                     ; 31         ; Untyped             ;
; LPM_WIDTHP                                     ; 63         ; Untyped             ;
; LPM_WIDTHR                                     ; 63         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_r211  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALC:ALC_I|lpm_mult:Mult0         ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16         ; Untyped             ;
; LPM_WIDTHB                                     ; 16         ; Untyped             ;
; LPM_WIDTHP                                     ; 32         ; Untyped             ;
; LPM_WIDTHR                                     ; 32         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_9v01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cordic_16:tx_cordic|lpm_add_sub:Add6 ;
+------------------------+-------------+------------------------------------------------+
; Parameter Name         ; Value       ; Type                                           ;
+------------------------+-------------+------------------------------------------------+
; LPM_WIDTH              ; 17          ; Untyped                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                             ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                        ;
; USE_WYS                ; OFF         ; Untyped                                        ;
; STYLE                  ; FAST        ; Untyped                                        ;
; CBXI_PARAMETER         ; add_sub_ari ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                 ;
+------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALC:ALC_Q|lpm_mult:Mult0         ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16         ; Untyped             ;
; LPM_WIDTHB                                     ; 16         ; Untyped             ;
; LPM_WIDTHP                                     ; 32         ; Untyped             ;
; LPM_WIDTHR                                     ; 32         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_9v01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance   ;
+----------------------------+--------------------------+
; Name                       ; Value                    ;
+----------------------------+--------------------------+
; Number of entity instances ; 1                        ;
; Entity Instance            ; altshift_taps:ain0_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                        ;
;     -- TAP_DISTANCE        ; 3                        ;
;     -- WIDTH               ; 17                       ;
+----------------------------+--------------------------+


+------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                   ;
+---------------------------------------+--------------------------+
; Name                                  ; Value                    ;
+---------------------------------------+--------------------------+
; Number of entity instances            ; 3                        ;
; Entity Instance                       ; lpm_mult:Mult0           ;
;     -- LPM_WIDTHA                     ; 32                       ;
;     -- LPM_WIDTHB                     ; 31                       ;
;     -- LPM_WIDTHP                     ; 63                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                      ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
; Entity Instance                       ; ALC:ALC_I|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                       ;
;     -- LPM_WIDTHB                     ; 16                       ;
;     -- LPM_WIDTHP                     ; 32                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
; Entity Instance                       ; ALC:ALC_Q|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                       ;
;     -- LPM_WIDTHB                     ; 16                       ;
;     -- LPM_WIDTHP                     ; 32                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
+---------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_16:tx_cordic"                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; iout[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iout[16]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; qout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_accumulator:rx_phase_accumulator"                                                         ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; phase_out[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Thu Apr 16 19:16:04 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Penelope -c Penelope
Info: Found 1 design units, including 1 entities, in source file ALC.v
    Info: Found entity 1: ALC
Info: Found 1 design units, including 1 entities, in source file oddClockDiv.v
    Info: Found entity 1: oddClockDivider
Info: Found 1 design units, including 1 entities, in source file cordic.v
    Info: Found entity 1: cordic_16
Info: Found 1 design units, including 1 entities, in source file ADC.v
    Info: Found entity 1: ADC
Info: Found 1 design units, including 1 entities, in source file phase_accumulator.v
    Info: Found entity 1: phase_accumulator
Info: Found 1 design units, including 1 entities, in source file cicint.v
    Info: Found entity 1: cicint
Info: Found 1 design units, including 1 entities, in source file Penelope.v
    Info: Found entity 1: Penelope
Info: Elaborating entity "Penelope" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Penelope.v(479): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Penelope.v(484): truncated value with size 32 to match size of target (8)
Info: Elaborating entity "ADC" for hierarchy "ADC:ADC_SPI"
Info: Elaborating entity "ALC" for hierarchy "ALC:ALC_I"
Info: Elaborating entity "cicint" for hierarchy "cicint:cic_I"
Warning (10036): Verilog HDL or VHDL warning at cicint.v(86): object "section_in1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cicint.v(94): object "section_in2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cicint.v(102): object "section_in3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cicint.v(110): object "section_in4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cicint.v(133): object "section_in7" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cicint.v(141): object "section_in8" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cicint.v(149): object "section_in9" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cicint.v(157): object "section_in10" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at cicint.v(182): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at cicint.v(188): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "phase_accumulator" for hierarchy "phase_accumulator:rx_phase_accumulator"
Info: Elaborating entity "cordic_16" for hierarchy "cordic_16:tx_cordic"
Info: Elaborating entity "oddClockDivider" for hierarchy "oddClockDivider:refClockDivider"
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer reference
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altshift_taps megafunction from the following design logic: "ain0[0]~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 3
        Info: Parameter WIDTH set to 17
Info: Inferred 5 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ALC:ALC_I|Mult0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "cordic_16:tx_cordic|Add6"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "cordic_16:tx_cordic|Add6"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ALC:ALC_Q|Mult0"
Info: Elaborated megafunction instantiation "altshift_taps:ain0_rtl_0"
Info: Instantiated megafunction "altshift_taps:ain0_rtl_0" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "3"
    Info: Parameter "WIDTH" = "17"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_r1m.tdf
    Info: Found entity 1: shift_taps_r1m
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jg31.tdf
    Info: Found entity 1: altsyncram_jg31
Info: Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf
    Info: Found entity 1: add_sub_gvd
Info: Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf
    Info: Found entity 1: cntr_kkf
Info: Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf
    Info: Found entity 1: cmpr_6cc
Info: Elaborated megafunction instantiation "lpm_mult:Mult0"
Info: Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "32"
    Info: Parameter "LPM_WIDTHB" = "31"
    Info: Parameter "LPM_WIDTHP" = "63"
    Info: Parameter "LPM_WIDTHR" = "63"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_r211.tdf
    Info: Found entity 1: mult_r211
Info: Elaborated megafunction instantiation "ALC:ALC_I|lpm_mult:Mult0"
Info: Instantiated megafunction "ALC:ALC_I|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "16"
    Info: Parameter "LPM_WIDTHB" = "16"
    Info: Parameter "LPM_WIDTHP" = "32"
    Info: Parameter "LPM_WIDTHR" = "32"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_9v01.tdf
    Info: Found entity 1: mult_9v01
Info: Elaborated megafunction instantiation "cordic_16:tx_cordic|lpm_add_sub:Add6"
Info: Instantiated megafunction "cordic_16:tx_cordic|lpm_add_sub:Add6" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "17"
    Info: Parameter "LPM_DIRECTION" = "DEFAULT"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_ari.tdf
    Info: Found entity 1: add_sub_ari
Info: Ignored 168 buffer(s)
    Info: Ignored 168 SOFT buffer(s)
Info: Performing gate-level register retiming
Info: Not allowed to move 207 registers
    Info: Not allowed to move at least 4 registers because they are in a sequence of registers directly fed by input pins
    Info: Not allowed to move at least 19 registers because they feed output pins directly
    Info: Not allowed to move at least 125 registers because they are fed by registers in a different clock domain
    Info: Not allowed to move at least 58 registers because they feed registers in a different clock domain
    Info: Not allowed to move at least 1 registers because they feed clock or asynchronous control signals of other registers
Info: Quartus II software applied gate-level register retiming to 0 clock domains
Info: Generated suppressed messages file C:/HPSDR/trunk/Penelope/Penelope.map.smsg
Info: Implemented 3015 device resources after synthesis - the final resource count might be different
    Info: Implemented 13 input pins
    Info: Implemented 46 output pins
    Info: Implemented 3 bidirectional pins
    Info: Implemented 2924 logic cells
    Info: Implemented 17 RAM segments
    Info: Implemented 12 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 183 megabytes
    Info: Processing ended: Thu Apr 16 19:16:18 2009
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/HPSDR/trunk/Penelope/Penelope.map.smsg.


