============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 27 2023  01:27:40 am
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-36 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      57                  
       Uncertainty:-      10                  
     Required Time:=    1713                  
      Launch Clock:-    1000                  
         Data Path:-     749                  
             Slack:=     -36                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    217    1217    72      6  2.9  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     75    1291    39      5  2.5  AND2X1_RVT  rptr_empty/g3506/Y        
     76    1368    50      3  2.5  AND3X1_RVT  rptr_empty/g3501/Y        
     73    1441    32      2  1.0  OA21X1_RVT  rptr_empty/g55/Y          
     52    1493    34      2  1.1  AO21X1_RVT  rptr_empty/g3548/Y        
     49    1542    22      1  0.5  AND2X1_RVT  rptr_empty/g53/Y          
     68    1610    28      1  0.5  OA21X1_RVT  rptr_empty/g803/Y         
     72    1682    35      1  0.5  AND4X1_RVT  rptr_empty/g801/Y         
     67    1749    27      1  0.5  AND3X1_RVT  rptr_empty/g3593/Y        
      0    1749     -      1    -  DFFASX1_RVT rptr_empty/rempty_reg/D   
#------------------------------------------------------------------------



Path 2: VIOLATED (-30 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      57                  
       Uncertainty:-      10                  
     Required Time:=    1713                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     943                  
             Slack:=     -30                  

Exceptions/Constraints:
  input_delay             -200            in_del_9_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   winc                  
    457    1257   190     29   12.2  I1025_NS    io_b_winc/DOUT        
     40    1296    85      1    0.6  NAND2X0_RVT wptr_full/g137/Y      
     94    1391    42      4    2.2  OA21X1_RVT  wptr_full/g73/Y       
     51    1441    24      1    0.5  AO21X1_RVT  wptr_full/g4133/Y     
     33    1475    33      1    0.5  NAND2X0_RVT wptr_full/g4073/Y     
     66    1541    28      1    0.5  AND3X1_RVT  wptr_full/g49/Y       
     85    1626    35      1    0.5  OA222X1_RVT wptr_full/g3940/Y     
     60    1686    27      1    0.5  AND3X1_RVT  wptr_full/g25/Y       
     58    1743    27      1    0.5  AND3X1_RVT  wptr_full/g24/Y       
      0    1743     -      1      -  DFFARX1_RVT wptr_full/wfull_reg/D 
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 3: VIOLATED (-2 ps) Late External Delay Assertion at pin rdata[0]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
      Output Delay:-    -910                  
       Uncertainty:-      10                  
     Required Time:=    2680                  
      Launch Clock:-    1000                  
         Data Path:-    1682                  
             Slack:=      -2                  

Exceptions/Constraints:
  output_delay             -910            ou_del_16_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    231    1231    73      1    3.3  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[0] 
     71    1302    31      1   21.8  NBUFFX32_RVT   fifomem/g203/Y             
   1380    2682   893      1 1433.3  D8I1025_NS     io_l_rdata_0_/PADIO        
      0    2682     -      -      -  (port)         rdata[0]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 4: VIOLATED (-2 ps) Late External Delay Assertion at pin rdata[1]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
      Output Delay:-    -910                  
       Uncertainty:-      10                  
     Required Time:=    2680                  
      Launch Clock:-    1000                  
         Data Path:-    1682                  
             Slack:=      -2                  

Exceptions/Constraints:
  output_delay             -910            ou_del_15_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    231    1231    73      1    3.3  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[1] 
     71    1302    31      1   21.8  NBUFFX32_RVT   fifomem/g202/Y             
   1380    2682   893      1 1433.3  D8I1025_NS     io_l_rdata_1_/PADIO        
      0    2682     -      -      -  (port)         rdata[1]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 5: VIOLATED (-2 ps) Late External Delay Assertion at pin rdata[2]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
      Output Delay:-    -910                  
       Uncertainty:-      10                  
     Required Time:=    2680                  
      Launch Clock:-    1000                  
         Data Path:-    1682                  
             Slack:=      -2                  

Exceptions/Constraints:
  output_delay             -910            ou_del_14_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    231    1231    73      1    3.3  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[2] 
     71    1302    31      1   21.8  NBUFFX32_RVT   fifomem/g201/Y             
   1380    2682   893      1 1433.3  D8I1025_NS     io_l_rdata_2_/PADIO        
      0    2682     -      -      -  (port)         rdata[2]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 6: VIOLATED (-2 ps) Late External Delay Assertion at pin rdata[3]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
      Output Delay:-    -910                  
       Uncertainty:-      10                  
     Required Time:=    2680                  
      Launch Clock:-    1000                  
         Data Path:-    1682                  
             Slack:=      -2                  

Exceptions/Constraints:
  output_delay             -910            ou_del_13_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    231    1231    73      1    3.3  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[3] 
     71    1302    31      1   21.8  NBUFFX32_RVT   fifomem/g200/Y             
   1380    2682   893      1 1433.3  D8I1025_NS     io_l_rdata_3_/PADIO        
      0    2682     -      -      -  (port)         rdata[3]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 7: VIOLATED (-2 ps) Late External Delay Assertion at pin rdata[4]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
      Output Delay:-    -910                  
       Uncertainty:-      10                  
     Required Time:=    2680                  
      Launch Clock:-    1000                  
         Data Path:-    1682                  
             Slack:=      -2                  

Exceptions/Constraints:
  output_delay             -910            ou_del_12_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    231    1231    73      1    3.3  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[4] 
     71    1302    31      1   21.8  NBUFFX32_RVT   fifomem/g199/Y             
   1380    2682   893      1 1433.3  D8I1025_NS     io_l_rdata_4_/PADIO        
      0    2682     -      -      -  (port)         rdata[4]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 8: VIOLATED (-2 ps) Late External Delay Assertion at pin rdata[5]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
      Output Delay:-    -910                  
       Uncertainty:-      10                  
     Required Time:=    2680                  
      Launch Clock:-    1000                  
         Data Path:-    1682                  
             Slack:=      -2                  

Exceptions/Constraints:
  output_delay             -910            ou_del_11_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    231    1231    73      1    3.3  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[5] 
     71    1302    31      1   21.8  NBUFFX32_RVT   fifomem/g198/Y             
   1380    2682   893      1 1433.3  D8I1025_NS     io_l_rdata_5_/PADIO        
      0    2682     -      -      -  (port)         rdata[5]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 9: VIOLATED (-2 ps) Late External Delay Assertion at pin rdata[6]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
      Output Delay:-    -910                  
       Uncertainty:-      10                  
     Required Time:=    2680                  
      Launch Clock:-    1000                  
         Data Path:-    1682                  
             Slack:=      -2                  

Exceptions/Constraints:
  output_delay             -910            ou_del_10_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    231    1231    73      1    3.3  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[6] 
     71    1302    31      1   21.8  NBUFFX32_RVT   fifomem/g197/Y             
   1380    2682   893      1 1433.3  D8I1025_NS     io_l_rdata_6_/PADIO        
      0    2682     -      -      -  (port)         rdata[6]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 10: VIOLATED (-2 ps) Late External Delay Assertion at pin rdata[7]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[7]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
      Output Delay:-    -910                  
       Uncertainty:-      10                  
     Required Time:=    2680                  
      Launch Clock:-    1000                  
         Data Path:-    1682                  
             Slack:=      -2                  

Exceptions/Constraints:
  output_delay             -910            ou_del 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    231    1231    73      1    3.3  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[7] 
     71    1302    31      1   21.8  NBUFFX32_RVT   fifomem/g196/Y             
   1380    2682   893      1 1433.3  D8I1025_NS     io_l_rdata_7_/PADIO        
      0    2682     -      -      -  (port)         rdata[7]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 11: MET (5 ps) Late External Delay Assertion at pin wfull
          Group: OUTPUTS
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wfull
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
      Output Delay:-    -910                  
       Uncertainty:-      10                  
     Required Time:=    2680                  
      Launch Clock:-    1000                  
         Data Path:-    1675                  
             Slack:=       5                  

Exceptions/Constraints:
  output_delay             -910            ou_del_18_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)   wptr_full/wfull_reg/CLK 
    189    1189    55      5    2.5  DFFARX1_RVT wptr_full/wfull_reg/QN  
     69    1258    38      8    9.0  NBUFFX4_RVT wptr_full/g4153/Y       
     34    1292    37      1   21.8  INVX8_RVT   wptr_full/g4106/Y       
   1383    2675   892      1 1433.3  D8I1025_NS  io_t_wfull/PADIO        
      0    2675     -      -      -  (port)      wfull                   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 12: MET (12 ps) Late External Delay Assertion at pin rempty
          Group: OUTPUTS
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rempty
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
      Output Delay:-    -910                  
       Uncertainty:-      10                  
     Required Time:=    2680                  
      Launch Clock:-    1000                  
         Data Path:-    1668                  
             Slack:=      12                  

Exceptions/Constraints:
  output_delay             -910            ou_del_17_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)   rptr_empty/rempty_reg/CLK 
    222    1222    35      1    1.4  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     63    1286    37      1   21.8  NBUFFX8_RVT fopt/Y                    
   1383    2668   892      1 1433.3  D8I1025_NS  io_t_rempty/PADIO         
      0    2668     -      -      -  (port)      rempty                    
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 13: MET (35 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     390            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1390         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1284                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     449                  
             Slack:=      35                  

Exceptions/Constraints:
  input_delay             -200            in_del_5_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   wdata_in[2]           
    449    1249   182      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0    1249     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 14: MET (35 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[5]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     390            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1390         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1284                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     449                  
             Slack:=      35                  

Exceptions/Constraints:
  input_delay             -200            in_del_2_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   wdata_in[5]           
    449    1249   182      1    0.5  I1025_NS    io_r_wdata_in_5_/DOUT 
      0    1249     -      1      -  DFFARX1_RVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 15: MET (35 ps) Setup Check with Pin wdata_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[1]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_1_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     390            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1390         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1284                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     449                  
             Slack:=      35                  

Exceptions/Constraints:
  input_delay             -200            in_del_6_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   wdata_in[1]           
    449    1249   182      1    0.5  I1025_NS    io_r_wdata_in_1_/DOUT 
      0    1249     -      1      -  DFFARX1_RVT wdata_reg_1_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 16: MET (35 ps) Setup Check with Pin wdata_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[3]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_3_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     390            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1390         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1284                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     449                  
             Slack:=      35                  

Exceptions/Constraints:
  input_delay             -200            in_del_4_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   wdata_in[3]           
    449    1249   182      1    0.5  I1025_NS    io_r_wdata_in_3_/DOUT 
      0    1249     -      1      -  DFFARX1_RVT wdata_reg_3_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 17: MET (35 ps) Setup Check with Pin wdata_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[7]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_7_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     390            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1390         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1284                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     449                  
             Slack:=      35                  

Exceptions/Constraints:
  input_delay             -200            in_del 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   wdata_in[7]           
    449    1249   182      1    0.5  I1025_NS    io_r_wdata_in_7_/DOUT 
      0    1249     -      1      -  DFFARX1_RVT wdata_reg_7_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 18: MET (35 ps) Setup Check with Pin wdata_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[4]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_4_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     390            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1390         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1284                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     449                  
             Slack:=      35                  

Exceptions/Constraints:
  input_delay             -200            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   wdata_in[4]           
    449    1249   182      1    0.5  I1025_NS    io_r_wdata_in_4_/DOUT 
      0    1249     -      1      -  DFFARX1_RVT wdata_reg_4_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 19: MET (35 ps) Setup Check with Pin wdata_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[0]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_0_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     390            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1390         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1284                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     449                  
             Slack:=      35                  

Exceptions/Constraints:
  input_delay             -200            in_del_7_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   wdata_in[0]           
    449    1249   182      1    0.5  I1025_NS    io_r_wdata_in_0_/DOUT 
      0    1249     -      1      -  DFFARX1_RVT wdata_reg_0_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 20: MET (35 ps) Setup Check with Pin wdata_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[6]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_6_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     390            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1390         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1284                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     449                  
             Slack:=      35                  

Exceptions/Constraints:
  input_delay             -200            in_del_1_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   wdata_in[6]           
    449    1249   182      1    0.5  I1025_NS    io_r_wdata_in_6_/DOUT 
      0    1249     -      1      -  DFFARX1_RVT wdata_reg_6_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 21: MET (37 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     125                  
       Uncertainty:-      10                  
     Required Time:=    1645                  
      Launch Clock:-    1000                  
         Data Path:-     608                  
             Slack:=      37                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    183    1183    46      2  2.0  DFFARX2_RVT  rptr_empty/rbin_reg_2_/QN  
     35    1218    39      9  4.7  INVX2_RVT    rptr_empty/g3507/Y         
     52    1270    20      1  0.4  AND2X1_RVT   rptr_empty/g3510/Y         
     94    1364    49      2  1.1  AND4X1_RVT   rptr_empty/g18/Y           
     31    1395    30      1  0.6  INVX0_RVT    rptr_empty/g74/Y           
     76    1471    47      3  2.5  AO22X1_RVT   rptr_empty/g73/Y           
     23    1494    29      3  1.9  INVX2_RVT    rptr_empty/fopt1311/Y      
     30    1524    27      3  1.7  INVX1_RVT    rptr_empty/fopt2825/Y      
     62    1586    22      2  1.3  IBUFFX2_RVT  rptr_empty/fopt2824/Y      
     22    1608    20      2  1.0  INVX1_RVT    rptr_empty/fopt2823/Y      
      0    1608     -      2    -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/D   
#--------------------------------------------------------------------------



Path 22: MET (38 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      59                  
       Uncertainty:-      10                  
     Required Time:=    1711                  
      Launch Clock:-    1000                  
         Data Path:-     673                  
             Slack:=      38                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_2_/CLK 
    183    1183    46      2  2.0  DFFARX2_RVT rptr_empty/rbin_reg_2_/QN  
     35    1218    39      9  4.7  INVX2_RVT   rptr_empty/g3507/Y         
    103    1321    42      2  1.0  AND4X1_RVT  rptr_empty/g3705/Y         
     86    1407    42      2  1.0  AND4X1_RVT  rptr_empty/g3686/Y         
     80    1487    28      2  1.1  AO22X1_RVT  rptr_empty/g3685/Y         
     29    1516    26      2  1.1  INVX0_RVT   rptr_empty/g179/Y          
     62    1578    22      2  1.3  IBUFFX2_RVT rptr_empty/g178/Y          
     19    1597    16      1  0.5  INVX1_RVT   rptr_empty/g177/Y          
     76    1673    34      1  0.5  MUX21X1_RVT rptr_empty/g174/Y          
      0    1673     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_9_/D   
#-------------------------------------------------------------------------



Path 23: MET (43 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      56                  
       Uncertainty:-      10                  
     Required Time:=    1714                  
      Launch Clock:-    1000                  
         Data Path:-     670                  
             Slack:=      43                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_5_/CLK 
    176    1176    57      2  2.0  DFFARX1_RVT wptr_full/wbin_reg_5_/QN  
     41    1218    40     15  4.1  INVX2_RVT   wptr_full/g3929/Y         
     94    1311    44      3  1.5  AND4X1_RVT  wptr_full/g22/Y           
     56    1367    24      1  0.7  AND2X1_RVT  wptr_full/g54/Y           
     57    1424    96      2  1.1  NAND4X0_RVT wptr_full/g52/Y           
    100    1524    41      3  2.0  OA21X1_RVT  wptr_full/g430/Y          
     52    1576    23      2  1.5  NBUFFX2_RVT wptr_full/g3813/Y         
     94    1670    25      1  0.5  HADDX1_RVT  wptr_full/g3545/SO        
      0    1670     -      1    -  DFFARX1_RVT wptr_full/wptr_reg_9_/D   
#------------------------------------------------------------------------



Path 24: MET (56 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      59                  
       Uncertainty:-      10                  
     Required Time:=    1711                  
      Launch Clock:-    1000                  
         Data Path:-     655                  
             Slack:=      56                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    217    1217    72      6  2.9  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     75    1291    39      5  2.5  AND2X1_RVT  rptr_empty/g3506/Y        
     76    1368    50      3  2.5  AND3X1_RVT  rptr_empty/g3501/Y        
     23    1390    30      3  1.7  INVX2_RVT   rptr_empty/fopt2949/Y     
     30    1420    27      2  1.1  INVX0_RVT   rptr_empty/fopt2948/Y     
     75    1496    34      2  1.0  AO21X1_RVT  rptr_empty/g925/Y         
     64    1560    22      2  1.3  IBUFFX2_RVT rptr_empty/g924/Y         
     19    1578    16      1  0.5  INVX1_RVT   rptr_empty/g923/Y         
     76    1655    34      1  0.5  MUX21X1_RVT rptr_empty/g2931/Y        
      0    1655     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_1_/D  
#------------------------------------------------------------------------



Path 25: MET (67 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     128                  
       Uncertainty:-      10                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     575                  
             Slack:=      67                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    217    1217    72      6  2.9  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     75    1291    39      5  2.5  AND2X1_RVT   rptr_empty/g3506/Y        
     80    1372    47      2  1.1  AND4X1_RVT   rptr_empty/g18/Y          
     23    1394    28      1  0.5  INVX0_RVT    rptr_empty/g74/Y          
     63    1458    38      3  2.4  AO22X1_RVT   rptr_empty/g73/Y          
     27    1485    26      3  2.0  INVX2_RVT    rptr_empty/fopt1311/Y     
     25    1510    26      3  1.6  INVX1_RVT    rptr_empty/fopt2825/Y     
     65    1575    23      2  1.3  IBUFFX2_RVT  rptr_empty/fopt2824/Y     
      0    1575     -      2    -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SI 
#-------------------------------------------------------------------------



Path 26: MET (71 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     128                  
       Uncertainty:-      10                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     572                  
             Slack:=      71                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK 
    179    1179    43      1  1.4  DFFARX2_RVT  wptr_full/wbin_reg_0_/QN  
     24    1203    28      4  2.1  INVX2_RVT    wptr_full/g17/Y           
     54    1257    30      7  3.6  NBUFFX2_RVT  wptr_full/g4152/Y         
     94    1351    43      2  1.1  AND4X1_RVT   wptr_full/g56_0/Y         
     62    1413    65      2  1.8  NAND2X0_RVT  wptr_full/g2164/Y         
    105    1518    48      3  2.6  AO22X1_RVT   wptr_full/g2160/Y         
     53    1572    26      2  1.4  NBUFFX2_RVT  wptr_full/fopt2970/Y      
      0    1572     -      2    -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SE  
#-------------------------------------------------------------------------



Path 27: MET (77 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     133                  
       Uncertainty:-      10                  
     Required Time:=    1637                  
      Launch Clock:-    1000                  
         Data Path:-     560                  
             Slack:=      77                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    184    1184    47      2  2.2  DFFARX2_RVT  rptr_empty/rbin_reg_1_/QN  
     21    1205    28      3  1.5  INVX2_RVT    rptr_empty/g35/Y           
     81    1286    40      4  2.1  AND3X1_RVT   rptr_empty/g3682/Y         
     72    1358    41      6  3.1  AND2X1_RVT   rptr_empty/g13/Y           
     81    1439    43      4  2.5  AND3X1_RVT   rptr_empty/g3065/Y         
    121    1560    36      2  1.6  OAI21X1_RVT  rptr_empty/g112/Y          
      0    1560     -      2    -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SI  
#--------------------------------------------------------------------------



Path 28: MET (80 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     127                  
       Uncertainty:-      10                  
     Required Time:=    1643                  
      Launch Clock:-    1000                  
         Data Path:-     564                  
             Slack:=      80                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT  rptr_empty/rbin_reg_5_/QN  
     38    1207    37      7  3.7  INVX2_RVT    rptr_empty/g24/Y           
     65    1272    64      1  0.6  NAND4X0_RVT  rptr_empty/g3451/Y         
     34    1306    35      1  0.5  INVX0_RVT    rptr_empty/g3450/Y         
     65    1371    32      2  1.1  AND3X1_RVT   rptr_empty/g3413/Y         
     95    1466    48      4  2.6  AO22X1_RVT   rptr_empty/g3419/Y         
     52    1518    24      2  1.1  NBUFFX2_RVT  rptr_empty/g3422/Y         
     46    1564    23      2  1.4  NBUFFX2_RVT  rptr_empty/fopt3421/Y      
      0    1564     -      2    -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SE  
#--------------------------------------------------------------------------



Path 29: MET (80 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      55                  
       Uncertainty:-      10                  
     Required Time:=    1715                  
      Launch Clock:-    1000                  
         Data Path:-     635                  
             Slack:=      80                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_2_/CLK 
    183    1183    46      2  2.0  DFFARX2_RVT rptr_empty/rbin_reg_2_/QN  
     35    1218    39      9  4.7  INVX2_RVT   rptr_empty/g3507/Y         
     52    1270    20      1  0.4  AND2X1_RVT  rptr_empty/g3510/Y         
     94    1364    49      2  1.1  AND4X1_RVT  rptr_empty/g18/Y           
     31    1395    30      1  0.6  INVX0_RVT   rptr_empty/g74/Y           
     76    1471    47      3  2.5  AO22X1_RVT  rptr_empty/g73/Y           
     23    1494    29      3  1.9  INVX2_RVT   rptr_empty/fopt1311/Y      
     74    1569    34      2  1.0  OA22X1_RVT  rptr_empty/g3116/Y         
     66    1635    20      1  0.5  IBUFFX2_RVT rptr_empty/fopt3390/Y      
      0    1635     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_5_/D   
#-------------------------------------------------------------------------



Path 30: MET (81 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      57                  
       Uncertainty:-      10                  
     Required Time:=    1713                  
      Launch Clock:-    1000                  
         Data Path:-     632                  
             Slack:=      81                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    217    1217    72      6  2.9  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     75    1291    39      5  2.5  AND2X1_RVT  rptr_empty/g3506/Y        
     88    1379    56      2  1.9  AND4X1_RVT  rptr_empty/g301/Y         
     58    1437    29      2  2.1  NBUFFX2_RVT rptr_empty/g569/Y         
     93    1530    42      1  1.0  MUX21X1_RVT rptr_empty/g562/Y         
    103    1632    25      1  0.5  HADDX1_RVT  rptr_empty/g471/SO        
      0    1632     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_3_/D  
#------------------------------------------------------------------------



Path 31: MET (82 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      61                  
       Uncertainty:-      10                  
     Required Time:=    1709                  
      Launch Clock:-    1000                  
         Data Path:-     627                  
             Slack:=      82                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK  
    217    1217    72      6  2.9  DFFASX1_RVT rptr_empty/rempty_reg/QN   
    103    1319    41      2  1.1  AND4X1_RVT  rptr_empty/g31/Y           
     66    1385    42      2  1.0  AND3X1_RVT  rptr_empty/g3243/Y         
     75    1460    40      3  1.8  OA22X1_RVT  rptr_empty/g3109_dup3425/Y 
     45    1505    46      2  1.0  NAND2X0_RVT rptr_empty/g387/Y          
     73    1578    22      2  1.1  IBUFFX2_RVT rptr_empty/g386/Y          
     19    1597    18      1  0.5  INVX0_RVT   rptr_empty/g385/Y          
     30    1627    38      1  0.5  NAND2X0_RVT rptr_empty/g3432/Y         
      0    1627     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_6_/D   
#-------------------------------------------------------------------------



Path 32: MET (86 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SI
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     129                  
       Uncertainty:-      10                  
     Required Time:=    1641                  
      Launch Clock:-    1000                  
         Data Path:-     556                  
             Slack:=      86                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wfull_reg/CLK  
    181    1181    61      5  2.5  DFFARX1_RVT  wptr_full/wfull_reg/QN   
    121    1302    47      3  1.6  AND4X1_RVT   wptr_full/g3716/Y        
    108    1410    30      2  1.3  NAND3X1_RVT  wptr_full/g3696/Y        
     83    1494    42      2  2.0  OA22X1_RVT   wptr_full/g3695/Y        
     35    1529    38      3  1.6  INVX0_RVT    wptr_full/g764/Y         
     26    1556    24      1  0.5  INVX0_RVT    wptr_full/fopt3075/Y     
      0    1556     -      1    -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SI 
#------------------------------------------------------------------------



Path 33: MET (95 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      56                  
       Uncertainty:-      10                  
     Required Time:=    1714                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     818                  
             Slack:=      95                  

Exceptions/Constraints:
  input_delay             -200            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   winc                    
    457    1257   190     29   12.2  I1025_NS    io_b_winc/DOUT          
     66    1322    73      1    0.5  NAND3X0_RVT wptr_full/g3417/Y       
     66    1389    56      2    1.1  NAND2X0_RVT wptr_full/g21/Y         
     66    1455    81      2    1.5  NAND3X0_RVT wptr_full/g2/Y          
     67    1521    30      2    1.5  NBUFFX2_RVT wptr_full/g3833/Y       
     97    1618    25      1    0.5  HADDX1_RVT  wptr_full/g4144/SO      
      0    1618     -      1      -  DFFARX1_RVT wptr_full/wptr_reg_6_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 34: MET (98 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     132                  
       Uncertainty:-      10                  
     Required Time:=    1638                  
      Launch Clock:-    1000                  
         Data Path:-     540                  
             Slack:=      98                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    184    1184    47      2  2.2  DFFARX2_RVT  rptr_empty/rbin_reg_1_/QN  
     21    1205    28      3  1.5  INVX2_RVT    rptr_empty/g35/Y           
     81    1286    40      4  2.1  AND3X1_RVT   rptr_empty/g3682/Y         
     72    1358    41      6  3.1  AND2X1_RVT   rptr_empty/g13/Y           
     81    1439    43      4  2.5  AND3X1_RVT   rptr_empty/g3065/Y         
     29    1468    27      1  0.6  INVX0_RVT    rptr_empty/g3055/Y         
     72    1540    43      3  2.0  AO22X1_RVT   rptr_empty/g29/Y           
      0    1540     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/D   
#--------------------------------------------------------------------------



Path 35: MET (101 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      59                  
       Uncertainty:-      10                  
     Required Time:=    1711                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     809                  
             Slack:=     101                  

Exceptions/Constraints:
  input_delay             -200            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   winc                    
    457    1257   190     29   12.2  I1025_NS    io_b_winc/DOUT          
     18    1274    69      2    1.2  INVX2_RVT   wptr_full/g139/Y        
     60    1334    26      1    0.6  OR2X1_RVT   wptr_full/g159/Y        
    109    1442    59      4    3.0  OA221X1_RVT wptr_full/g4067/Y       
     64    1506    29      3    2.4  NBUFFX2_RVT wptr_full/g1/Y          
     25    1531    22      2    1.0  INVX1_RVT   wptr_full/g2162/Y       
     78    1609    34      1    0.5  MUX21X1_RVT wptr_full/g2159/Y       
      0    1609     -      1      -  DFFARX1_RVT wptr_full/wptr_reg_3_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 36: MET (102 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     130                  
       Uncertainty:-      10                  
     Required Time:=    1640                  
      Launch Clock:-    1000                  
         Data Path:-     537                  
             Slack:=     102                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wfull_reg/CLK 
    181    1181    61      5  2.5  DFFARX1_RVT  wptr_full/wfull_reg/QN  
    121    1302    47      3  1.6  AND4X1_RVT   wptr_full/g3716/Y       
    108    1410    30      2  1.3  NAND3X1_RVT  wptr_full/g3696/Y       
     18    1428    20      1  0.5  INVX1_RVT    wptr_full/g3698/Y       
     70    1498    41      2  2.0  OA22X1_RVT   wptr_full/g3695/Y       
     39    1537    36      3  1.6  INVX0_RVT    wptr_full/g764/Y        
      0    1537     -      3    -  SDFFARX1_RVT wptr_full/wptr_reg_4_/D 
#-----------------------------------------------------------------------



Path 37: MET (107 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      55                  
       Uncertainty:-      10                  
     Required Time:=    1715                  
      Launch Clock:-    1000                  
         Data Path:-     608                  
             Slack:=     107                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_2_/CLK 
    183    1183    46      2  2.0  DFFARX2_RVT rptr_empty/rbin_reg_2_/QN  
     35    1218    39      9  4.7  INVX2_RVT   rptr_empty/g3507/Y         
     52    1270    20      1  0.4  AND2X1_RVT  rptr_empty/g3510/Y         
     94    1364    49      2  1.1  AND4X1_RVT  rptr_empty/g18/Y           
     31    1395    30      1  0.6  INVX0_RVT   rptr_empty/g74/Y           
     76    1471    47      3  2.5  AO22X1_RVT  rptr_empty/g73/Y           
     23    1494    29      3  1.9  INVX2_RVT   rptr_empty/fopt1311/Y      
     30    1524    27      3  1.7  INVX1_RVT   rptr_empty/fopt2825/Y      
     62    1586    22      2  1.3  IBUFFX2_RVT rptr_empty/fopt2824/Y      
     22    1608    20      2  1.0  INVX1_RVT   rptr_empty/fopt2823/Y      
      0    1608     -      2    -  DFFARX1_RVT rptr_empty/rbin_reg_5_/D   
#-------------------------------------------------------------------------



Path 38: MET (112 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     135                  
       Uncertainty:-      10                  
     Required Time:=    1635                  
      Launch Clock:-    1000                  
         Data Path:-     523                  
             Slack:=     112                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    217    1217    72      6  2.9  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     75    1291    39      5  2.5  AND2X1_RVT   rptr_empty/g3506/Y        
    100    1391    36      3  2.2  NAND3X1_RVT  rptr_empty/g3706/Y        
     34    1425    31      2  1.9  INVX1_RVT    rptr_empty/g464/Y         
     98    1523    49      3  2.4  MUX21X1_RVT  rptr_empty/g3438/Y        
      0    1523     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SE 
#-------------------------------------------------------------------------



Path 39: MET (116 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     130                  
       Uncertainty:-      10                  
     Required Time:=    1640                  
      Launch Clock:-    1000                  
         Data Path:-     525                  
             Slack:=     116                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK 
    176    1176    57      2  2.0  DFFARX1_RVT  wptr_full/wbin_reg_5_/QN  
     32    1208    32      1  0.5  INVX0_RVT    wptr_full/g35/Y           
     60    1268    30      3  1.6  AND2X1_RVT   wptr_full/g44/Y           
     56    1324    27      2  1.2  AND2X1_RVT   wptr_full/g42/Y           
     47    1371    21      1  0.5  AND2X1_RVT   wptr_full/g521/Y          
     87    1458    42      2  1.9  AO22X1_RVT   wptr_full/g252/Y          
     31    1489    34      3  1.9  INVX1_RVT    wptr_full/g251/Y          
     36    1525    34      3  2.4  INVX1_RVT    wptr_full/g250/Y          
      0    1525     -      3    -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SE  
#-------------------------------------------------------------------------



Path 40: MET (126 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      59                  
       Uncertainty:-      10                  
     Required Time:=    1711                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     785                  
             Slack:=     126                  

Exceptions/Constraints:
  input_delay             -200            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   winc                    
    457    1257   190     29   12.2  I1025_NS    io_b_winc/DOUT          
     18    1274    69      2    1.2  INVX2_RVT   wptr_full/g139/Y        
     60    1334    26      1    0.6  OR2X1_RVT   wptr_full/g159/Y        
    109    1442    59      4    3.0  OA221X1_RVT wptr_full/g4067/Y       
     64    1506    29      3    2.4  NBUFFX2_RVT wptr_full/g1/Y          
     79    1585    34      1    0.5  MUX21X1_RVT wptr_full/g1432/Y       
      0    1585     -      1      -  DFFARX1_RVT wptr_full/wptr_reg_2_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 41: MET (127 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SI
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     132                  
       Uncertainty:-      10                  
     Required Time:=    1638                  
      Launch Clock:-    1000                  
         Data Path:-     510                  
             Slack:=     127                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wfull_reg/CLK  
    181    1181    61      5  2.5  DFFARX1_RVT  wptr_full/wfull_reg/QN   
    101    1282    43      5  2.5  AND3X1_RVT   wptr_full/g45/Y          
     75    1357    48      3  1.6  AND3X1_RVT   wptr_full/g3957/Y        
     61    1418    58      3  1.5  NAND2X0_RVT  wptr_full/g3951/Y        
     60    1478    60      3  1.6  NAND2X0_RVT  wptr_full/g3990/Y        
     33    1510    34      1  0.5  INVX0_RVT    wptr_full/g686/Y         
      0    1510     -      1    -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SI 
#------------------------------------------------------------------------



Path 42: MET (128 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      59                  
       Uncertainty:-      10                  
     Required Time:=    1711                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     783                  
             Slack:=     128                  

Exceptions/Constraints:
  input_delay             -200            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   winc                    
    457    1257   190     29   12.2  I1025_NS    io_b_winc/DOUT          
     88    1344    54      2    2.1  AND3X1_RVT  wptr_full/g142/Y        
     26    1370    33      4    2.3  INVX2_RVT   wptr_full/fopt70/Y      
     34    1405    32      3    2.2  INVX1_RVT   wptr_full/g1440/Y       
     95    1500    43      1    1.1  MUX21X1_RVT wptr_full/g4140/Y       
     83    1583    34      1    0.5  MUX21X1_RVT wptr_full/g1423/Y       
      0    1583     -      1      -  DFFARX1_RVT wptr_full/wptr_reg_1_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 43: MET (128 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      62                  
       Uncertainty:-      10                  
     Required Time:=    1708                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     780                  
             Slack:=     128                  

Exceptions/Constraints:
  input_delay             -200            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   winc                    
    457    1257   190     29   12.2  I1025_NS    io_b_winc/DOUT          
     96    1353    44      3    1.6  AND3X1_RVT  wptr_full/g12_dup/Y     
    101    1454    26      2    1.3  AOI21X1_RVT wptr_full/g3691/Y       
     23    1477    20      1    0.6  INVX0_RVT   wptr_full/g279/Y        
     53    1530    60      2    1.0  NAND3X0_RVT wptr_full/g277/Y        
     50    1580    41      1    0.5  NAND2X0_RVT wptr_full/g24_0/Y       
      0    1580     -      1      -  DFFARX1_RVT wptr_full/wptr_reg_7_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 44: MET (136 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      63                  
       Uncertainty:-      10                  
     Required Time:=    1707                  
      Launch Clock:-    1000                  
         Data Path:-     572                  
             Slack:=     136                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    179    1179    43      1  1.4  DFFARX2_RVT wptr_full/wbin_reg_0_/QN  
     24    1203    28      4  2.1  INVX2_RVT   wptr_full/g17/Y           
     54    1257    30      7  3.6  NBUFFX2_RVT wptr_full/g4152/Y         
     94    1351    43      2  1.1  AND4X1_RVT  wptr_full/g56_0/Y         
     62    1413    65      2  1.8  NAND2X0_RVT wptr_full/g2164/Y         
    105    1518    48      3  2.6  AO22X1_RVT  wptr_full/g2160/Y         
     53    1572    26      2  1.4  NBUFFX2_RVT wptr_full/fopt2970/Y      
      0    1572     -      2    -  DFFARX2_RVT wptr_full/wbin_reg_4_/D   
#------------------------------------------------------------------------



Path 45: MET (139 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      55                  
       Uncertainty:-      10                  
     Required Time:=    1715                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     776                  
             Slack:=     139                  

Exceptions/Constraints:
  input_delay             -200            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   rinc                     
    454    1254   186     14    7.5  I1025_NS    io_b_rinc/DOUT           
     58    1312    99      2    1.2  NAND2X0_RVT rptr_empty/g2376__9315/Y 
     42    1354    48      1    0.6  INVX0_RVT   rptr_empty/g3655/Y       
     84    1438    27      3    1.6  OAI22X1_RVT rptr_empty/g3653/Y       
     24    1462    21      1    0.6  INVX0_RVT   rptr_empty/g306/Y        
     65    1527    38      2    1.4  AO22X1_RVT  rptr_empty/g3652/Y       
     25    1552    28      2    1.2  INVX1_RVT   rptr_empty/fopt3400/Y    
     23    1576    20      1    0.5  INVX0_RVT   rptr_empty/fopt3399/Y    
      0    1576     -      1      -  DFFARX1_RVT rptr_empty/rptr_reg_0_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 46: MET (145 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      62                  
       Uncertainty:-      10                  
     Required Time:=    1708                  
      Launch Clock:-    1000                  
         Data Path:-     564                  
             Slack:=     145                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_5_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT rptr_empty/rbin_reg_5_/QN  
     38    1207    37      7  3.7  INVX2_RVT   rptr_empty/g24/Y           
     65    1272    64      1  0.6  NAND4X0_RVT rptr_empty/g3451/Y         
     34    1306    35      1  0.5  INVX0_RVT   rptr_empty/g3450/Y         
     65    1371    32      2  1.1  AND3X1_RVT  rptr_empty/g3413/Y         
     95    1466    48      4  2.6  AO22X1_RVT  rptr_empty/g3419/Y         
     52    1518    24      2  1.1  NBUFFX2_RVT rptr_empty/g3422/Y         
     46    1564    23      2  1.4  NBUFFX2_RVT rptr_empty/fopt3421/Y      
      0    1564     -      2    -  DFFARX2_RVT rptr_empty/rbin_reg_8_/D   
#-------------------------------------------------------------------------



Path 47: MET (146 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     139                  
       Uncertainty:-      10                  
     Required Time:=    1631                  
      Launch Clock:-    1000                  
         Data Path:-     485                  
             Slack:=     146                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wfull_reg/CLK 
    181    1181    61      5  2.5  DFFARX1_RVT  wptr_full/wfull_reg/QN  
    101    1282    43      5  2.5  AND3X1_RVT   wptr_full/g45/Y         
     72    1354    46      2  1.2  AND3X1_RVT   wptr_full/g44_3992/Y    
     79    1434    28      2  1.0  AO21X1_RVT   wptr_full/g3991/Y       
     52    1485    64      3  1.6  NAND2X0_RVT  wptr_full/g3990/Y       
      0    1485     -      3    -  SDFFARX1_RVT wptr_full/wptr_reg_8_/D 
#-----------------------------------------------------------------------



Path 48: MET (147 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      60                  
       Uncertainty:-      10                  
     Required Time:=    1710                  
      Launch Clock:-    1000                  
         Data Path:-     563                  
             Slack:=     147                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    217    1217    72      6  2.9  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     80    1297    43      4  2.1  AND3X1_RVT  rptr_empty/g3682/Y        
     68    1365    93      2  1.0  NAND4X0_RVT rptr_empty/g3650/Y        
     87    1452    43      4  2.5  AO22X1_RVT  rptr_empty/g3419/Y        
     30    1482    28      2  1.0  INVX1_RVT   rptr_empty/g3418/Y        
     82    1563    36      2  1.1  AO22X1_RVT  rptr_empty/g3417/Y        
      0    1563     -      2    -  DFFARX1_RVT rptr_empty/rptr_reg_7_/D  
#------------------------------------------------------------------------



Path 49: MET (147 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     217                  
       Uncertainty:-      10                  
     Required Time:=    1553                  
      Launch Clock:-    1000                  
         Data Path:-     406                  
             Slack:=     147                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    167    1167    50      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_9_/QN  
     67    1234    36      7  4.6  NBUFFX2_RVT    rptr_empty/g1/Y            
     47    1280    48      7  4.2  INVX1_RVT      rptr_empty/g32/Y           
     26    1306    31      2  1.1  INVX1_RVT      fifomem/g305/Y             
     49    1355    52      2  1.3  NAND2X0_RVT    fifomem/g300__9945/Y       
     23    1378    29      1  0.5  INVX0_RVT      fifomem/g298/Y             
     28    1406    31      1  0.0  NAND2X0_RVT    fifomem/g290__7098/Y       
      0    1406     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 50: MET (152 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     212                  
       Uncertainty:-      10                  
     Required Time:=    1558                  
      Launch Clock:-    1000                  
         Data Path:-     407                  
             Slack:=     152                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    167    1167    50      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_9_/QN  
     67    1234    36      7  4.6  NBUFFX2_RVT    rptr_empty/g1/Y            
     47    1280    48      7  4.2  INVX1_RVT      rptr_empty/g32/Y           
     26    1306    31      2  1.1  INVX1_RVT      fifomem/g305/Y             
     49    1355    52      2  1.3  NAND2X0_RVT    fifomem/g300__9945/Y       
     52    1407    20      1  0.0  OR2X1_RVT      fifomem/g291__6131/Y       
      0    1407     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 51: MET (156 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      57                  
       Uncertainty:-      10                  
     Required Time:=    1713                  
      Launch Clock:-    1000                  
         Data Path:-     558                  
             Slack:=     156                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_4_/CLK 
    187    1187    50      1  2.7  DFFARX2_RVT wptr_full/wbin_reg_4_/QN  
     25    1212    31      9  4.9  INVX4_RVT   wptr_full/g26/Y           
    104    1316    46      3  1.5  AND4X1_RVT  wptr_full/g22/Y           
     62    1378    24      1  0.7  AND2X1_RVT  wptr_full/g54/Y           
     40    1418    97      2  1.1  NAND4X0_RVT wptr_full/g52/Y           
     88    1506    43      3  2.0  OA21X1_RVT  wptr_full/g430/Y          
     52    1558    25      2  1.5  NBUFFX2_RVT wptr_full/g3813/Y         
      0    1558     -      2    -  DFFARX1_RVT wptr_full/wbin_reg_10_/D  
#------------------------------------------------------------------------



Path 52: MET (160 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      64                  
       Uncertainty:-      10                  
     Required Time:=    1706                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     746                  
             Slack:=     160                  

Exceptions/Constraints:
  input_delay             -200            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   winc                    
    457    1257   190     29   12.2  I1025_NS    io_b_winc/DOUT          
     66    1322    73      1    0.5  NAND3X0_RVT wptr_full/g3417/Y       
     66    1389    56      2    1.1  NAND2X0_RVT wptr_full/g21/Y         
     66    1455    81      2    1.5  NAND3X0_RVT wptr_full/g2/Y          
     92    1546    46      3    1.7  XOR3X2_RVT  wptr_full/g3830/Y       
      0    1546     -      3      -  DFFARX1_RVT wptr_full/wptr_reg_5_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 53: MET (161 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     217                  
       Uncertainty:-      10                  
     Required Time:=    1553                  
      Launch Clock:-    1000                  
         Data Path:-     392                  
             Slack:=     161                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    177    1177    44      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_9_/QN  
     62    1240    37      7  4.6  NBUFFX2_RVT    rptr_empty/g1/Y            
     43    1283    48      7  4.0  INVX1_RVT      rptr_empty/g32/Y           
     57    1340    52      2  1.3  NAND2X0_RVT    fifomem/g299__9315/Y       
     23    1364    29      1  0.5  INVX0_RVT      fifomem/g297/Y             
     28    1392    31      1  0.0  NAND2X0_RVT    fifomem/g294__7482/Y       
      0    1392     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 54: MET (162 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     211                  
       Uncertainty:-      10                  
     Required Time:=    1559                  
      Launch Clock:-    1000                  
         Data Path:-     397                  
             Slack:=     162                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    170    1170    50      2  1.6  DFFARX2_RVT    wptr_full/wbin_reg_8_/QN  
     35    1205    33      2  1.4  INVX1_RVT      wptr_full/fopt4148/Y      
     24    1229    26      2  1.2  INVX1_RVT      wptr_full/fopt4147/Y      
     46    1276    22      5  2.6  NBUFFX4_RVT    wptr_full/fopt4146/Y      
     23    1298    20      1  0.7  INVX0_RVT      wptr_full/fopt4145/Y      
     49    1348    28      8  4.5  NBUFFX4_RVT    fifomem/fopt306/Y         
     49    1397    19      1  0.0  OR2X1_RVT      fifomem/g278__6783/Y      
      0    1397     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 55: MET (162 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     211                  
       Uncertainty:-      10                  
     Required Time:=    1559                  
      Launch Clock:-    1000                  
         Data Path:-     397                  
             Slack:=     162                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    170    1170    50      2  1.6  DFFARX2_RVT    wptr_full/wbin_reg_8_/QN  
     35    1205    33      2  1.4  INVX1_RVT      wptr_full/fopt4148/Y      
     24    1229    26      2  1.2  INVX1_RVT      wptr_full/fopt4147/Y      
     46    1276    22      5  2.6  NBUFFX4_RVT    wptr_full/fopt4146/Y      
     23    1298    20      1  0.7  INVX0_RVT      wptr_full/fopt4145/Y      
     49    1348    28      8  4.5  NBUFFX4_RVT    fifomem/fopt306/Y         
     49    1397    19      1  0.0  OR2X1_RVT      fifomem/g274__6260/Y      
      0    1397     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 56: MET (162 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     211                  
       Uncertainty:-      10                  
     Required Time:=    1559                  
      Launch Clock:-    1000                  
         Data Path:-     397                  
             Slack:=     162                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    170    1170    50      2  1.6  DFFARX2_RVT    wptr_full/wbin_reg_8_/QN  
     35    1205    33      2  1.4  INVX1_RVT      wptr_full/fopt4148/Y      
     24    1229    26      2  1.2  INVX1_RVT      wptr_full/fopt4147/Y      
     46    1276    22      5  2.6  NBUFFX4_RVT    wptr_full/fopt4146/Y      
     23    1298    20      1  0.7  INVX0_RVT      wptr_full/fopt4145/Y      
     49    1348    28      8  4.5  NBUFFX4_RVT    fifomem/fopt306/Y         
     49    1397    18      1  0.0  OR2X1_RVT      fifomem/g272__2398/Y      
      0    1397     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 57: MET (164 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     212                  
       Uncertainty:-      10                  
     Required Time:=    1558                  
      Launch Clock:-    1000                  
         Data Path:-     394                  
             Slack:=     164                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    170    1170    50      2  1.6  DFFARX2_RVT    wptr_full/wbin_reg_8_/QN  
     35    1205    33      2  1.4  INVX1_RVT      wptr_full/fopt4148/Y      
     24    1229    26      2  1.2  INVX1_RVT      wptr_full/fopt4147/Y      
     46    1276    22      5  2.6  NBUFFX4_RVT    wptr_full/fopt4146/Y      
     23    1298    20      1  0.7  INVX0_RVT      wptr_full/fopt4145/Y      
     49    1348    28      8  4.5  NBUFFX4_RVT    fifomem/fopt306/Y         
     20    1368    21      1  0.5  INVX0_RVT      fifomem/fopt/Y            
     26    1394    21      1  0.0  NAND2X0_RVT    fifomem/g276__8428/Y      
      0    1394     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 58: MET (166 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     212                  
       Uncertainty:-      10                  
     Required Time:=    1558                  
      Launch Clock:-    1000                  
         Data Path:-     392                  
             Slack:=     166                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    177    1177    44      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_9_/QN  
     62    1240    37      7  4.6  NBUFFX2_RVT    rptr_empty/g1/Y            
     43    1283    48      7  4.0  INVX1_RVT      rptr_empty/g32/Y           
     57    1340    52      2  1.3  NAND2X0_RVT    fifomem/g299__9315/Y       
     52    1392    20      1  0.0  OR2X1_RVT      fifomem/g295__4733/Y       
      0    1392     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 59: MET (168 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      62                  
       Uncertainty:-      10                  
     Required Time:=    1708                  
      Launch Clock:-    1000                  
         Data Path:-     540                  
             Slack:=     168                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    184    1184    47      2  2.2  DFFARX2_RVT rptr_empty/rbin_reg_1_/QN  
     21    1205    28      3  1.5  INVX2_RVT   rptr_empty/g35/Y           
     81    1286    40      4  2.1  AND3X1_RVT  rptr_empty/g3682/Y         
     72    1358    41      6  3.1  AND2X1_RVT  rptr_empty/g13/Y           
     81    1439    43      4  2.5  AND3X1_RVT  rptr_empty/g3065/Y         
     29    1468    27      1  0.6  INVX0_RVT   rptr_empty/g3055/Y         
     72    1540    43      3  2.0  AO22X1_RVT  rptr_empty/g29/Y           
      0    1540     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_9_/D   
#-------------------------------------------------------------------------



Path 60: MET (168 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     217                  
       Uncertainty:-      10                  
     Required Time:=    1553                  
      Launch Clock:-    1000                  
         Data Path:-     385                  
             Slack:=     168                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    167    1167    50      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_9_/QN  
     67    1234    36      7  4.6  NBUFFX2_RVT    rptr_empty/g1/Y            
     47    1280    48      7  4.2  INVX1_RVT      rptr_empty/g32/Y           
     26    1306    31      2  1.1  INVX1_RVT      fifomem/g305/Y             
     54    1360    24      2  1.0  AND2X1_RVT     fifomem/g301__2883/Y       
     26    1385    31      1  0.0  NAND2X0_RVT    fifomem/g292__1881/Y       
      0    1385     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 61: MET (171 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     213                  
       Uncertainty:-      10                  
     Required Time:=    1557                  
      Launch Clock:-    1000                  
         Data Path:-     385                  
             Slack:=     171                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    167    1167    50      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_9_/QN  
     67    1234    36      7  4.6  NBUFFX2_RVT    rptr_empty/g1/Y            
     47    1280    48      7  4.2  INVX1_RVT      rptr_empty/g32/Y           
     26    1306    31      2  1.1  INVX1_RVT      fifomem/g305/Y             
     54    1360    24      2  1.0  AND2X1_RVT     fifomem/g301__2883/Y       
     26    1385    24      1  0.0  NAND2X0_RVT    fifomem/g293__5115/Y       
      0    1385     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 62: MET (172 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      60                  
       Uncertainty:-      10                  
     Required Time:=    1710                  
      Launch Clock:-    1000                  
         Data Path:-     537                  
             Slack:=     172                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    181    1181    61      5  2.5  DFFARX1_RVT wptr_full/wfull_reg/QN  
    121    1302    47      3  1.6  AND4X1_RVT  wptr_full/g3716/Y       
    108    1410    30      2  1.3  NAND3X1_RVT wptr_full/g3696/Y       
     18    1428    20      1  0.5  INVX1_RVT   wptr_full/g3698/Y       
     70    1498    41      2  2.0  OA22X1_RVT  wptr_full/g3695/Y       
     39    1537    36      3  1.6  INVX0_RVT   wptr_full/g764/Y        
      0    1537     -      3    -  DFFARX1_RVT wptr_full/wbin_reg_5_/D 
#----------------------------------------------------------------------



Path 63: MET (174 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     213                  
       Uncertainty:-      10                  
     Required Time:=    1557                  
      Launch Clock:-    1000                  
         Data Path:-     384                  
             Slack:=     174                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     34    1203    34      5  2.7  INVX2_RVT      wptr_full/g3944/Y         
     58    1261    35      7  4.2  NBUFFX2_RVT    wptr_full/fopt3931/Y      
     23    1284    25      2  1.0  INVX1_RVT      fifomem/g287/Y            
     48    1332    51      2  1.3  NAND2X0_RVT    fifomem/g282__1617/Y      
     23    1356    29      1  0.5  INVX0_RVT      fifomem/g280/Y            
     28    1384    22      1  0.0  NAND2X0_RVT    fifomem/g277__5526/Y      
      0    1384     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 64: MET (177 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      62                  
       Uncertainty:-      10                  
     Required Time:=    1708                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     731                  
             Slack:=     177                  

Exceptions/Constraints:
  input_delay             -200            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   winc                    
    457    1257   190     29   12.2  I1025_NS    io_b_winc/DOUT          
     18    1274    69      2    1.2  INVX2_RVT   wptr_full/g139/Y        
     60    1334    26      1    0.6  OR2X1_RVT   wptr_full/g159/Y        
    109    1442    59      4    3.0  OA221X1_RVT wptr_full/g4067/Y       
     64    1506    29      3    2.4  NBUFFX2_RVT wptr_full/g1/Y          
     25    1531    22      2    1.0  INVX1_RVT   wptr_full/g2162/Y       
      0    1531     -      2      -  DFFARX2_RVT wptr_full/wbin_reg_3_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 65: MET (178 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     213                  
       Uncertainty:-      10                  
     Required Time:=    1557                  
      Launch Clock:-    1000                  
         Data Path:-     379                  
             Slack:=     178                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    180    1180    44      2  1.6  DFFARX2_RVT    wptr_full/wbin_reg_8_/QN  
     27    1207    31      2  1.3  INVX1_RVT      wptr_full/fopt4148/Y      
     27    1234    24      2  1.2  INVX1_RVT      wptr_full/fopt4147/Y      
     47    1282    24      5  2.6  NBUFFX4_RVT    wptr_full/fopt4146/Y      
     21    1303    21      1  0.7  INVX0_RVT      wptr_full/fopt4145/Y      
     48    1351    25      8  4.5  NBUFFX4_RVT    fifomem/fopt306/Y         
     28    1379    22      1  0.0  NAND2X0_RVT    fifomem/g273__5107/Y      
      0    1379     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 66: MET (178 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     213                  
       Uncertainty:-      10                  
     Required Time:=    1557                  
      Launch Clock:-    1000                  
         Data Path:-     379                  
             Slack:=     178                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    180    1180    44      2  1.6  DFFARX2_RVT    wptr_full/wbin_reg_8_/QN  
     27    1207    31      2  1.3  INVX1_RVT      wptr_full/fopt4148/Y      
     27    1234    24      2  1.2  INVX1_RVT      wptr_full/fopt4147/Y      
     47    1282    24      5  2.6  NBUFFX4_RVT    wptr_full/fopt4146/Y      
     21    1303    21      1  0.7  INVX0_RVT      wptr_full/fopt4145/Y      
     48    1351    25      8  4.5  NBUFFX4_RVT    fifomem/fopt306/Y         
     28    1379    22      1  0.0  NAND2X0_RVT    fifomem/g275__4319/Y      
      0    1379     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 67: MET (179 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     212                  
       Uncertainty:-      10                  
     Required Time:=    1558                  
      Launch Clock:-    1000                  
         Data Path:-     379                  
             Slack:=     179                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    177    1177    44      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_9_/QN  
     62    1240    37      7  4.6  NBUFFX2_RVT    rptr_empty/g1/Y            
     43    1283    48      7  4.0  INVX1_RVT      rptr_empty/g32/Y           
     48    1331    40      1  0.7  NAND2X0_RVT    fifomem/g302__2346/Y       
     48    1379    20      1  0.0  OR2X1_RVT      fifomem/g289__8246/Y       
      0    1379     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 68: MET (180 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     215                  
       Uncertainty:-      10                  
     Required Time:=    1555                  
      Launch Clock:-    1000                  
         Data Path:-     375                  
             Slack:=     180                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    180    1180    44      2  1.6  DFFARX2_RVT    wptr_full/wbin_reg_8_/QN  
     27    1207    31      2  1.3  INVX1_RVT      wptr_full/fopt4148/Y      
     27    1234    24      2  1.2  INVX1_RVT      wptr_full/fopt4147/Y      
     47    1282    24      5  2.6  NBUFFX4_RVT    wptr_full/fopt4146/Y      
     21    1303    21      1  0.7  INVX0_RVT      wptr_full/fopt4145/Y      
     48    1351    25      8  4.5  NBUFFX4_RVT    fifomem/fopt306/Y         
     24    1375    26      1  0.0  NAND3X0_RVT    fifomem/g279__3680/Y      
      0    1375     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 69: MET (180 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      62                  
       Uncertainty:-      10                  
     Required Time:=    1708                  
      Launch Clock:-    1000                  
         Data Path:-     527                  
             Slack:=     180                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    195    1195    67      6  2.9  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     84    1278    38      5  2.4  AND2X1_RVT  rptr_empty/g3506/Y        
     93    1371    54      2  2.0  AND4X1_RVT  rptr_empty/g301/Y         
     60    1431    27      2  2.1  NBUFFX2_RVT rptr_empty/g569/Y         
     96    1527    25      1  0.5  HADDX1_RVT  rptr_empty/g3446/SO       
      0    1527     -      1    -  DFFARX2_RVT rptr_empty/rbin_reg_3_/D  
#------------------------------------------------------------------------



Path 70: MET (183 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      65                  
       Uncertainty:-      10                  
     Required Time:=    1705                  
      Launch Clock:-    1000                  
         Data Path:-     523                  
             Slack:=     183                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    217    1217    72      6  2.9  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     75    1291    39      5  2.5  AND2X1_RVT  rptr_empty/g3506/Y        
    100    1391    36      3  2.2  NAND3X1_RVT rptr_empty/g3706/Y        
     34    1425    31      2  1.9  INVX1_RVT   rptr_empty/g464/Y         
     98    1523    49      3  2.4  MUX21X1_RVT rptr_empty/g3438/Y        
      0    1523     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_4_/D  
#------------------------------------------------------------------------



Path 71: MET (186 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      59                  
       Uncertainty:-      10                  
     Required Time:=    1711                  
      Launch Clock:-    1000                  
         Data Path:-     525                  
             Slack:=     186                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_5_/CLK 
    176    1176    57      2  2.0  DFFARX1_RVT wptr_full/wbin_reg_5_/QN  
     32    1208    32      1  0.5  INVX0_RVT   wptr_full/g35/Y           
     60    1268    30      3  1.6  AND2X1_RVT  wptr_full/g44/Y           
     56    1324    27      2  1.2  AND2X1_RVT  wptr_full/g42/Y           
     47    1371    21      1  0.5  AND2X1_RVT  wptr_full/g521/Y          
     87    1458    42      2  1.9  AO22X1_RVT  wptr_full/g252/Y          
     31    1489    34      3  1.9  INVX1_RVT   wptr_full/g251/Y          
     36    1525    34      3  2.4  INVX1_RVT   wptr_full/g250/Y          
      0    1525     -      3    -  DFFARX1_RVT wptr_full/wbin_reg_9_/D   
#------------------------------------------------------------------------



Path 72: MET (198 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      56                  
       Uncertainty:-      10                  
     Required Time:=    1714                  
      Launch Clock:-    1000                  
         Data Path:-     516                  
             Slack:=     198                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_2_/CLK 
    183    1183    46      2  2.0  DFFARX2_RVT rptr_empty/rbin_reg_2_/QN  
     23    1206    27      1  0.5  INVX0_RVT   rptr_empty/g3463/Y         
     67    1273    28      1  0.5  AND3X1_RVT  rptr_empty/g33/Y           
     73    1346    53      3  2.4  AND3X1_RVT  rptr_empty/g3656/Y         
     26    1372    28      2  1.0  INVX2_RVT   rptr_empty/g3371/Y         
     84    1456    39      2  1.2  OA221X1_RVT rptr_empty/g3376/Y         
     33    1489    34      2  1.4  INVX0_RVT   rptr_empty/fopt3375/Y      
     27    1516    24      2  1.0  INVX1_RVT   rptr_empty/fopt3374/Y      
      0    1516     -      2    -  DFFARX1_RVT rptr_empty/rbin_reg_7_/D   
#-------------------------------------------------------------------------



Path 73: MET (205 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      64                  
       Uncertainty:-      10                  
     Required Time:=    1706                  
      Launch Clock:-    1000                  
         Data Path:-     501                  
             Slack:=     205                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    181    1181    61      5  2.5  DFFARX1_RVT wptr_full/wfull_reg/QN  
     73    1254    37      8  8.9  NBUFFX4_RVT wptr_full/g4153/Y       
     83    1337    49      2  1.7  AND3X1_RVT  wptr_full/g142_4155/Y   
    164    1501    49      3  2.4  XOR3X2_RVT  wptr_full/g4154/Y       
      0    1501     -      3    -  DFFARX1_RVT wptr_full/wptr_reg_0_/D 
#----------------------------------------------------------------------



Path 74: MET (210 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      62                  
       Uncertainty:-      10                  
     Required Time:=    1708                  
      Launch Clock:-    1000                  
         Data Path:-     498                  
             Slack:=     210                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_2_/CLK 
    183    1183    46      2  2.0  DFFARX2_RVT rptr_empty/rbin_reg_2_/QN  
     35    1218    39      9  4.7  INVX2_RVT   rptr_empty/g3507/Y         
    103    1321    42      2  1.0  AND4X1_RVT  rptr_empty/g3705/Y         
     58    1379    22      1  0.5  AND2X1_RVT  rptr_empty/g15/Y           
     41    1420    49      2  1.1  NAND2X0_RVT rptr_empty/g3216/Y         
     78    1498    40      3  1.8  OA22X1_RVT  rptr_empty/g3687/Y         
      0    1498     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_10_/D  
#-------------------------------------------------------------------------



Path 75: MET (211 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      65                  
       Uncertainty:-      10                  
     Required Time:=    1705                  
      Launch Clock:-    1000                  
         Data Path:-     494                  
             Slack:=     211                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_2_/CLK 
    180    1180    44      2  1.5  DFFARX2_RVT wptr_full/wbin_reg_2_/QN  
     29    1209    33      3  1.6  INVX1_RVT   wptr_full/fopt175/Y       
     68    1278    41      6  3.1  AND2X1_RVT  wptr_full/g3924/Y         
     86    1363    53      3  2.4  AND3X1_RVT  wptr_full/g3958/Y         
     35    1398    35      5  2.9  INVX2_RVT   wptr_full/g3160/Y         
     96    1494    50      3  2.4  OA221X1_RVT wptr_full/g292/Y          
      0    1494     -      3    -  DFFARX1_RVT wptr_full/wbin_reg_7_/D   
#------------------------------------------------------------------------



Path 76: MET (211 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      73                  
       Uncertainty:-      10                  
     Required Time:=    1697                  
      Launch Clock:-    1000                  
         Data Path:-     485                  
             Slack:=     211                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    181    1181    61      5  2.5  DFFARX1_RVT wptr_full/wfull_reg/QN  
    101    1282    43      5  2.5  AND3X1_RVT  wptr_full/g45/Y         
     72    1354    46      2  1.2  AND3X1_RVT  wptr_full/g44_3992/Y    
     79    1434    28      2  1.0  AO21X1_RVT  wptr_full/g3991/Y       
     52    1485    64      3  1.6  NAND2X0_RVT wptr_full/g3990/Y       
      0    1485     -      3    -  DFFARX2_RVT wptr_full/wbin_reg_8_/D 
#----------------------------------------------------------------------



Path 77: MET (217 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     494                  
             Slack:=     217                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK  
    195    1195    67      6  2.9  DFFASX1_RVT rptr_empty/rempty_reg/QN   
    119    1314    43      2  1.1  AND4X1_RVT  rptr_empty/g31/Y           
     71    1384    44      2  1.0  AND3X1_RVT  rptr_empty/g3243/Y         
     77    1461    42      3  1.8  OA22X1_RVT  rptr_empty/g3109_dup3425/Y 
     33    1494    31      3  1.5  INVX1_RVT   rptr_empty/fopt3246/Y      
      0    1494     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_6_/D   
#-------------------------------------------------------------------------



Path 78: MET (218 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      60                  
       Uncertainty:-      10                  
     Required Time:=    1710                  
      Launch Clock:-    1000                  
         Data Path:-     493                  
             Slack:=     218                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    217    1217    72      6  2.9  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     75    1291    39      5  2.5  AND2X1_RVT  rptr_empty/g3506/Y        
     76    1368    50      3  2.5  AND3X1_RVT  rptr_empty/g3501/Y        
     73    1441    32      2  1.0  OA21X1_RVT  rptr_empty/g55/Y          
     52    1493    34      2  1.1  AO21X1_RVT  rptr_empty/g3548/Y        
      0    1493     -      2    -  DFFARX1_RVT rptr_empty/rptr_reg_2_/D  
#------------------------------------------------------------------------



Path 79: MET (223 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      64                  
       Uncertainty:-      10                  
     Required Time:=    1706                  
      Launch Clock:-    1000                  
         Data Path:-     483                  
             Slack:=     223                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT wptr_full/wbin_reg_0_/QN  
     31    1200    31      4  2.2  INVX2_RVT   wptr_full/g17/Y           
     98    1298    45      3  1.7  AND4X1_RVT  wptr_full/g3716/Y         
     54    1351    86      2  1.0  NAND3X0_RVT wptr_full/g69/Y           
     73    1424    65      2  1.5  NAND3X0_RVT wptr_full/g2/Y            
     58    1483    28      2  1.5  NBUFFX2_RVT wptr_full/g3833/Y         
      0    1483     -      2    -  DFFARX2_RVT wptr_full/wbin_reg_6_/D   
#------------------------------------------------------------------------



Path 80: MET (226 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      63                  
       Uncertainty:-      10                  
     Required Time:=    1707                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     681                  
             Slack:=     226                  

Exceptions/Constraints:
  input_delay             -200            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   rinc                     
    454    1254   186     14    7.5  I1025_NS    io_b_rinc/DOUT           
     81    1335    42      3    1.8  AND2X1_RVT  rptr_empty/g10/Y         
     94    1428    43      3    2.0  AO22X1_RVT  rptr_empty/g3353_dup/Y   
     52    1481    26      2    1.6  NBUFFX2_RVT rptr_empty/g3410/Y       
      0    1481     -      2      -  DFFARX2_RVT rptr_empty/rbin_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 81: MET (234 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-     217                  
       Uncertainty:-      10                  
     Required Time:=    1553                  
      Launch Clock:-    1000                  
         Data Path:-     319                  
             Slack:=     234                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    177    1177    44      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_9_/QN  
     62    1240    37      7  4.6  NBUFFX2_RVT    rptr_empty/g1/Y            
     43    1283    48      7  4.0  INVX1_RVT      rptr_empty/g32/Y           
     36    1319    30      1  0.0  NAND3X0_RVT    fifomem/g296__6161/Y       
      0    1319     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 82: MET (240 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      59                  
       Uncertainty:-      10                  
     Required Time:=    1711                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     671                  
             Slack:=     240                  

Exceptions/Constraints:
  input_delay             -200            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   winc                    
    457    1257   190     29   12.2  I1025_NS    io_b_winc/DOUT          
     84    1341    51      2    1.7  AND3X1_RVT  wptr_full/g142_4155/Y   
     53    1394    25      1    1.1  NBUFFX2_RVT wptr_full/g4157/Y       
     78    1471    34      1    0.5  MUX21X1_RVT wptr_full/g4156/Y       
      0    1471     -      1      -  DFFARX1_RVT wptr_full/wbin_reg_1_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 83: MET (240 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      68                  
       Uncertainty:-      10                  
     Required Time:=    1702                  
      Launch Clock:-    1000                  
         Data Path:-     462                  
             Slack:=     240                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    217    1217    72      6  2.9  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     75    1291    39      5  2.5  AND2X1_RVT  rptr_empty/g3506/Y        
     76    1368    50      3  2.5  AND3X1_RVT  rptr_empty/g3501/Y        
     95    1462    42      3  1.8  AO22X1_RVT  rptr_empty/g3456/Y        
      0    1462     -      3    -  DFFARX2_RVT rptr_empty/rbin_reg_2_/D  
#------------------------------------------------------------------------



Path 84: MET (249 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      66                  
       Uncertainty:-      10                  
     Required Time:=    1704                  
      Launch Clock:-    1000                  
         Data Path:-     455                  
             Slack:=     249                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    189    1189    55      5  2.5  DFFARX1_RVT wptr_full/wfull_reg/QN  
     69    1258    38      8  9.0  NBUFFX4_RVT wptr_full/g4153/Y       
     54    1312    26      2  1.0  AND2X1_RVT  wptr_full/g4131/Y       
     77    1388    47      3  2.0  AND3X1_RVT  wptr_full/g4130/Y       
     66    1455    35      4  2.1  OR2X1_RVT   wptr_full/g71/Y         
      0    1455     -      4    -  DFFARX2_RVT wptr_full/wbin_reg_2_/D 
#----------------------------------------------------------------------



Path 85: MET (263 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      63                  
       Uncertainty:-      10                  
     Required Time:=    1707                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     644                  
             Slack:=     263                  

Exceptions/Constraints:
  input_delay             -200            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   winc                    
    457    1257   190     29   12.2  I1025_NS    io_b_winc/DOUT          
     55    1312    98      2    1.1  NAND2X0_RVT wptr_full/g2931__3484/Y 
    104    1416    42      2    1.5  OA22X1_RVT  wptr_full/g144/Y        
     28    1444    26      1    0.5  INVX0_RVT   wptr_full/g143/Y        
      0    1444     -      1      -  DFFARX2_RVT wptr_full/wbin_reg_0_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 86: MET (278 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      64                  
       Uncertainty:-      10                  
     Required Time:=    1706                  
      Launch Clock:-    1000                  
       Input Delay:-    -200                  
         Data Path:-     628                  
             Slack:=     278                  

Exceptions/Constraints:
  input_delay             -200            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     800   300      1 2505.9  (arrival)   rinc                     
    454    1254   186     14    7.5  I1025_NS    io_b_rinc/DOUT           
     58    1312    99      2    1.2  NAND2X0_RVT rptr_empty/g2376__9315/Y 
    116    1428    28      3    1.6  OAI22X1_RVT rptr_empty/g3653/Y       
      0    1428     -      3      -  DFFARX2_RVT rptr_empty/rbin_reg_0_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 87: MET (340 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 88: MET (340 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 89: MET (340 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 90: MET (340 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 91: MET (340 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 92: MET (340 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 93: MET (340 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 94: MET (340 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 95: MET (340 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 96: MET (340 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 97: MET (340 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 98: MET (340 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 99: MET (340 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 100: MET (340 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 101: MET (340 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 102: MET (340 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 103: MET (340 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 104: MET (340 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 105: MET (340 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 106: MET (340 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 107: MET (340 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 108: MET (340 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 109: MET (340 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 110: MET (340 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 111: MET (340 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 112: MET (340 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 113: MET (340 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 114: MET (340 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 115: MET (340 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 116: MET (340 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 117: MET (340 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 118: MET (340 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 119: MET (340 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 120: MET (340 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 121: MET (340 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 122: MET (340 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 123: MET (340 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 124: MET (340 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 125: MET (340 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 126: MET (340 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 127: MET (340 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 128: MET (340 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 129: MET (340 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 130: MET (340 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 131: MET (340 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 132: MET (340 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 133: MET (340 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 134: MET (340 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 135: MET (340 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 136: MET (340 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 137: MET (340 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 138: MET (340 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 139: MET (340 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 140: MET (340 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 141: MET (340 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 142: MET (340 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 143: MET (340 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 144: MET (340 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 145: MET (340 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 146: MET (340 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 147: MET (340 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 148: MET (340 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 149: MET (340 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 150: MET (340 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780          390     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1390     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1390                  
         Data Path:-     219                  
             Slack:=     340                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1390   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1609    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1609     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 151: MET (487 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     487                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_4_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 152: MET (487 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     487                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_5_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 153: MET (487 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     487                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_8_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 154: MET (487 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     487                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_0_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 155: MET (487 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     487                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_1_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 156: MET (487 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     487                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_6_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 157: MET (487 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     487                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_2_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 158: MET (487 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     487                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_3_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 159: MET (487 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     487                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_10_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 160: MET (487 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     487                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_9_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 161: MET (487 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     487                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_7_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 162: MET (487 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     487                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_4_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 163: MET (487 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     487                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_5_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 164: MET (487 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     487                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_8_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 165: MET (487 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     487                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_0_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 166: MET (487 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     487                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_1_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 167: MET (487 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     487                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_6_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 168: MET (487 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     487                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_2_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 169: MET (487 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     487                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_3_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 170: MET (487 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     487                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_10_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 171: MET (487 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     487                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_9_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 172: MET (487 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     487                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_7_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 173: MET (601 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1000                  
         Data Path:-     348                  
             Slack:=     601                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     29    1199    30      3  1.7  INVX2_RVT      wptr_full/fopt4127/Y       
     50    1249    25      5  2.9  NBUFFX4_RVT    wptr_full/fopt4126/Y       
     48    1297    26      3  2.2  NBUFFX2_RVT    wptr_full/fopt4125/Y       
     23    1320    24      2  1.3  INVX1_RVT      wptr_full/fopt4122/Y       
     28    1348    26     11  1.8  INVX1_RVT      wptr_full/fopt4121/Y       
      0    1348     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 174: MET (601 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1000                  
         Data Path:-     348                  
             Slack:=     601                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     29    1199    30      3  1.7  INVX2_RVT      wptr_full/fopt4127/Y       
     50    1249    25      5  2.9  NBUFFX4_RVT    wptr_full/fopt4126/Y       
     48    1297    26      3  2.2  NBUFFX2_RVT    wptr_full/fopt4125/Y       
     23    1320    24      2  1.3  INVX1_RVT      wptr_full/fopt4122/Y       
     28    1348    26     11  1.8  INVX1_RVT      wptr_full/fopt4121/Y       
      0    1348     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 175: MET (601 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1000                  
         Data Path:-     348                  
             Slack:=     601                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     29    1199    30      3  1.7  INVX2_RVT      wptr_full/fopt4127/Y       
     50    1249    25      5  2.9  NBUFFX4_RVT    wptr_full/fopt4126/Y       
     48    1297    26      3  2.2  NBUFFX2_RVT    wptr_full/fopt4125/Y       
     23    1320    24      2  1.3  INVX1_RVT      wptr_full/fopt4122/Y       
     28    1348    26     11  1.8  INVX1_RVT      wptr_full/fopt4121/Y       
      0    1348     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 176: MET (601 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1000                  
         Data Path:-     348                  
             Slack:=     601                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     29    1199    30      3  1.7  INVX2_RVT      wptr_full/fopt4127/Y       
     50    1249    25      5  2.9  NBUFFX4_RVT    wptr_full/fopt4126/Y       
     48    1297    26      3  2.2  NBUFFX2_RVT    wptr_full/fopt4125/Y       
     23    1320    24      2  1.3  INVX1_RVT      wptr_full/fopt4122/Y       
     28    1348    26     11  1.8  INVX1_RVT      wptr_full/fopt4121/Y       
      0    1348     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 177: MET (601 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1000                  
         Data Path:-     348                  
             Slack:=     601                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     29    1199    30      3  1.7  INVX2_RVT      wptr_full/fopt4127/Y       
     50    1249    25      5  2.9  NBUFFX4_RVT    wptr_full/fopt4126/Y       
     48    1297    26      3  2.2  NBUFFX2_RVT    wptr_full/fopt4125/Y       
     23    1320    24      2  1.3  INVX1_RVT      wptr_full/fopt4122/Y       
     28    1348    26     11  1.8  INVX1_RVT      wptr_full/fopt4121/Y       
      0    1348     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 178: MET (601 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1000                  
         Data Path:-     348                  
             Slack:=     601                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     29    1199    30      3  1.7  INVX2_RVT      wptr_full/fopt4127/Y       
     50    1249    25      5  2.9  NBUFFX4_RVT    wptr_full/fopt4126/Y       
     48    1297    26      3  2.2  NBUFFX2_RVT    wptr_full/fopt4125/Y       
     23    1320    24      2  1.3  INVX1_RVT      wptr_full/fopt4122/Y       
     28    1348    26     11  1.8  INVX1_RVT      wptr_full/fopt4121/Y       
      0    1348     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 179: MET (601 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1000                  
         Data Path:-     348                  
             Slack:=     601                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     29    1199    30      3  1.7  INVX2_RVT      wptr_full/fopt4127/Y       
     50    1249    25      5  2.9  NBUFFX4_RVT    wptr_full/fopt4126/Y       
     48    1297    26      3  2.2  NBUFFX2_RVT    wptr_full/fopt4125/Y       
     23    1320    24      2  1.3  INVX1_RVT      wptr_full/fopt4122/Y       
     28    1348    26     11  1.8  INVX1_RVT      wptr_full/fopt4121/Y       
      0    1348     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 180: MET (601 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1949                  
      Launch Clock:-    1000                  
         Data Path:-     348                  
             Slack:=     601                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     29    1199    30      3  1.7  INVX2_RVT      wptr_full/fopt4127/Y       
     50    1249    25      5  2.9  NBUFFX4_RVT    wptr_full/fopt4126/Y       
     48    1297    26      3  2.2  NBUFFX2_RVT    wptr_full/fopt4125/Y       
     23    1320    24      2  1.3  INVX1_RVT      wptr_full/fopt4122/Y       
     28    1348    26     11  1.8  INVX1_RVT      wptr_full/fopt4121/Y       
      0    1348     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 181: MET (650 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -182                  
       Uncertainty:-      10                  
     Required Time:=    1952                  
      Launch Clock:-    1000                  
         Data Path:-     302                  
             Slack:=     650                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     31    1200    31      4  2.2  INVX2_RVT      wptr_full/g17/Y            
     56    1255    33      7  3.8  NBUFFX2_RVT    wptr_full/g4152/Y          
     24    1280    26      2  1.2  INVX1_RVT      wptr_full/fopt3726/Y       
     22    1302    19      9  0.5  INVX0_RVT      wptr_full/fopt3725/Y       
      0    1302     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 182: MET (650 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -182                  
       Uncertainty:-      10                  
     Required Time:=    1952                  
      Launch Clock:-    1000                  
         Data Path:-     302                  
             Slack:=     650                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     31    1200    31      4  2.2  INVX2_RVT      wptr_full/g17/Y            
     56    1255    33      7  3.8  NBUFFX2_RVT    wptr_full/g4152/Y          
     24    1280    26      2  1.2  INVX1_RVT      wptr_full/fopt3726/Y       
     22    1302    19      9  0.5  INVX0_RVT      wptr_full/fopt3725/Y       
      0    1302     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 183: MET (650 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -182                  
       Uncertainty:-      10                  
     Required Time:=    1952                  
      Launch Clock:-    1000                  
         Data Path:-     302                  
             Slack:=     650                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     31    1200    31      4  2.2  INVX2_RVT      wptr_full/g17/Y            
     56    1255    33      7  3.8  NBUFFX2_RVT    wptr_full/g4152/Y          
     24    1280    26      2  1.2  INVX1_RVT      wptr_full/fopt3726/Y       
     22    1302    19      9  0.5  INVX0_RVT      wptr_full/fopt3725/Y       
      0    1302     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 184: MET (650 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -182                  
       Uncertainty:-      10                  
     Required Time:=    1952                  
      Launch Clock:-    1000                  
         Data Path:-     302                  
             Slack:=     650                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     31    1200    31      4  2.2  INVX2_RVT      wptr_full/g17/Y            
     56    1255    33      7  3.8  NBUFFX2_RVT    wptr_full/g4152/Y          
     24    1280    26      2  1.2  INVX1_RVT      wptr_full/fopt3726/Y       
     22    1302    19      9  0.5  INVX0_RVT      wptr_full/fopt3725/Y       
      0    1302     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 185: MET (650 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -182                  
       Uncertainty:-      10                  
     Required Time:=    1952                  
      Launch Clock:-    1000                  
         Data Path:-     302                  
             Slack:=     650                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     31    1200    31      4  2.2  INVX2_RVT      wptr_full/g17/Y            
     56    1255    33      7  3.8  NBUFFX2_RVT    wptr_full/g4152/Y          
     24    1280    26      2  1.2  INVX1_RVT      wptr_full/fopt3726/Y       
     22    1302    19      9  0.5  INVX0_RVT      wptr_full/fopt3725/Y       
      0    1302     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 186: MET (650 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -182                  
       Uncertainty:-      10                  
     Required Time:=    1952                  
      Launch Clock:-    1000                  
         Data Path:-     302                  
             Slack:=     650                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     31    1200    31      4  2.2  INVX2_RVT      wptr_full/g17/Y            
     56    1255    33      7  3.8  NBUFFX2_RVT    wptr_full/g4152/Y          
     24    1280    26      2  1.2  INVX1_RVT      wptr_full/fopt3726/Y       
     22    1302    19      9  0.5  INVX0_RVT      wptr_full/fopt3725/Y       
      0    1302     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 187: MET (650 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -182                  
       Uncertainty:-      10                  
     Required Time:=    1952                  
      Launch Clock:-    1000                  
         Data Path:-     302                  
             Slack:=     650                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     31    1200    31      4  2.2  INVX2_RVT      wptr_full/g17/Y            
     56    1255    33      7  3.8  NBUFFX2_RVT    wptr_full/g4152/Y          
     24    1280    26      2  1.2  INVX1_RVT      wptr_full/fopt3726/Y       
     22    1302    19      9  0.5  INVX0_RVT      wptr_full/fopt3725/Y       
      0    1302     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 188: MET (650 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -182                  
       Uncertainty:-      10                  
     Required Time:=    1952                  
      Launch Clock:-    1000                  
         Data Path:-     302                  
             Slack:=     650                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     31    1200    31      4  2.2  INVX2_RVT      wptr_full/g17/Y            
     56    1255    33      7  3.8  NBUFFX2_RVT    wptr_full/g4152/Y          
     24    1280    26      2  1.2  INVX1_RVT      wptr_full/fopt3726/Y       
     22    1302    19      9  0.5  INVX0_RVT      wptr_full/fopt3725/Y       
      0    1302     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 189: MET (663 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     284                  
             Slack:=     663                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     41    1214    40      9  4.7  INVX2_RVT      rptr_empty/g3507/Y         
     37    1251    40      5  2.8  INVX1_RVT      rptr_empty/fopt3396/Y      
     33    1284    31     11  1.6  INVX1_RVT      rptr_empty/fopt3395/Y      
      0    1284     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 190: MET (663 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     284                  
             Slack:=     663                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     41    1214    40      9  4.7  INVX2_RVT      rptr_empty/g3507/Y         
     37    1251    40      5  2.8  INVX1_RVT      rptr_empty/fopt3396/Y      
     33    1284    31     11  1.6  INVX1_RVT      rptr_empty/fopt3395/Y      
      0    1284     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 191: MET (663 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     284                  
             Slack:=     663                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     41    1214    40      9  4.7  INVX2_RVT      rptr_empty/g3507/Y         
     37    1251    40      5  2.8  INVX1_RVT      rptr_empty/fopt3396/Y      
     33    1284    31     11  1.6  INVX1_RVT      rptr_empty/fopt3395/Y      
      0    1284     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 192: MET (663 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     284                  
             Slack:=     663                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     41    1214    40      9  4.7  INVX2_RVT      rptr_empty/g3507/Y         
     37    1251    40      5  2.8  INVX1_RVT      rptr_empty/fopt3396/Y      
     33    1284    31     11  1.6  INVX1_RVT      rptr_empty/fopt3395/Y      
      0    1284     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 193: MET (663 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     284                  
             Slack:=     663                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     41    1214    40      9  4.7  INVX2_RVT      rptr_empty/g3507/Y         
     37    1251    40      5  2.8  INVX1_RVT      rptr_empty/fopt3396/Y      
     33    1284    31     11  1.6  INVX1_RVT      rptr_empty/fopt3395/Y      
      0    1284     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 194: MET (663 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     284                  
             Slack:=     663                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     41    1214    40      9  4.7  INVX2_RVT      rptr_empty/g3507/Y         
     37    1251    40      5  2.8  INVX1_RVT      rptr_empty/fopt3396/Y      
     33    1284    31     11  1.6  INVX1_RVT      rptr_empty/fopt3395/Y      
      0    1284     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 195: MET (663 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     284                  
             Slack:=     663                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     41    1214    40      9  4.7  INVX2_RVT      rptr_empty/g3507/Y         
     37    1251    40      5  2.8  INVX1_RVT      rptr_empty/fopt3396/Y      
     33    1284    31     11  1.6  INVX1_RVT      rptr_empty/fopt3395/Y      
      0    1284     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 196: MET (663 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     284                  
             Slack:=     663                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     41    1214    40      9  4.7  INVX2_RVT      rptr_empty/g3507/Y         
     37    1251    40      5  2.8  INVX1_RVT      rptr_empty/fopt3396/Y      
     33    1284    31     11  1.6  INVX1_RVT      rptr_empty/fopt3395/Y      
      0    1284     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 197: MET (671 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     276                  
             Slack:=     671                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    174    1174    52      2  2.2  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     42    1217    40      4  2.3  INVX1_RVT      wptr_full/fopt3821/Y       
     27    1244    30      2  1.4  INVX1_RVT      wptr_full/fopt3820/Y       
     32    1276    30     12  2.1  INVX1_RVT      wptr_full/fopt3819/Y       
      0    1276     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 198: MET (671 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     276                  
             Slack:=     671                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    174    1174    52      2  2.2  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     42    1217    40      4  2.3  INVX1_RVT      wptr_full/fopt3821/Y       
     27    1244    30      2  1.4  INVX1_RVT      wptr_full/fopt3820/Y       
     32    1276    30     12  2.1  INVX1_RVT      wptr_full/fopt3819/Y       
      0    1276     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 199: MET (671 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     276                  
             Slack:=     671                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    174    1174    52      2  2.2  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     42    1217    40      4  2.3  INVX1_RVT      wptr_full/fopt3821/Y       
     27    1244    30      2  1.4  INVX1_RVT      wptr_full/fopt3820/Y       
     32    1276    30     12  2.1  INVX1_RVT      wptr_full/fopt3819/Y       
      0    1276     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 200: MET (671 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     276                  
             Slack:=     671                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    174    1174    52      2  2.2  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     42    1217    40      4  2.3  INVX1_RVT      wptr_full/fopt3821/Y       
     27    1244    30      2  1.4  INVX1_RVT      wptr_full/fopt3820/Y       
     32    1276    30     12  2.1  INVX1_RVT      wptr_full/fopt3819/Y       
      0    1276     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 201: MET (671 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     276                  
             Slack:=     671                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    174    1174    52      2  2.2  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     42    1217    40      4  2.3  INVX1_RVT      wptr_full/fopt3821/Y       
     27    1244    30      2  1.4  INVX1_RVT      wptr_full/fopt3820/Y       
     32    1276    30     12  2.1  INVX1_RVT      wptr_full/fopt3819/Y       
      0    1276     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 202: MET (671 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     276                  
             Slack:=     671                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    174    1174    52      2  2.2  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     42    1217    40      4  2.3  INVX1_RVT      wptr_full/fopt3821/Y       
     27    1244    30      2  1.4  INVX1_RVT      wptr_full/fopt3820/Y       
     32    1276    30     12  2.1  INVX1_RVT      wptr_full/fopt3819/Y       
      0    1276     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 203: MET (671 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     276                  
             Slack:=     671                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    174    1174    52      2  2.2  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     42    1217    40      4  2.3  INVX1_RVT      wptr_full/fopt3821/Y       
     27    1244    30      2  1.4  INVX1_RVT      wptr_full/fopt3820/Y       
     32    1276    30     12  2.1  INVX1_RVT      wptr_full/fopt3819/Y       
      0    1276     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 204: MET (671 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     276                  
             Slack:=     671                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    174    1174    52      2  2.2  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     42    1217    40      4  2.3  INVX1_RVT      wptr_full/fopt3821/Y       
     27    1244    30      2  1.4  INVX1_RVT      wptr_full/fopt3820/Y       
     32    1276    30     12  2.1  INVX1_RVT      wptr_full/fopt3819/Y       
      0    1276     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 205: MET (690 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1950                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     690                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     32    1209    33      9  4.9  INVX4_RVT      wptr_full/g26/Y            
     50    1259    25     11  1.8  NBUFFX2_RVT    wptr_full/g2173/Y          
      0    1259     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (690 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1950                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     690                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     32    1209    33      9  4.9  INVX4_RVT      wptr_full/g26/Y            
     50    1259    25     11  1.8  NBUFFX2_RVT    wptr_full/g2173/Y          
      0    1259     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (690 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1950                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     690                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     32    1209    33      9  4.9  INVX4_RVT      wptr_full/g26/Y            
     50    1259    25     11  1.8  NBUFFX2_RVT    wptr_full/g2173/Y          
      0    1259     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (690 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1950                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     690                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     32    1209    33      9  4.9  INVX4_RVT      wptr_full/g26/Y            
     50    1259    25     11  1.8  NBUFFX2_RVT    wptr_full/g2173/Y          
      0    1259     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (690 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1950                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     690                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     32    1209    33      9  4.9  INVX4_RVT      wptr_full/g26/Y            
     50    1259    25     11  1.8  NBUFFX2_RVT    wptr_full/g2173/Y          
      0    1259     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (690 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1950                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     690                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     32    1209    33      9  4.9  INVX4_RVT      wptr_full/g26/Y            
     50    1259    25     11  1.8  NBUFFX2_RVT    wptr_full/g2173/Y          
      0    1259     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (690 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1950                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     690                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     32    1209    33      9  4.9  INVX4_RVT      wptr_full/g26/Y            
     50    1259    25     11  1.8  NBUFFX2_RVT    wptr_full/g2173/Y          
      0    1259     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (690 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1950                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     690                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     32    1209    33      9  4.9  INVX4_RVT      wptr_full/g26/Y            
     50    1259    25     11  1.8  NBUFFX2_RVT    wptr_full/g2173/Y          
      0    1259     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (691 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -178                  
       Uncertainty:-      10                  
     Required Time:=    1948                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     691                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    170    1170    49      2  1.5  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     57    1227    26      5  3.0  NBUFFX4_RVT    wptr_full/g4129/Y          
     30    1257    29     12  2.1  INVX1_RVT      wptr_full/g3959/Y          
      0    1257     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (691 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -178                  
       Uncertainty:-      10                  
     Required Time:=    1948                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     691                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    170    1170    49      2  1.5  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     57    1227    26      5  3.0  NBUFFX4_RVT    wptr_full/g4129/Y          
     30    1257    29     12  2.1  INVX1_RVT      wptr_full/g3959/Y          
      0    1257     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (691 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -178                  
       Uncertainty:-      10                  
     Required Time:=    1948                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     691                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    170    1170    49      2  1.5  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     57    1227    26      5  3.0  NBUFFX4_RVT    wptr_full/g4129/Y          
     30    1257    29     12  2.1  INVX1_RVT      wptr_full/g3959/Y          
      0    1257     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (691 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -178                  
       Uncertainty:-      10                  
     Required Time:=    1948                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     691                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    170    1170    49      2  1.5  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     57    1227    26      5  3.0  NBUFFX4_RVT    wptr_full/g4129/Y          
     30    1257    29     12  2.1  INVX1_RVT      wptr_full/g3959/Y          
      0    1257     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (691 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -178                  
       Uncertainty:-      10                  
     Required Time:=    1948                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     691                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    170    1170    49      2  1.5  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     57    1227    26      5  3.0  NBUFFX4_RVT    wptr_full/g4129/Y          
     30    1257    29     12  2.1  INVX1_RVT      wptr_full/g3959/Y          
      0    1257     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (691 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -178                  
       Uncertainty:-      10                  
     Required Time:=    1948                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     691                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    170    1170    49      2  1.5  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     57    1227    26      5  3.0  NBUFFX4_RVT    wptr_full/g4129/Y          
     30    1257    29     12  2.1  INVX1_RVT      wptr_full/g3959/Y          
      0    1257     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (691 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -178                  
       Uncertainty:-      10                  
     Required Time:=    1948                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     691                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    170    1170    49      2  1.5  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     57    1227    26      5  3.0  NBUFFX4_RVT    wptr_full/g4129/Y          
     30    1257    29     12  2.1  INVX1_RVT      wptr_full/g3959/Y          
      0    1257     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (691 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -178                  
       Uncertainty:-      10                  
     Required Time:=    1948                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     691                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    170    1170    49      2  1.5  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     57    1227    26      5  3.0  NBUFFX4_RVT    wptr_full/g4129/Y          
     30    1257    29     12  2.1  INVX1_RVT      wptr_full/g3959/Y          
      0    1257     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (693 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1950                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     693                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     38    1207    37      7  3.7  INVX2_RVT      rptr_empty/g24/Y           
     50    1257    24     10  1.4  NBUFFX2_RVT    rptr_empty/fopt2698/Y      
      0    1257     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (693 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1950                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     693                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     38    1207    37      7  3.7  INVX2_RVT      rptr_empty/g24/Y           
     50    1257    24     10  1.4  NBUFFX2_RVT    rptr_empty/fopt2698/Y      
      0    1257     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (693 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1950                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     693                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     38    1207    37      7  3.7  INVX2_RVT      rptr_empty/g24/Y           
     50    1257    24     10  1.4  NBUFFX2_RVT    rptr_empty/fopt2698/Y      
      0    1257     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (693 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1950                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     693                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     38    1207    37      7  3.7  INVX2_RVT      rptr_empty/g24/Y           
     50    1257    24     10  1.4  NBUFFX2_RVT    rptr_empty/fopt2698/Y      
      0    1257     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (693 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1950                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     693                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     38    1207    37      7  3.7  INVX2_RVT      rptr_empty/g24/Y           
     50    1257    24     10  1.4  NBUFFX2_RVT    rptr_empty/fopt2698/Y      
      0    1257     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (693 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1950                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     693                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     38    1207    37      7  3.7  INVX2_RVT      rptr_empty/g24/Y           
     50    1257    24     10  1.4  NBUFFX2_RVT    rptr_empty/fopt2698/Y      
      0    1257     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (693 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1950                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     693                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     38    1207    37      7  3.7  INVX2_RVT      rptr_empty/g24/Y           
     50    1257    24     10  1.4  NBUFFX2_RVT    rptr_empty/fopt2698/Y      
      0    1257     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (693 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1950                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     693                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     38    1207    37      7  3.7  INVX2_RVT      rptr_empty/g24/Y           
     50    1257    24     10  1.4  NBUFFX2_RVT    rptr_empty/fopt2698/Y      
      0    1257     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (716 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -170                  
       Uncertainty:-      10                  
     Required Time:=    1940                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     716                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     49    1224    47     14  3.3  INVX1_RVT      rptr_empty/fopt3509/Y      
      0    1224     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (716 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -170                  
       Uncertainty:-      10                  
     Required Time:=    1940                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     716                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     49    1224    47     14  3.3  INVX1_RVT      rptr_empty/fopt3509/Y      
      0    1224     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (716 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -170                  
       Uncertainty:-      10                  
     Required Time:=    1940                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     716                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     49    1224    47     14  3.3  INVX1_RVT      rptr_empty/fopt3509/Y      
      0    1224     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (716 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -170                  
       Uncertainty:-      10                  
     Required Time:=    1940                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     716                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     49    1224    47     14  3.3  INVX1_RVT      rptr_empty/fopt3509/Y      
      0    1224     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (716 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -170                  
       Uncertainty:-      10                  
     Required Time:=    1940                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     716                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     49    1224    47     14  3.3  INVX1_RVT      rptr_empty/fopt3509/Y      
      0    1224     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (716 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -170                  
       Uncertainty:-      10                  
     Required Time:=    1940                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     716                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     49    1224    47     14  3.3  INVX1_RVT      rptr_empty/fopt3509/Y      
      0    1224     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (716 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -170                  
       Uncertainty:-      10                  
     Required Time:=    1940                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     716                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     49    1224    47     14  3.3  INVX1_RVT      rptr_empty/fopt3509/Y      
      0    1224     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (716 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -170                  
       Uncertainty:-      10                  
     Required Time:=    1940                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     716                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     49    1224    47     14  3.3  INVX1_RVT      rptr_empty/fopt3509/Y      
      0    1224     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (725 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1942                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    175    1175    53      4  2.3  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     43    1218    41     12  2.3  INVX1_RVT      wptr_full/g23/Y            
      0    1218     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (725 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1942                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    175    1175    53      4  2.3  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     43    1218    41     12  2.3  INVX1_RVT      wptr_full/g23/Y            
      0    1218     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (725 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1942                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    175    1175    53      4  2.3  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     43    1218    41     12  2.3  INVX1_RVT      wptr_full/g23/Y            
      0    1218     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (725 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1942                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    175    1175    53      4  2.3  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     43    1218    41     12  2.3  INVX1_RVT      wptr_full/g23/Y            
      0    1218     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (725 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1942                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    175    1175    53      4  2.3  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     43    1218    41     12  2.3  INVX1_RVT      wptr_full/g23/Y            
      0    1218     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (725 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1942                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    175    1175    53      4  2.3  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     43    1218    41     12  2.3  INVX1_RVT      wptr_full/g23/Y            
      0    1218     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (725 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1942                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    175    1175    53      4  2.3  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     43    1218    41     12  2.3  INVX1_RVT      wptr_full/g23/Y            
      0    1218     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (725 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1942                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    175    1175    53      4  2.3  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     43    1218    41     12  2.3  INVX1_RVT      wptr_full/g23/Y            
      0    1218     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (725 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    1943                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    176    1176    57      2  2.0  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     41    1218    40     15  4.1  INVX2_RVT      wptr_full/g3929/Y          
      0    1218     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (725 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    1943                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    176    1176    57      2  2.0  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     41    1218    40     15  4.1  INVX2_RVT      wptr_full/g3929/Y          
      0    1218     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (725 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    1943                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    176    1176    57      2  2.0  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     41    1218    40     15  4.1  INVX2_RVT      wptr_full/g3929/Y          
      0    1218     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (725 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    1943                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    176    1176    57      2  2.0  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     41    1218    40     15  4.1  INVX2_RVT      wptr_full/g3929/Y          
      0    1218     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (725 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    1943                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    176    1176    57      2  2.0  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     41    1218    40     15  4.1  INVX2_RVT      wptr_full/g3929/Y          
      0    1218     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (725 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    1943                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    176    1176    57      2  2.0  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     41    1218    40     15  4.1  INVX2_RVT      wptr_full/g3929/Y          
      0    1218     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (725 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    1943                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    176    1176    57      2  2.0  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     41    1218    40     15  4.1  INVX2_RVT      wptr_full/g3929/Y          
      0    1218     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (725 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    1943                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     725                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    176    1176    57      2  2.0  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     41    1218    40     15  4.1  INVX2_RVT      wptr_full/g3929/Y          
      0    1218     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (737 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1946                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     737                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     32    1209    33     17  4.9  INVX4_RVT      rptr_empty/g21/Y           
      0    1209     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (737 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1946                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     737                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     32    1209    33     17  4.9  INVX4_RVT      rptr_empty/g21/Y           
      0    1209     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (737 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1946                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     737                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     32    1209    33     17  4.9  INVX4_RVT      rptr_empty/g21/Y           
      0    1209     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (737 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1946                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     737                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     32    1209    33     17  4.9  INVX4_RVT      rptr_empty/g21/Y           
      0    1209     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (737 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1946                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     737                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     32    1209    33     17  4.9  INVX4_RVT      rptr_empty/g21/Y           
      0    1209     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (737 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1946                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     737                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     32    1209    33     17  4.9  INVX4_RVT      rptr_empty/g21/Y           
      0    1209     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (737 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1946                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     737                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     32    1209    33     17  4.9  INVX4_RVT      rptr_empty/g21/Y           
      0    1209     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (737 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1946                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     737                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     32    1209    33     17  4.9  INVX4_RVT      rptr_empty/g21/Y           
      0    1209     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (737 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1946                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     737                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     32    1209    33     17  4.8  INVX4_RVT      rptr_empty/g60/Y           
      0    1209     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (737 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1946                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     737                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     32    1209    33     17  4.8  INVX4_RVT      rptr_empty/g60/Y           
      0    1209     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (737 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1946                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     737                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     32    1209    33     17  4.8  INVX4_RVT      rptr_empty/g60/Y           
      0    1209     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (737 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1946                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     737                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     32    1209    33     17  4.8  INVX4_RVT      rptr_empty/g60/Y           
      0    1209     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (737 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1946                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     737                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     32    1209    33     17  4.8  INVX4_RVT      rptr_empty/g60/Y           
      0    1209     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (737 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1946                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     737                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     32    1209    33     17  4.8  INVX4_RVT      rptr_empty/g60/Y           
      0    1209     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (737 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1946                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     737                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     32    1209    33     17  4.8  INVX4_RVT      rptr_empty/g60/Y           
      0    1209     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (737 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1946                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     737                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     32    1209    33     17  4.8  INVX4_RVT      rptr_empty/g60/Y           
      0    1209     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (738 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1942                  
      Launch Clock:-    1000                  
         Data Path:-     205                  
             Slack:=     738                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    162    1162    46      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1205    40     13  2.7  INVX1_RVT      rptr_empty/g83/Y           
      0    1205     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (738 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1942                  
      Launch Clock:-    1000                  
         Data Path:-     205                  
             Slack:=     738                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    162    1162    46      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1205    40     13  2.7  INVX1_RVT      rptr_empty/g83/Y           
      0    1205     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (738 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1942                  
      Launch Clock:-    1000                  
         Data Path:-     205                  
             Slack:=     738                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    162    1162    46      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1205    40     13  2.7  INVX1_RVT      rptr_empty/g83/Y           
      0    1205     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (738 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1942                  
      Launch Clock:-    1000                  
         Data Path:-     205                  
             Slack:=     738                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    162    1162    46      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1205    40     13  2.7  INVX1_RVT      rptr_empty/g83/Y           
      0    1205     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (738 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1942                  
      Launch Clock:-    1000                  
         Data Path:-     205                  
             Slack:=     738                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    162    1162    46      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1205    40     13  2.7  INVX1_RVT      rptr_empty/g83/Y           
      0    1205     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (738 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1942                  
      Launch Clock:-    1000                  
         Data Path:-     205                  
             Slack:=     738                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    162    1162    46      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1205    40     13  2.7  INVX1_RVT      rptr_empty/g83/Y           
      0    1205     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (738 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1942                  
      Launch Clock:-    1000                  
         Data Path:-     205                  
             Slack:=     738                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    162    1162    46      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1205    40     13  2.7  INVX1_RVT      rptr_empty/g83/Y           
      0    1205     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (738 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    1942                  
      Launch Clock:-    1000                  
         Data Path:-     205                  
             Slack:=     738                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    162    1162    46      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1205    40     13  2.7  INVX1_RVT      rptr_empty/g83/Y           
      0    1205     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 277: MET (745 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     202                  
             Slack:=     745                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      2  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     32    1202    32     10  1.0  INVX1_RVT      rptr_empty/g30/Y           
      0    1202     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 278: MET (745 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     202                  
             Slack:=     745                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      2  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     32    1202    32     10  1.0  INVX1_RVT      rptr_empty/g30/Y           
      0    1202     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 279: MET (745 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     202                  
             Slack:=     745                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      2  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     32    1202    32     10  1.0  INVX1_RVT      rptr_empty/g30/Y           
      0    1202     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 280: MET (745 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     202                  
             Slack:=     745                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      2  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     32    1202    32     10  1.0  INVX1_RVT      rptr_empty/g30/Y           
      0    1202     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 281: MET (745 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     202                  
             Slack:=     745                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      2  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     32    1202    32     10  1.0  INVX1_RVT      rptr_empty/g30/Y           
      0    1202     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 282: MET (745 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     202                  
             Slack:=     745                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      2  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     32    1202    32     10  1.0  INVX1_RVT      rptr_empty/g30/Y           
      0    1202     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 283: MET (745 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     202                  
             Slack:=     745                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      2  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     32    1202    32     10  1.0  INVX1_RVT      rptr_empty/g30/Y           
      0    1202     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 284: MET (745 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     780            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1780         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1947                  
      Launch Clock:-    1000                  
         Data Path:-     202                  
             Slack:=     745                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      2  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     32    1202    32     10  1.0  INVX1_RVT      rptr_empty/g30/Y           
      0    1202     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

