5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd dly_assign1.4.vcd -o dly_assign1.4.cdd -v dly_assign1.4.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" dly_assign1.4.v 1 30 1
2 1 5 8000c 1 3d 5002 0 0 1 26 2 $u0
2 2 11 8000c 1 3d 5002 0 0 1 26 2 $u1
1 a 3 830004 1 0 0 0 1 25 102
1 b 3 830007 1 0 0 0 1 25 2
1 c 3 83000a 1 0 0 0 1 25 2
1 d 3 83000d 1 0 0 0 1 25 2
1 e 3 830010 1 0 0 0 1 25 102
4 1 1 0 0
4 2 1 0 0
3 1 main.$u0 "main.$u0" dly_assign1.4.v 0 9 1
2 3 6 20002 1 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 4 6 10002 2 2c 900a 3 0 32 26 aa aa aa aa aa aa aa aa
2 5 7 50008 1 0 21004 0 0 1 16 0
2 6 7 10001 0 1 1410 0 0 1 9 a
2 7 7 10008 1 37 16 5 6
2 8 8 240024 1 1 1008 0 0 1 9 b
2 9 8 210021 2 1 100c 0 0 1 9 e
2 10 8 210021 2 29 1008 9 0 1 26 2
2 11 8 1c001c 1 1 1004 0 0 1 9 d
2 12 8 14001c 1 28 1000 11 0 1 26 2
2 13 8 f000f 2 1 1004 0 0 1 9 c
2 14 8 7000f 2 27 1000 13 0 1 26 2
2 15 8 7001c 2 2b 1000 12 14 1 26 2
2 16 8 70021 2 2b 1008 10 15 1 26 2
2 17 8 50024 2 56 1000 8 16 1 26 2
2 18 8 10001 0 1 1410 0 0 1 9 a
2 19 8 10024 2 55 12 17 18
4 19 0 0 0
4 7 0 19 19
4 4 11 7 0
3 1 main.$u1 "main.$u1" dly_assign1.4.v 0 19 1
2 20 12 50008 1 0 21008 0 0 1 20 1
2 21 12 10001 0 1 1410 0 0 1 9 b
2 22 12 10008 1 37 1a 20 21
2 23 13 50008 1 0 21004 0 0 1 16 0
2 24 13 10001 0 1 1410 0 0 1 9 c
2 25 13 10008 1 37 16 23 24
2 26 14 50008 1 0 21004 0 0 1 16 0
2 27 14 10001 0 1 1410 0 0 1 9 d
2 28 14 10008 1 37 16 26 27
2 29 15 c000f 1 0 21004 0 0 1 16 0
2 30 15 80008 0 1 1410 0 0 1 9 e
2 31 15 8000f 1 37 16 29 30
2 32 16 20003 1 0 1008 0 0 32 52 44 0 0 0 0 0 0 0
2 33 16 10003 2 2c 900a 32 0 32 26 aa aa aa aa aa aa aa aa
2 34 17 50008 1 0 21008 0 0 1 20 1
2 35 17 10001 0 1 1410 0 0 1 9 e
2 36 17 10008 1 37 1a 34 35
2 37 18 50008 1 0 21004 0 0 1 16 0
2 38 18 10001 0 1 1410 0 0 1 9 c
2 39 18 10008 1 37 16 37 38
4 39 0 0 0
4 36 0 39 39
4 33 0 36 0
4 31 0 33 33
4 28 0 31 31
4 25 0 28 28
4 22 11 25 25
3 1 main.$u2 "main.$u2" dly_assign1.4.v 0 28 1
