;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LED */
LED__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT5_PC1
LED__0__PORT EQU 5
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT5_AG
LED__AMUX EQU CYREG_PRT5_AMUX
LED__BIE EQU CYREG_PRT5_BIE
LED__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED__BYP EQU CYREG_PRT5_BYP
LED__CTL EQU CYREG_PRT5_CTL
LED__DM0 EQU CYREG_PRT5_DM0
LED__DM1 EQU CYREG_PRT5_DM1
LED__DM2 EQU CYREG_PRT5_DM2
LED__DR EQU CYREG_PRT5_DR
LED__INP_DIS EQU CYREG_PRT5_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LED__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT5_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 5
LED__PRT EQU CYREG_PRT5_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED__PS EQU CYREG_PRT5_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT5_SLW

/* SS_1 */
SS_1__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
SS_1__0__MASK EQU 0x20
SS_1__0__PC EQU CYREG_PRT5_PC5
SS_1__0__PORT EQU 5
SS_1__0__SHIFT EQU 5
SS_1__AG EQU CYREG_PRT5_AG
SS_1__AMUX EQU CYREG_PRT5_AMUX
SS_1__BIE EQU CYREG_PRT5_BIE
SS_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SS_1__BYP EQU CYREG_PRT5_BYP
SS_1__CTL EQU CYREG_PRT5_CTL
SS_1__DM0 EQU CYREG_PRT5_DM0
SS_1__DM1 EQU CYREG_PRT5_DM1
SS_1__DM2 EQU CYREG_PRT5_DM2
SS_1__DR EQU CYREG_PRT5_DR
SS_1__INP_DIS EQU CYREG_PRT5_INP_DIS
SS_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
SS_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SS_1__LCD_EN EQU CYREG_PRT5_LCD_EN
SS_1__MASK EQU 0x20
SS_1__PORT EQU 5
SS_1__PRT EQU CYREG_PRT5_PRT
SS_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SS_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SS_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SS_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SS_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SS_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SS_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SS_1__PS EQU CYREG_PRT5_PS
SS_1__SHIFT EQU 5
SS_1__SLW EQU CYREG_PRT5_SLW

/* SS_2 */
SS_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
SS_2__0__MASK EQU 0x20
SS_2__0__PC EQU CYREG_PRT1_PC5
SS_2__0__PORT EQU 1
SS_2__0__SHIFT EQU 5
SS_2__AG EQU CYREG_PRT1_AG
SS_2__AMUX EQU CYREG_PRT1_AMUX
SS_2__BIE EQU CYREG_PRT1_BIE
SS_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SS_2__BYP EQU CYREG_PRT1_BYP
SS_2__CTL EQU CYREG_PRT1_CTL
SS_2__DM0 EQU CYREG_PRT1_DM0
SS_2__DM1 EQU CYREG_PRT1_DM1
SS_2__DM2 EQU CYREG_PRT1_DM2
SS_2__DR EQU CYREG_PRT1_DR
SS_2__INP_DIS EQU CYREG_PRT1_INP_DIS
SS_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SS_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SS_2__LCD_EN EQU CYREG_PRT1_LCD_EN
SS_2__MASK EQU 0x20
SS_2__PORT EQU 1
SS_2__PRT EQU CYREG_PRT1_PRT
SS_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SS_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SS_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SS_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SS_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SS_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SS_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SS_2__PS EQU CYREG_PRT1_PS
SS_2__SHIFT EQU 5
SS_2__SLW EQU CYREG_PRT1_SLW

/* ADC_1 */
ADC_1_Bypass_P32__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
ADC_1_Bypass_P32__0__MASK EQU 0x04
ADC_1_Bypass_P32__0__PC EQU CYREG_PRT3_PC2
ADC_1_Bypass_P32__0__PORT EQU 3
ADC_1_Bypass_P32__0__SHIFT EQU 2
ADC_1_Bypass_P32__AG EQU CYREG_PRT3_AG
ADC_1_Bypass_P32__AMUX EQU CYREG_PRT3_AMUX
ADC_1_Bypass_P32__BIE EQU CYREG_PRT3_BIE
ADC_1_Bypass_P32__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ADC_1_Bypass_P32__BYP EQU CYREG_PRT3_BYP
ADC_1_Bypass_P32__CTL EQU CYREG_PRT3_CTL
ADC_1_Bypass_P32__DM0 EQU CYREG_PRT3_DM0
ADC_1_Bypass_P32__DM1 EQU CYREG_PRT3_DM1
ADC_1_Bypass_P32__DM2 EQU CYREG_PRT3_DM2
ADC_1_Bypass_P32__DR EQU CYREG_PRT3_DR
ADC_1_Bypass_P32__INP_DIS EQU CYREG_PRT3_INP_DIS
ADC_1_Bypass_P32__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ADC_1_Bypass_P32__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ADC_1_Bypass_P32__LCD_EN EQU CYREG_PRT3_LCD_EN
ADC_1_Bypass_P32__MASK EQU 0x04
ADC_1_Bypass_P32__PORT EQU 3
ADC_1_Bypass_P32__PRT EQU CYREG_PRT3_PRT
ADC_1_Bypass_P32__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ADC_1_Bypass_P32__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ADC_1_Bypass_P32__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ADC_1_Bypass_P32__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ADC_1_Bypass_P32__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ADC_1_Bypass_P32__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ADC_1_Bypass_P32__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ADC_1_Bypass_P32__PS EQU CYREG_PRT3_PS
ADC_1_Bypass_P32__SHIFT EQU 2
ADC_1_Bypass_P32__SLW EQU CYREG_PRT3_SLW
ADC_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_1_DEC__CR EQU CYREG_DEC_CR
ADC_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_1_DEC__PM_ACT_MSK EQU 0x01
ADC_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_1_DEC__PM_STBY_MSK EQU 0x01
ADC_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_1_DEC__SR EQU CYREG_DEC_SR
ADC_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_1_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_1_IRQ__INTC_MASK EQU 0x20000000
ADC_1_IRQ__INTC_NUMBER EQU 29
ADC_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_1_theACLK__INDEX EQU 0x00
ADC_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_1_theACLK__PM_STBY_MSK EQU 0x01

/* MISO_1 */
MISO_1__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
MISO_1__0__MASK EQU 0x40
MISO_1__0__PC EQU CYREG_PRT5_PC6
MISO_1__0__PORT EQU 5
MISO_1__0__SHIFT EQU 6
MISO_1__AG EQU CYREG_PRT5_AG
MISO_1__AMUX EQU CYREG_PRT5_AMUX
MISO_1__BIE EQU CYREG_PRT5_BIE
MISO_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
MISO_1__BYP EQU CYREG_PRT5_BYP
MISO_1__CTL EQU CYREG_PRT5_CTL
MISO_1__DM0 EQU CYREG_PRT5_DM0
MISO_1__DM1 EQU CYREG_PRT5_DM1
MISO_1__DM2 EQU CYREG_PRT5_DM2
MISO_1__DR EQU CYREG_PRT5_DR
MISO_1__INP_DIS EQU CYREG_PRT5_INP_DIS
MISO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
MISO_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
MISO_1__LCD_EN EQU CYREG_PRT5_LCD_EN
MISO_1__MASK EQU 0x40
MISO_1__PORT EQU 5
MISO_1__PRT EQU CYREG_PRT5_PRT
MISO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
MISO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
MISO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
MISO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
MISO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
MISO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
MISO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
MISO_1__PS EQU CYREG_PRT5_PS
MISO_1__SHIFT EQU 6
MISO_1__SLW EQU CYREG_PRT5_SLW

/* MISO_2 */
MISO_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
MISO_2__0__MASK EQU 0x40
MISO_2__0__PC EQU CYREG_PRT1_PC6
MISO_2__0__PORT EQU 1
MISO_2__0__SHIFT EQU 6
MISO_2__AG EQU CYREG_PRT1_AG
MISO_2__AMUX EQU CYREG_PRT1_AMUX
MISO_2__BIE EQU CYREG_PRT1_BIE
MISO_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MISO_2__BYP EQU CYREG_PRT1_BYP
MISO_2__CTL EQU CYREG_PRT1_CTL
MISO_2__DM0 EQU CYREG_PRT1_DM0
MISO_2__DM1 EQU CYREG_PRT1_DM1
MISO_2__DM2 EQU CYREG_PRT1_DM2
MISO_2__DR EQU CYREG_PRT1_DR
MISO_2__INP_DIS EQU CYREG_PRT1_INP_DIS
MISO_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MISO_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MISO_2__LCD_EN EQU CYREG_PRT1_LCD_EN
MISO_2__MASK EQU 0x40
MISO_2__PORT EQU 1
MISO_2__PRT EQU CYREG_PRT1_PRT
MISO_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MISO_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MISO_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MISO_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MISO_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MISO_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MISO_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MISO_2__PS EQU CYREG_PRT1_PS
MISO_2__SHIFT EQU 6
MISO_2__SLW EQU CYREG_PRT1_SLW

/* MOSI_1 */
MOSI_1__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
MOSI_1__0__MASK EQU 0x80
MOSI_1__0__PC EQU CYREG_PRT5_PC7
MOSI_1__0__PORT EQU 5
MOSI_1__0__SHIFT EQU 7
MOSI_1__AG EQU CYREG_PRT5_AG
MOSI_1__AMUX EQU CYREG_PRT5_AMUX
MOSI_1__BIE EQU CYREG_PRT5_BIE
MOSI_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
MOSI_1__BYP EQU CYREG_PRT5_BYP
MOSI_1__CTL EQU CYREG_PRT5_CTL
MOSI_1__DM0 EQU CYREG_PRT5_DM0
MOSI_1__DM1 EQU CYREG_PRT5_DM1
MOSI_1__DM2 EQU CYREG_PRT5_DM2
MOSI_1__DR EQU CYREG_PRT5_DR
MOSI_1__INP_DIS EQU CYREG_PRT5_INP_DIS
MOSI_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
MOSI_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
MOSI_1__LCD_EN EQU CYREG_PRT5_LCD_EN
MOSI_1__MASK EQU 0x80
MOSI_1__PORT EQU 5
MOSI_1__PRT EQU CYREG_PRT5_PRT
MOSI_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
MOSI_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
MOSI_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
MOSI_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
MOSI_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
MOSI_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
MOSI_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
MOSI_1__PS EQU CYREG_PRT5_PS
MOSI_1__SHIFT EQU 7
MOSI_1__SLW EQU CYREG_PRT5_SLW

/* MOSI_2 */
MOSI_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
MOSI_2__0__MASK EQU 0x80
MOSI_2__0__PC EQU CYREG_PRT1_PC7
MOSI_2__0__PORT EQU 1
MOSI_2__0__SHIFT EQU 7
MOSI_2__AG EQU CYREG_PRT1_AG
MOSI_2__AMUX EQU CYREG_PRT1_AMUX
MOSI_2__BIE EQU CYREG_PRT1_BIE
MOSI_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOSI_2__BYP EQU CYREG_PRT1_BYP
MOSI_2__CTL EQU CYREG_PRT1_CTL
MOSI_2__DM0 EQU CYREG_PRT1_DM0
MOSI_2__DM1 EQU CYREG_PRT1_DM1
MOSI_2__DM2 EQU CYREG_PRT1_DM2
MOSI_2__DR EQU CYREG_PRT1_DR
MOSI_2__INP_DIS EQU CYREG_PRT1_INP_DIS
MOSI_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOSI_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOSI_2__LCD_EN EQU CYREG_PRT1_LCD_EN
MOSI_2__MASK EQU 0x80
MOSI_2__PORT EQU 1
MOSI_2__PRT EQU CYREG_PRT1_PRT
MOSI_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOSI_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOSI_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOSI_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOSI_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOSI_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOSI_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOSI_2__PS EQU CYREG_PRT1_PS
MOSI_2__SHIFT EQU 7
MOSI_2__SLW EQU CYREG_PRT1_SLW

/* SCLK_1 */
SCLK_1__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
SCLK_1__0__MASK EQU 0x10
SCLK_1__0__PC EQU CYREG_PRT5_PC4
SCLK_1__0__PORT EQU 5
SCLK_1__0__SHIFT EQU 4
SCLK_1__AG EQU CYREG_PRT5_AG
SCLK_1__AMUX EQU CYREG_PRT5_AMUX
SCLK_1__BIE EQU CYREG_PRT5_BIE
SCLK_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SCLK_1__BYP EQU CYREG_PRT5_BYP
SCLK_1__CTL EQU CYREG_PRT5_CTL
SCLK_1__DM0 EQU CYREG_PRT5_DM0
SCLK_1__DM1 EQU CYREG_PRT5_DM1
SCLK_1__DM2 EQU CYREG_PRT5_DM2
SCLK_1__DR EQU CYREG_PRT5_DR
SCLK_1__INP_DIS EQU CYREG_PRT5_INP_DIS
SCLK_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
SCLK_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SCLK_1__LCD_EN EQU CYREG_PRT5_LCD_EN
SCLK_1__MASK EQU 0x10
SCLK_1__PORT EQU 5
SCLK_1__PRT EQU CYREG_PRT5_PRT
SCLK_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SCLK_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SCLK_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SCLK_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SCLK_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SCLK_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SCLK_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SCLK_1__PS EQU CYREG_PRT5_PS
SCLK_1__SHIFT EQU 4
SCLK_1__SLW EQU CYREG_PRT5_SLW

/* SCLK_2 */
SCLK_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
SCLK_2__0__MASK EQU 0x10
SCLK_2__0__PC EQU CYREG_PRT1_PC4
SCLK_2__0__PORT EQU 1
SCLK_2__0__SHIFT EQU 4
SCLK_2__AG EQU CYREG_PRT1_AG
SCLK_2__AMUX EQU CYREG_PRT1_AMUX
SCLK_2__BIE EQU CYREG_PRT1_BIE
SCLK_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SCLK_2__BYP EQU CYREG_PRT1_BYP
SCLK_2__CTL EQU CYREG_PRT1_CTL
SCLK_2__DM0 EQU CYREG_PRT1_DM0
SCLK_2__DM1 EQU CYREG_PRT1_DM1
SCLK_2__DM2 EQU CYREG_PRT1_DM2
SCLK_2__DR EQU CYREG_PRT1_DR
SCLK_2__INP_DIS EQU CYREG_PRT1_INP_DIS
SCLK_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SCLK_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SCLK_2__LCD_EN EQU CYREG_PRT1_LCD_EN
SCLK_2__MASK EQU 0x10
SCLK_2__PORT EQU 1
SCLK_2__PRT EQU CYREG_PRT1_PRT
SCLK_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SCLK_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SCLK_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SCLK_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SCLK_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SCLK_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SCLK_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SCLK_2__PS EQU CYREG_PRT1_PS
SCLK_2__SHIFT EQU 4
SCLK_2__SLW EQU CYREG_PRT1_SLW

/* SPIM_1 */
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB14_MSK
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB14_ST
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
SPIM_1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB09_A0
SPIM_1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB09_A1
SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
SPIM_1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB09_D0
SPIM_1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB09_D1
SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
SPIM_1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB09_F0
SPIM_1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB09_F1
SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB10_MSK
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB10_ST
SPIM_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
SPIM_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
SPIM_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
SPIM_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_1_IntClock__INDEX EQU 0x03
SPIM_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_1_IntClock__PM_ACT_MSK EQU 0x08
SPIM_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_1_IntClock__PM_STBY_MSK EQU 0x08

/* SPIM_2 */
SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
SPIM_2_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
SPIM_2_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
SPIM_2_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
SPIM_2_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
SPIM_2_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIM_2_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
SPIM_2_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
SPIM_2_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
SPIM_2_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
SPIM_2_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIM_2_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIM_2_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
SPIM_2_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
SPIM_2_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIM_2_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIM_2_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIM_2_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
SPIM_2_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
SPIM_2_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
SPIM_2_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_2_BSPIM_RxStsReg__4__POS EQU 4
SPIM_2_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_2_BSPIM_RxStsReg__5__POS EQU 5
SPIM_2_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_2_BSPIM_RxStsReg__6__POS EQU 6
SPIM_2_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_2_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB11_MSK
SPIM_2_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SPIM_2_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB11_ST
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
SPIM_2_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
SPIM_2_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB10_A0
SPIM_2_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB10_A1
SPIM_2_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
SPIM_2_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB10_D0
SPIM_2_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB10_D1
SPIM_2_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPIM_2_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
SPIM_2_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB10_F0
SPIM_2_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB10_F1
SPIM_2_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_2_BSPIM_TxStsReg__0__POS EQU 0
SPIM_2_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_2_BSPIM_TxStsReg__1__POS EQU 1
SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
SPIM_2_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_2_BSPIM_TxStsReg__2__POS EQU 2
SPIM_2_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_2_BSPIM_TxStsReg__3__POS EQU 3
SPIM_2_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_2_BSPIM_TxStsReg__4__POS EQU 4
SPIM_2_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_2_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB10_MSK
SPIM_2_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPIM_2_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB10_ST
SPIM_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
SPIM_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
SPIM_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
SPIM_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_2_IntClock__INDEX EQU 0x02
SPIM_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_2_IntClock__PM_ACT_MSK EQU 0x04
SPIM_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_2_IntClock__PM_STBY_MSK EQU 0x04

/* Vout_3 */
Vout_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Vout_3__0__MASK EQU 0x40
Vout_3__0__PC EQU CYREG_PRT3_PC6
Vout_3__0__PORT EQU 3
Vout_3__0__SHIFT EQU 6
Vout_3__AG EQU CYREG_PRT3_AG
Vout_3__AMUX EQU CYREG_PRT3_AMUX
Vout_3__BIE EQU CYREG_PRT3_BIE
Vout_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Vout_3__BYP EQU CYREG_PRT3_BYP
Vout_3__CTL EQU CYREG_PRT3_CTL
Vout_3__DM0 EQU CYREG_PRT3_DM0
Vout_3__DM1 EQU CYREG_PRT3_DM1
Vout_3__DM2 EQU CYREG_PRT3_DM2
Vout_3__DR EQU CYREG_PRT3_DR
Vout_3__INP_DIS EQU CYREG_PRT3_INP_DIS
Vout_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Vout_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Vout_3__LCD_EN EQU CYREG_PRT3_LCD_EN
Vout_3__MASK EQU 0x40
Vout_3__PORT EQU 3
Vout_3__PRT EQU CYREG_PRT3_PRT
Vout_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Vout_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Vout_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Vout_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Vout_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Vout_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Vout_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Vout_3__PS EQU CYREG_PRT3_PS
Vout_3__SHIFT EQU 6
Vout_3__SLW EQU CYREG_PRT3_SLW

/* Vout_4 */
Vout_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Vout_4__0__MASK EQU 0x01
Vout_4__0__PC EQU CYREG_PRT0_PC0
Vout_4__0__PORT EQU 0
Vout_4__0__SHIFT EQU 0
Vout_4__AG EQU CYREG_PRT0_AG
Vout_4__AMUX EQU CYREG_PRT0_AMUX
Vout_4__BIE EQU CYREG_PRT0_BIE
Vout_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Vout_4__BYP EQU CYREG_PRT0_BYP
Vout_4__CTL EQU CYREG_PRT0_CTL
Vout_4__DM0 EQU CYREG_PRT0_DM0
Vout_4__DM1 EQU CYREG_PRT0_DM1
Vout_4__DM2 EQU CYREG_PRT0_DM2
Vout_4__DR EQU CYREG_PRT0_DR
Vout_4__INP_DIS EQU CYREG_PRT0_INP_DIS
Vout_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Vout_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Vout_4__LCD_EN EQU CYREG_PRT0_LCD_EN
Vout_4__MASK EQU 0x01
Vout_4__PORT EQU 0
Vout_4__PRT EQU CYREG_PRT0_PRT
Vout_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Vout_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Vout_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Vout_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Vout_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Vout_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Vout_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Vout_4__PS EQU CYREG_PRT0_PS
Vout_4__SHIFT EQU 0
Vout_4__SLW EQU CYREG_PRT0_SLW

/* IDAC8_1 */
IDAC8_1_viDAC8__CR0 EQU CYREG_DAC3_CR0
IDAC8_1_viDAC8__CR1 EQU CYREG_DAC3_CR1
IDAC8_1_viDAC8__D EQU CYREG_DAC3_D
IDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_1_viDAC8__PM_ACT_MSK EQU 0x08
IDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_1_viDAC8__PM_STBY_MSK EQU 0x08
IDAC8_1_viDAC8__STROBE EQU CYREG_DAC3_STROBE
IDAC8_1_viDAC8__SW0 EQU CYREG_DAC3_SW0
IDAC8_1_viDAC8__SW2 EQU CYREG_DAC3_SW2
IDAC8_1_viDAC8__SW3 EQU CYREG_DAC3_SW3
IDAC8_1_viDAC8__SW4 EQU CYREG_DAC3_SW4
IDAC8_1_viDAC8__TR EQU CYREG_DAC3_TR
IDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
IDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
IDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
IDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
IDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
IDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
IDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
IDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
IDAC8_1_viDAC8__TST EQU CYREG_DAC3_TST

/* CapSense */
CapSense_BufCH0__CFG0 EQU CYREG_CAPSL_CFG0
CapSense_BufCH0__CFG1 EQU CYREG_CAPSL_CFG1
CapSense_BufCH0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
CapSense_BufCH0__PM_ACT_MSK EQU 0x10
CapSense_BufCH0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
CapSense_BufCH0__PM_STBY_MSK EQU 0x10
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
CapSense_ClockGen_sC16_PRSdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
CapSense_ClockGen_sC16_PRSdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
CapSense_ClockGen_sC16_PRSdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
CapSense_ClockGen_sC16_PRSdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
CapSense_ClockGen_sC16_PRSdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
CapSense_ClockGen_sC16_PRSdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
CapSense_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
CapSense_ClockGen_sC16_PRSdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
CapSense_ClockGen_sC16_PRSdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
CapSense_ClockGen_sC16_PRSdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
CapSense_ClockGen_sC16_PRSdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
CapSense_ClockGen_sC16_PRSdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
CapSense_ClockGen_sC16_PRSdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
CapSense_ClockGen_sC16_PRSdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
CapSense_ClockGen_sC16_PRSdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
CapSense_ClockGen_sC16_PRSdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
CapSense_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
CapSense_ClockGen_sC16_PRSdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
CapSense_ClockGen_sC16_PRSdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
CapSense_ClockGen_ScanSpeed__CONTROL_REG EQU CYREG_B0_UDB13_CTL
CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
CapSense_ClockGen_ScanSpeed__COUNT_REG EQU CYREG_B0_UDB13_CTL
CapSense_ClockGen_ScanSpeed__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
CapSense_ClockGen_ScanSpeed__PERIOD_REG EQU CYREG_B0_UDB13_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__0__MASK EQU 0x01
CapSense_ClockGen_SyncCtrl_CtrlReg__0__POS EQU 0
CapSense_ClockGen_SyncCtrl_CtrlReg__1__MASK EQU 0x02
CapSense_ClockGen_SyncCtrl_CtrlReg__1__POS EQU 1
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__2__MASK EQU 0x04
CapSense_ClockGen_SyncCtrl_CtrlReg__2__POS EQU 2
CapSense_ClockGen_SyncCtrl_CtrlReg__4__MASK EQU 0x10
CapSense_ClockGen_SyncCtrl_CtrlReg__4__POS EQU 4
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB12_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__MASK EQU 0x17
CapSense_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG EQU CYREG_B0_UDB08_A0
CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG EQU CYREG_B0_UDB08_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG EQU CYREG_B0_UDB08_D0
CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG EQU CYREG_B0_UDB08_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG EQU CYREG_B0_UDB08_F0
CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG EQU CYREG_B0_UDB08_F1
CapSense_CmodCH0__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
CapSense_CmodCH0__0__MASK EQU 0x10
CapSense_CmodCH0__0__PC EQU CYREG_IO_PC_PRT15_PC4
CapSense_CmodCH0__0__PORT EQU 15
CapSense_CmodCH0__0__SHIFT EQU 4
CapSense_CmodCH0__AG EQU CYREG_PRT15_AG
CapSense_CmodCH0__AMUX EQU CYREG_PRT15_AMUX
CapSense_CmodCH0__BIE EQU CYREG_PRT15_BIE
CapSense_CmodCH0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CapSense_CmodCH0__BYP EQU CYREG_PRT15_BYP
CapSense_CmodCH0__Cmod_CH0__INTTYPE EQU CYREG_PICU15_INTTYPE4
CapSense_CmodCH0__Cmod_CH0__MASK EQU 0x10
CapSense_CmodCH0__Cmod_CH0__PC EQU CYREG_IO_PC_PRT15_PC4
CapSense_CmodCH0__Cmod_CH0__PORT EQU 15
CapSense_CmodCH0__Cmod_CH0__SHIFT EQU 4
CapSense_CmodCH0__CTL EQU CYREG_PRT15_CTL
CapSense_CmodCH0__DM0 EQU CYREG_PRT15_DM0
CapSense_CmodCH0__DM1 EQU CYREG_PRT15_DM1
CapSense_CmodCH0__DM2 EQU CYREG_PRT15_DM2
CapSense_CmodCH0__DR EQU CYREG_PRT15_DR
CapSense_CmodCH0__INP_DIS EQU CYREG_PRT15_INP_DIS
CapSense_CmodCH0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CapSense_CmodCH0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CapSense_CmodCH0__LCD_EN EQU CYREG_PRT15_LCD_EN
CapSense_CmodCH0__MASK EQU 0x10
CapSense_CmodCH0__PORT EQU 15
CapSense_CmodCH0__PRT EQU CYREG_PRT15_PRT
CapSense_CmodCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CapSense_CmodCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CapSense_CmodCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CapSense_CmodCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CapSense_CmodCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CapSense_CmodCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CapSense_CmodCH0__PS EQU CYREG_PRT15_PS
CapSense_CmodCH0__SHIFT EQU 4
CapSense_CmodCH0__SLW EQU CYREG_PRT15_SLW
CapSense_CompCH0_ctComp__CLK EQU CYREG_CMP2_CLK
CapSense_CompCH0_ctComp__CMP_MASK EQU 0x04
CapSense_CompCH0_ctComp__CMP_NUMBER EQU 2
CapSense_CompCH0_ctComp__CR EQU CYREG_CMP2_CR
CapSense_CompCH0_ctComp__LUT__CR EQU CYREG_LUT2_CR
CapSense_CompCH0_ctComp__LUT__MSK EQU CYREG_LUT_MSK
CapSense_CompCH0_ctComp__LUT__MSK_MASK EQU 0x04
CapSense_CompCH0_ctComp__LUT__MSK_SHIFT EQU 2
CapSense_CompCH0_ctComp__LUT__MX EQU CYREG_LUT2_MX
CapSense_CompCH0_ctComp__LUT__SR EQU CYREG_LUT_SR
CapSense_CompCH0_ctComp__LUT__SR_MASK EQU 0x04
CapSense_CompCH0_ctComp__LUT__SR_SHIFT EQU 2
CapSense_CompCH0_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
CapSense_CompCH0_ctComp__PM_ACT_MSK EQU 0x04
CapSense_CompCH0_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
CapSense_CompCH0_ctComp__PM_STBY_MSK EQU 0x04
CapSense_CompCH0_ctComp__SW0 EQU CYREG_CMP2_SW0
CapSense_CompCH0_ctComp__SW2 EQU CYREG_CMP2_SW2
CapSense_CompCH0_ctComp__SW3 EQU CYREG_CMP2_SW3
CapSense_CompCH0_ctComp__SW4 EQU CYREG_CMP2_SW4
CapSense_CompCH0_ctComp__SW6 EQU CYREG_CMP2_SW6
CapSense_CompCH0_ctComp__TR0 EQU CYREG_CMP2_TR0
CapSense_CompCH0_ctComp__TR1 EQU CYREG_CMP2_TR1
CapSense_CompCH0_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
CapSense_CompCH0_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
CapSense_CompCH0_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
CapSense_CompCH0_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
CapSense_CompCH0_ctComp__WRK EQU CYREG_CMP_WRK
CapSense_CompCH0_ctComp__WRK_MASK EQU 0x04
CapSense_CompCH0_ctComp__WRK_SHIFT EQU 2
CapSense_IdacCH0_viDAC8__CR0 EQU CYREG_DAC0_CR0
CapSense_IdacCH0_viDAC8__CR1 EQU CYREG_DAC0_CR1
CapSense_IdacCH0_viDAC8__D EQU CYREG_DAC0_D
CapSense_IdacCH0_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
CapSense_IdacCH0_viDAC8__PM_ACT_MSK EQU 0x01
CapSense_IdacCH0_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
CapSense_IdacCH0_viDAC8__PM_STBY_MSK EQU 0x01
CapSense_IdacCH0_viDAC8__STROBE EQU CYREG_DAC0_STROBE
CapSense_IdacCH0_viDAC8__SW0 EQU CYREG_DAC0_SW0
CapSense_IdacCH0_viDAC8__SW2 EQU CYREG_DAC0_SW2
CapSense_IdacCH0_viDAC8__SW3 EQU CYREG_DAC0_SW3
CapSense_IdacCH0_viDAC8__SW4 EQU CYREG_DAC0_SW4
CapSense_IdacCH0_viDAC8__TR EQU CYREG_DAC0_TR
CapSense_IdacCH0_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
CapSense_IdacCH0_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
CapSense_IdacCH0_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
CapSense_IdacCH0_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
CapSense_IdacCH0_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
CapSense_IdacCH0_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
CapSense_IdacCH0_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
CapSense_IdacCH0_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
CapSense_IdacCH0_viDAC8__TST EQU CYREG_DAC0_TST
CapSense_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
CapSense_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
CapSense_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
CapSense_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
CapSense_IntClock__INDEX EQU 0x01
CapSense_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CapSense_IntClock__PM_ACT_MSK EQU 0x02
CapSense_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CapSense_IntClock__PM_STBY_MSK EQU 0x02
CapSense_IsrCH0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CapSense_IsrCH0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CapSense_IsrCH0__INTC_MASK EQU 0x01
CapSense_IsrCH0__INTC_NUMBER EQU 0
CapSense_IsrCH0__INTC_PRIOR_NUM EQU 7
CapSense_IsrCH0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
CapSense_IsrCH0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CapSense_IsrCH0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
CapSense_MeasureCH0_UDB_Counter_u0__A0_REG EQU CYREG_B0_UDB15_A0
CapSense_MeasureCH0_UDB_Counter_u0__A1_REG EQU CYREG_B0_UDB15_A1
CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
CapSense_MeasureCH0_UDB_Counter_u0__D0_REG EQU CYREG_B0_UDB15_D0
CapSense_MeasureCH0_UDB_Counter_u0__D1_REG EQU CYREG_B0_UDB15_D1
CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
CapSense_MeasureCH0_UDB_Counter_u0__F0_REG EQU CYREG_B0_UDB15_F0
CapSense_MeasureCH0_UDB_Counter_u0__F1_REG EQU CYREG_B0_UDB15_F1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
CapSense_MeasureCH0_UDB_Window_u0__A0_REG EQU CYREG_B0_UDB13_A0
CapSense_MeasureCH0_UDB_Window_u0__A1_REG EQU CYREG_B0_UDB13_A1
CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
CapSense_MeasureCH0_UDB_Window_u0__D0_REG EQU CYREG_B0_UDB13_D0
CapSense_MeasureCH0_UDB_Window_u0__D1_REG EQU CYREG_B0_UDB13_D1
CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
CapSense_MeasureCH0_UDB_Window_u0__F0_REG EQU CYREG_B0_UDB13_F0
CapSense_MeasureCH0_UDB_Window_u0__F1_REG EQU CYREG_B0_UDB13_F1
CapSense_MeasureCH0_UDB_Window_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
CapSense_MeasureCH0_UDB_Window_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
CapSense_PortCH0__0__AG EQU CYREG_PRT2_AG
CapSense_PortCH0__0__AMUX EQU CYREG_PRT2_AMUX
CapSense_PortCH0__0__BIE EQU CYREG_PRT2_BIE
CapSense_PortCH0__0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CapSense_PortCH0__0__BYP EQU CYREG_PRT2_BYP
CapSense_PortCH0__0__CTL EQU CYREG_PRT2_CTL
CapSense_PortCH0__0__DM0 EQU CYREG_PRT2_DM0
CapSense_PortCH0__0__DM1 EQU CYREG_PRT2_DM1
CapSense_PortCH0__0__DM2 EQU CYREG_PRT2_DM2
CapSense_PortCH0__0__DR EQU CYREG_PRT2_DR
CapSense_PortCH0__0__INP_DIS EQU CYREG_PRT2_INP_DIS
CapSense_PortCH0__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
CapSense_PortCH0__0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CapSense_PortCH0__0__LCD_EN EQU CYREG_PRT2_LCD_EN
CapSense_PortCH0__0__MASK EQU 0x80
CapSense_PortCH0__0__PC EQU CYREG_PRT2_PC7
CapSense_PortCH0__0__PORT EQU 2
CapSense_PortCH0__0__PRT EQU CYREG_PRT2_PRT
CapSense_PortCH0__0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CapSense_PortCH0__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CapSense_PortCH0__0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CapSense_PortCH0__0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CapSense_PortCH0__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CapSense_PortCH0__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CapSense_PortCH0__0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CapSense_PortCH0__0__PS EQU CYREG_PRT2_PS
CapSense_PortCH0__0__SHIFT EQU 7
CapSense_PortCH0__0__SLW EQU CYREG_PRT2_SLW
CapSense_PortCH0__1__AG EQU CYREG_PRT2_AG
CapSense_PortCH0__1__AMUX EQU CYREG_PRT2_AMUX
CapSense_PortCH0__1__BIE EQU CYREG_PRT2_BIE
CapSense_PortCH0__1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CapSense_PortCH0__1__BYP EQU CYREG_PRT2_BYP
CapSense_PortCH0__1__CTL EQU CYREG_PRT2_CTL
CapSense_PortCH0__1__DM0 EQU CYREG_PRT2_DM0
CapSense_PortCH0__1__DM1 EQU CYREG_PRT2_DM1
CapSense_PortCH0__1__DM2 EQU CYREG_PRT2_DM2
CapSense_PortCH0__1__DR EQU CYREG_PRT2_DR
CapSense_PortCH0__1__INP_DIS EQU CYREG_PRT2_INP_DIS
CapSense_PortCH0__1__INTTYPE EQU CYREG_PICU2_INTTYPE6
CapSense_PortCH0__1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CapSense_PortCH0__1__LCD_EN EQU CYREG_PRT2_LCD_EN
CapSense_PortCH0__1__MASK EQU 0x40
CapSense_PortCH0__1__PC EQU CYREG_PRT2_PC6
CapSense_PortCH0__1__PORT EQU 2
CapSense_PortCH0__1__PRT EQU CYREG_PRT2_PRT
CapSense_PortCH0__1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CapSense_PortCH0__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CapSense_PortCH0__1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CapSense_PortCH0__1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CapSense_PortCH0__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CapSense_PortCH0__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CapSense_PortCH0__1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CapSense_PortCH0__1__PS EQU CYREG_PRT2_PS
CapSense_PortCH0__1__SHIFT EQU 6
CapSense_PortCH0__1__SLW EQU CYREG_PRT2_SLW
CapSense_PortCH0__2__AG EQU CYREG_PRT2_AG
CapSense_PortCH0__2__AMUX EQU CYREG_PRT2_AMUX
CapSense_PortCH0__2__BIE EQU CYREG_PRT2_BIE
CapSense_PortCH0__2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CapSense_PortCH0__2__BYP EQU CYREG_PRT2_BYP
CapSense_PortCH0__2__CTL EQU CYREG_PRT2_CTL
CapSense_PortCH0__2__DM0 EQU CYREG_PRT2_DM0
CapSense_PortCH0__2__DM1 EQU CYREG_PRT2_DM1
CapSense_PortCH0__2__DM2 EQU CYREG_PRT2_DM2
CapSense_PortCH0__2__DR EQU CYREG_PRT2_DR
CapSense_PortCH0__2__INP_DIS EQU CYREG_PRT2_INP_DIS
CapSense_PortCH0__2__INTTYPE EQU CYREG_PICU2_INTTYPE5
CapSense_PortCH0__2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CapSense_PortCH0__2__LCD_EN EQU CYREG_PRT2_LCD_EN
CapSense_PortCH0__2__MASK EQU 0x20
CapSense_PortCH0__2__PC EQU CYREG_PRT2_PC5
CapSense_PortCH0__2__PORT EQU 2
CapSense_PortCH0__2__PRT EQU CYREG_PRT2_PRT
CapSense_PortCH0__2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CapSense_PortCH0__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CapSense_PortCH0__2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CapSense_PortCH0__2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CapSense_PortCH0__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CapSense_PortCH0__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CapSense_PortCH0__2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CapSense_PortCH0__2__PS EQU CYREG_PRT2_PS
CapSense_PortCH0__2__SHIFT EQU 5
CapSense_PortCH0__2__SLW EQU CYREG_PRT2_SLW
CapSense_PortCH0__3__AG EQU CYREG_PRT2_AG
CapSense_PortCH0__3__AMUX EQU CYREG_PRT2_AMUX
CapSense_PortCH0__3__BIE EQU CYREG_PRT2_BIE
CapSense_PortCH0__3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CapSense_PortCH0__3__BYP EQU CYREG_PRT2_BYP
CapSense_PortCH0__3__CTL EQU CYREG_PRT2_CTL
CapSense_PortCH0__3__DM0 EQU CYREG_PRT2_DM0
CapSense_PortCH0__3__DM1 EQU CYREG_PRT2_DM1
CapSense_PortCH0__3__DM2 EQU CYREG_PRT2_DM2
CapSense_PortCH0__3__DR EQU CYREG_PRT2_DR
CapSense_PortCH0__3__INP_DIS EQU CYREG_PRT2_INP_DIS
CapSense_PortCH0__3__INTTYPE EQU CYREG_PICU2_INTTYPE4
CapSense_PortCH0__3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CapSense_PortCH0__3__LCD_EN EQU CYREG_PRT2_LCD_EN
CapSense_PortCH0__3__MASK EQU 0x10
CapSense_PortCH0__3__PC EQU CYREG_PRT2_PC4
CapSense_PortCH0__3__PORT EQU 2
CapSense_PortCH0__3__PRT EQU CYREG_PRT2_PRT
CapSense_PortCH0__3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CapSense_PortCH0__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CapSense_PortCH0__3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CapSense_PortCH0__3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CapSense_PortCH0__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CapSense_PortCH0__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CapSense_PortCH0__3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CapSense_PortCH0__3__PS EQU CYREG_PRT2_PS
CapSense_PortCH0__3__SHIFT EQU 4
CapSense_PortCH0__3__SLW EQU CYREG_PRT2_SLW
CapSense_PortCH0__4__AG EQU CYREG_PRT2_AG
CapSense_PortCH0__4__AMUX EQU CYREG_PRT2_AMUX
CapSense_PortCH0__4__BIE EQU CYREG_PRT2_BIE
CapSense_PortCH0__4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CapSense_PortCH0__4__BYP EQU CYREG_PRT2_BYP
CapSense_PortCH0__4__CTL EQU CYREG_PRT2_CTL
CapSense_PortCH0__4__DM0 EQU CYREG_PRT2_DM0
CapSense_PortCH0__4__DM1 EQU CYREG_PRT2_DM1
CapSense_PortCH0__4__DM2 EQU CYREG_PRT2_DM2
CapSense_PortCH0__4__DR EQU CYREG_PRT2_DR
CapSense_PortCH0__4__INP_DIS EQU CYREG_PRT2_INP_DIS
CapSense_PortCH0__4__INTTYPE EQU CYREG_PICU2_INTTYPE3
CapSense_PortCH0__4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CapSense_PortCH0__4__LCD_EN EQU CYREG_PRT2_LCD_EN
CapSense_PortCH0__4__MASK EQU 0x08
CapSense_PortCH0__4__PC EQU CYREG_PRT2_PC3
CapSense_PortCH0__4__PORT EQU 2
CapSense_PortCH0__4__PRT EQU CYREG_PRT2_PRT
CapSense_PortCH0__4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CapSense_PortCH0__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CapSense_PortCH0__4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CapSense_PortCH0__4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CapSense_PortCH0__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CapSense_PortCH0__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CapSense_PortCH0__4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CapSense_PortCH0__4__PS EQU CYREG_PRT2_PS
CapSense_PortCH0__4__SHIFT EQU 3
CapSense_PortCH0__4__SLW EQU CYREG_PRT2_SLW
CapSense_PortCH0__5__AG EQU CYREG_PRT6_AG
CapSense_PortCH0__5__AMUX EQU CYREG_PRT6_AMUX
CapSense_PortCH0__5__BIE EQU CYREG_PRT6_BIE
CapSense_PortCH0__5__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CapSense_PortCH0__5__BYP EQU CYREG_PRT6_BYP
CapSense_PortCH0__5__CTL EQU CYREG_PRT6_CTL
CapSense_PortCH0__5__DM0 EQU CYREG_PRT6_DM0
CapSense_PortCH0__5__DM1 EQU CYREG_PRT6_DM1
CapSense_PortCH0__5__DM2 EQU CYREG_PRT6_DM2
CapSense_PortCH0__5__DR EQU CYREG_PRT6_DR
CapSense_PortCH0__5__INP_DIS EQU CYREG_PRT6_INP_DIS
CapSense_PortCH0__5__INTTYPE EQU CYREG_PICU6_INTTYPE4
CapSense_PortCH0__5__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CapSense_PortCH0__5__LCD_EN EQU CYREG_PRT6_LCD_EN
CapSense_PortCH0__5__MASK EQU 0x10
CapSense_PortCH0__5__PC EQU CYREG_PRT6_PC4
CapSense_PortCH0__5__PORT EQU 6
CapSense_PortCH0__5__PRT EQU CYREG_PRT6_PRT
CapSense_PortCH0__5__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CapSense_PortCH0__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CapSense_PortCH0__5__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CapSense_PortCH0__5__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CapSense_PortCH0__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CapSense_PortCH0__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CapSense_PortCH0__5__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CapSense_PortCH0__5__PS EQU CYREG_PRT6_PS
CapSense_PortCH0__5__SHIFT EQU 4
CapSense_PortCH0__5__SLW EQU CYREG_PRT6_SLW
CapSense_PortCH0__6__AG EQU CYREG_PRT6_AG
CapSense_PortCH0__6__AMUX EQU CYREG_PRT6_AMUX
CapSense_PortCH0__6__BIE EQU CYREG_PRT6_BIE
CapSense_PortCH0__6__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CapSense_PortCH0__6__BYP EQU CYREG_PRT6_BYP
CapSense_PortCH0__6__CTL EQU CYREG_PRT6_CTL
CapSense_PortCH0__6__DM0 EQU CYREG_PRT6_DM0
CapSense_PortCH0__6__DM1 EQU CYREG_PRT6_DM1
CapSense_PortCH0__6__DM2 EQU CYREG_PRT6_DM2
CapSense_PortCH0__6__DR EQU CYREG_PRT6_DR
CapSense_PortCH0__6__INP_DIS EQU CYREG_PRT6_INP_DIS
CapSense_PortCH0__6__INTTYPE EQU CYREG_PICU6_INTTYPE5
CapSense_PortCH0__6__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CapSense_PortCH0__6__LCD_EN EQU CYREG_PRT6_LCD_EN
CapSense_PortCH0__6__MASK EQU 0x20
CapSense_PortCH0__6__PC EQU CYREG_PRT6_PC5
CapSense_PortCH0__6__PORT EQU 6
CapSense_PortCH0__6__PRT EQU CYREG_PRT6_PRT
CapSense_PortCH0__6__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CapSense_PortCH0__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CapSense_PortCH0__6__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CapSense_PortCH0__6__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CapSense_PortCH0__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CapSense_PortCH0__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CapSense_PortCH0__6__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CapSense_PortCH0__6__PS EQU CYREG_PRT6_PS
CapSense_PortCH0__6__SHIFT EQU 5
CapSense_PortCH0__6__SLW EQU CYREG_PRT6_SLW
CapSense_PortCH0__7__AG EQU CYREG_PRT6_AG
CapSense_PortCH0__7__AMUX EQU CYREG_PRT6_AMUX
CapSense_PortCH0__7__BIE EQU CYREG_PRT6_BIE
CapSense_PortCH0__7__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CapSense_PortCH0__7__BYP EQU CYREG_PRT6_BYP
CapSense_PortCH0__7__CTL EQU CYREG_PRT6_CTL
CapSense_PortCH0__7__DM0 EQU CYREG_PRT6_DM0
CapSense_PortCH0__7__DM1 EQU CYREG_PRT6_DM1
CapSense_PortCH0__7__DM2 EQU CYREG_PRT6_DM2
CapSense_PortCH0__7__DR EQU CYREG_PRT6_DR
CapSense_PortCH0__7__INP_DIS EQU CYREG_PRT6_INP_DIS
CapSense_PortCH0__7__INTTYPE EQU CYREG_PICU6_INTTYPE6
CapSense_PortCH0__7__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CapSense_PortCH0__7__LCD_EN EQU CYREG_PRT6_LCD_EN
CapSense_PortCH0__7__MASK EQU 0x40
CapSense_PortCH0__7__PC EQU CYREG_PRT6_PC6
CapSense_PortCH0__7__PORT EQU 6
CapSense_PortCH0__7__PRT EQU CYREG_PRT6_PRT
CapSense_PortCH0__7__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CapSense_PortCH0__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CapSense_PortCH0__7__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CapSense_PortCH0__7__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CapSense_PortCH0__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CapSense_PortCH0__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CapSense_PortCH0__7__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CapSense_PortCH0__7__PS EQU CYREG_PRT6_PS
CapSense_PortCH0__7__SHIFT EQU 6
CapSense_PortCH0__7__SLW EQU CYREG_PRT6_SLW
CapSense_PortCH0__8__AG EQU CYREG_PRT6_AG
CapSense_PortCH0__8__AMUX EQU CYREG_PRT6_AMUX
CapSense_PortCH0__8__BIE EQU CYREG_PRT6_BIE
CapSense_PortCH0__8__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CapSense_PortCH0__8__BYP EQU CYREG_PRT6_BYP
CapSense_PortCH0__8__CTL EQU CYREG_PRT6_CTL
CapSense_PortCH0__8__DM0 EQU CYREG_PRT6_DM0
CapSense_PortCH0__8__DM1 EQU CYREG_PRT6_DM1
CapSense_PortCH0__8__DM2 EQU CYREG_PRT6_DM2
CapSense_PortCH0__8__DR EQU CYREG_PRT6_DR
CapSense_PortCH0__8__INP_DIS EQU CYREG_PRT6_INP_DIS
CapSense_PortCH0__8__INTTYPE EQU CYREG_PICU6_INTTYPE7
CapSense_PortCH0__8__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CapSense_PortCH0__8__LCD_EN EQU CYREG_PRT6_LCD_EN
CapSense_PortCH0__8__MASK EQU 0x80
CapSense_PortCH0__8__PC EQU CYREG_PRT6_PC7
CapSense_PortCH0__8__PORT EQU 6
CapSense_PortCH0__8__PRT EQU CYREG_PRT6_PRT
CapSense_PortCH0__8__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CapSense_PortCH0__8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CapSense_PortCH0__8__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CapSense_PortCH0__8__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CapSense_PortCH0__8__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CapSense_PortCH0__8__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CapSense_PortCH0__8__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CapSense_PortCH0__8__PS EQU CYREG_PRT6_PS
CapSense_PortCH0__8__SHIFT EQU 7
CapSense_PortCH0__8__SLW EQU CYREG_PRT6_SLW
CapSense_PortCH0__9__AG EQU CYREG_PRT2_AG
CapSense_PortCH0__9__AMUX EQU CYREG_PRT2_AMUX
CapSense_PortCH0__9__BIE EQU CYREG_PRT2_BIE
CapSense_PortCH0__9__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CapSense_PortCH0__9__BYP EQU CYREG_PRT2_BYP
CapSense_PortCH0__9__CTL EQU CYREG_PRT2_CTL
CapSense_PortCH0__9__DM0 EQU CYREG_PRT2_DM0
CapSense_PortCH0__9__DM1 EQU CYREG_PRT2_DM1
CapSense_PortCH0__9__DM2 EQU CYREG_PRT2_DM2
CapSense_PortCH0__9__DR EQU CYREG_PRT2_DR
CapSense_PortCH0__9__INP_DIS EQU CYREG_PRT2_INP_DIS
CapSense_PortCH0__9__INTTYPE EQU CYREG_PICU2_INTTYPE0
CapSense_PortCH0__9__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CapSense_PortCH0__9__LCD_EN EQU CYREG_PRT2_LCD_EN
CapSense_PortCH0__9__MASK EQU 0x01
CapSense_PortCH0__9__PC EQU CYREG_PRT2_PC0
CapSense_PortCH0__9__PORT EQU 2
CapSense_PortCH0__9__PRT EQU CYREG_PRT2_PRT
CapSense_PortCH0__9__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CapSense_PortCH0__9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CapSense_PortCH0__9__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CapSense_PortCH0__9__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CapSense_PortCH0__9__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CapSense_PortCH0__9__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CapSense_PortCH0__9__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CapSense_PortCH0__9__PS EQU CYREG_PRT2_PS
CapSense_PortCH0__9__SHIFT EQU 0
CapSense_PortCH0__9__SLW EQU CYREG_PRT2_SLW
CapSense_PortCH0__Button0__BTN__AG EQU CYREG_PRT2_AG
CapSense_PortCH0__Button0__BTN__AMUX EQU CYREG_PRT2_AMUX
CapSense_PortCH0__Button0__BTN__BIE EQU CYREG_PRT2_BIE
CapSense_PortCH0__Button0__BTN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CapSense_PortCH0__Button0__BTN__BYP EQU CYREG_PRT2_BYP
CapSense_PortCH0__Button0__BTN__CTL EQU CYREG_PRT2_CTL
CapSense_PortCH0__Button0__BTN__DM0 EQU CYREG_PRT2_DM0
CapSense_PortCH0__Button0__BTN__DM1 EQU CYREG_PRT2_DM1
CapSense_PortCH0__Button0__BTN__DM2 EQU CYREG_PRT2_DM2
CapSense_PortCH0__Button0__BTN__DR EQU CYREG_PRT2_DR
CapSense_PortCH0__Button0__BTN__INP_DIS EQU CYREG_PRT2_INP_DIS
CapSense_PortCH0__Button0__BTN__INTTYPE EQU CYREG_PICU2_INTTYPE7
CapSense_PortCH0__Button0__BTN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CapSense_PortCH0__Button0__BTN__LCD_EN EQU CYREG_PRT2_LCD_EN
CapSense_PortCH0__Button0__BTN__MASK EQU 0x80
CapSense_PortCH0__Button0__BTN__PC EQU CYREG_PRT2_PC7
CapSense_PortCH0__Button0__BTN__PORT EQU 2
CapSense_PortCH0__Button0__BTN__PRT EQU CYREG_PRT2_PRT
CapSense_PortCH0__Button0__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CapSense_PortCH0__Button0__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CapSense_PortCH0__Button0__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CapSense_PortCH0__Button0__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CapSense_PortCH0__Button0__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CapSense_PortCH0__Button0__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CapSense_PortCH0__Button0__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CapSense_PortCH0__Button0__BTN__PS EQU CYREG_PRT2_PS
CapSense_PortCH0__Button0__BTN__SHIFT EQU 7
CapSense_PortCH0__Button0__BTN__SLW EQU CYREG_PRT2_SLW
CapSense_PortCH0__Button1__BTN__AG EQU CYREG_PRT2_AG
CapSense_PortCH0__Button1__BTN__AMUX EQU CYREG_PRT2_AMUX
CapSense_PortCH0__Button1__BTN__BIE EQU CYREG_PRT2_BIE
CapSense_PortCH0__Button1__BTN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CapSense_PortCH0__Button1__BTN__BYP EQU CYREG_PRT2_BYP
CapSense_PortCH0__Button1__BTN__CTL EQU CYREG_PRT2_CTL
CapSense_PortCH0__Button1__BTN__DM0 EQU CYREG_PRT2_DM0
CapSense_PortCH0__Button1__BTN__DM1 EQU CYREG_PRT2_DM1
CapSense_PortCH0__Button1__BTN__DM2 EQU CYREG_PRT2_DM2
CapSense_PortCH0__Button1__BTN__DR EQU CYREG_PRT2_DR
CapSense_PortCH0__Button1__BTN__INP_DIS EQU CYREG_PRT2_INP_DIS
CapSense_PortCH0__Button1__BTN__INTTYPE EQU CYREG_PICU2_INTTYPE6
CapSense_PortCH0__Button1__BTN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CapSense_PortCH0__Button1__BTN__LCD_EN EQU CYREG_PRT2_LCD_EN
CapSense_PortCH0__Button1__BTN__MASK EQU 0x40
CapSense_PortCH0__Button1__BTN__PC EQU CYREG_PRT2_PC6
CapSense_PortCH0__Button1__BTN__PORT EQU 2
CapSense_PortCH0__Button1__BTN__PRT EQU CYREG_PRT2_PRT
CapSense_PortCH0__Button1__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CapSense_PortCH0__Button1__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CapSense_PortCH0__Button1__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CapSense_PortCH0__Button1__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CapSense_PortCH0__Button1__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CapSense_PortCH0__Button1__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CapSense_PortCH0__Button1__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CapSense_PortCH0__Button1__BTN__PS EQU CYREG_PRT2_PS
CapSense_PortCH0__Button1__BTN__SHIFT EQU 6
CapSense_PortCH0__Button1__BTN__SLW EQU CYREG_PRT2_SLW
CapSense_PortCH0__Button2__BTN__AG EQU CYREG_PRT2_AG
CapSense_PortCH0__Button2__BTN__AMUX EQU CYREG_PRT2_AMUX
CapSense_PortCH0__Button2__BTN__BIE EQU CYREG_PRT2_BIE
CapSense_PortCH0__Button2__BTN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CapSense_PortCH0__Button2__BTN__BYP EQU CYREG_PRT2_BYP
CapSense_PortCH0__Button2__BTN__CTL EQU CYREG_PRT2_CTL
CapSense_PortCH0__Button2__BTN__DM0 EQU CYREG_PRT2_DM0
CapSense_PortCH0__Button2__BTN__DM1 EQU CYREG_PRT2_DM1
CapSense_PortCH0__Button2__BTN__DM2 EQU CYREG_PRT2_DM2
CapSense_PortCH0__Button2__BTN__DR EQU CYREG_PRT2_DR
CapSense_PortCH0__Button2__BTN__INP_DIS EQU CYREG_PRT2_INP_DIS
CapSense_PortCH0__Button2__BTN__INTTYPE EQU CYREG_PICU2_INTTYPE5
CapSense_PortCH0__Button2__BTN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CapSense_PortCH0__Button2__BTN__LCD_EN EQU CYREG_PRT2_LCD_EN
CapSense_PortCH0__Button2__BTN__MASK EQU 0x20
CapSense_PortCH0__Button2__BTN__PC EQU CYREG_PRT2_PC5
CapSense_PortCH0__Button2__BTN__PORT EQU 2
CapSense_PortCH0__Button2__BTN__PRT EQU CYREG_PRT2_PRT
CapSense_PortCH0__Button2__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CapSense_PortCH0__Button2__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CapSense_PortCH0__Button2__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CapSense_PortCH0__Button2__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CapSense_PortCH0__Button2__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CapSense_PortCH0__Button2__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CapSense_PortCH0__Button2__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CapSense_PortCH0__Button2__BTN__PS EQU CYREG_PRT2_PS
CapSense_PortCH0__Button2__BTN__SHIFT EQU 5
CapSense_PortCH0__Button2__BTN__SLW EQU CYREG_PRT2_SLW
CapSense_PortCH0__Button3__BTN__AG EQU CYREG_PRT2_AG
CapSense_PortCH0__Button3__BTN__AMUX EQU CYREG_PRT2_AMUX
CapSense_PortCH0__Button3__BTN__BIE EQU CYREG_PRT2_BIE
CapSense_PortCH0__Button3__BTN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CapSense_PortCH0__Button3__BTN__BYP EQU CYREG_PRT2_BYP
CapSense_PortCH0__Button3__BTN__CTL EQU CYREG_PRT2_CTL
CapSense_PortCH0__Button3__BTN__DM0 EQU CYREG_PRT2_DM0
CapSense_PortCH0__Button3__BTN__DM1 EQU CYREG_PRT2_DM1
CapSense_PortCH0__Button3__BTN__DM2 EQU CYREG_PRT2_DM2
CapSense_PortCH0__Button3__BTN__DR EQU CYREG_PRT2_DR
CapSense_PortCH0__Button3__BTN__INP_DIS EQU CYREG_PRT2_INP_DIS
CapSense_PortCH0__Button3__BTN__INTTYPE EQU CYREG_PICU2_INTTYPE4
CapSense_PortCH0__Button3__BTN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CapSense_PortCH0__Button3__BTN__LCD_EN EQU CYREG_PRT2_LCD_EN
CapSense_PortCH0__Button3__BTN__MASK EQU 0x10
CapSense_PortCH0__Button3__BTN__PC EQU CYREG_PRT2_PC4
CapSense_PortCH0__Button3__BTN__PORT EQU 2
CapSense_PortCH0__Button3__BTN__PRT EQU CYREG_PRT2_PRT
CapSense_PortCH0__Button3__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CapSense_PortCH0__Button3__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CapSense_PortCH0__Button3__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CapSense_PortCH0__Button3__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CapSense_PortCH0__Button3__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CapSense_PortCH0__Button3__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CapSense_PortCH0__Button3__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CapSense_PortCH0__Button3__BTN__PS EQU CYREG_PRT2_PS
CapSense_PortCH0__Button3__BTN__SHIFT EQU 4
CapSense_PortCH0__Button3__BTN__SLW EQU CYREG_PRT2_SLW
CapSense_PortCH0__Button4__BTN__AG EQU CYREG_PRT2_AG
CapSense_PortCH0__Button4__BTN__AMUX EQU CYREG_PRT2_AMUX
CapSense_PortCH0__Button4__BTN__BIE EQU CYREG_PRT2_BIE
CapSense_PortCH0__Button4__BTN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CapSense_PortCH0__Button4__BTN__BYP EQU CYREG_PRT2_BYP
CapSense_PortCH0__Button4__BTN__CTL EQU CYREG_PRT2_CTL
CapSense_PortCH0__Button4__BTN__DM0 EQU CYREG_PRT2_DM0
CapSense_PortCH0__Button4__BTN__DM1 EQU CYREG_PRT2_DM1
CapSense_PortCH0__Button4__BTN__DM2 EQU CYREG_PRT2_DM2
CapSense_PortCH0__Button4__BTN__DR EQU CYREG_PRT2_DR
CapSense_PortCH0__Button4__BTN__INP_DIS EQU CYREG_PRT2_INP_DIS
CapSense_PortCH0__Button4__BTN__INTTYPE EQU CYREG_PICU2_INTTYPE3
CapSense_PortCH0__Button4__BTN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CapSense_PortCH0__Button4__BTN__LCD_EN EQU CYREG_PRT2_LCD_EN
CapSense_PortCH0__Button4__BTN__MASK EQU 0x08
CapSense_PortCH0__Button4__BTN__PC EQU CYREG_PRT2_PC3
CapSense_PortCH0__Button4__BTN__PORT EQU 2
CapSense_PortCH0__Button4__BTN__PRT EQU CYREG_PRT2_PRT
CapSense_PortCH0__Button4__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CapSense_PortCH0__Button4__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CapSense_PortCH0__Button4__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CapSense_PortCH0__Button4__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CapSense_PortCH0__Button4__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CapSense_PortCH0__Button4__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CapSense_PortCH0__Button4__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CapSense_PortCH0__Button4__BTN__PS EQU CYREG_PRT2_PS
CapSense_PortCH0__Button4__BTN__SHIFT EQU 3
CapSense_PortCH0__Button4__BTN__SLW EQU CYREG_PRT2_SLW
CapSense_PortCH0__Button5__BTN__AG EQU CYREG_PRT6_AG
CapSense_PortCH0__Button5__BTN__AMUX EQU CYREG_PRT6_AMUX
CapSense_PortCH0__Button5__BTN__BIE EQU CYREG_PRT6_BIE
CapSense_PortCH0__Button5__BTN__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CapSense_PortCH0__Button5__BTN__BYP EQU CYREG_PRT6_BYP
CapSense_PortCH0__Button5__BTN__CTL EQU CYREG_PRT6_CTL
CapSense_PortCH0__Button5__BTN__DM0 EQU CYREG_PRT6_DM0
CapSense_PortCH0__Button5__BTN__DM1 EQU CYREG_PRT6_DM1
CapSense_PortCH0__Button5__BTN__DM2 EQU CYREG_PRT6_DM2
CapSense_PortCH0__Button5__BTN__DR EQU CYREG_PRT6_DR
CapSense_PortCH0__Button5__BTN__INP_DIS EQU CYREG_PRT6_INP_DIS
CapSense_PortCH0__Button5__BTN__INTTYPE EQU CYREG_PICU6_INTTYPE4
CapSense_PortCH0__Button5__BTN__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CapSense_PortCH0__Button5__BTN__LCD_EN EQU CYREG_PRT6_LCD_EN
CapSense_PortCH0__Button5__BTN__MASK EQU 0x10
CapSense_PortCH0__Button5__BTN__PC EQU CYREG_PRT6_PC4
CapSense_PortCH0__Button5__BTN__PORT EQU 6
CapSense_PortCH0__Button5__BTN__PRT EQU CYREG_PRT6_PRT
CapSense_PortCH0__Button5__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CapSense_PortCH0__Button5__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CapSense_PortCH0__Button5__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CapSense_PortCH0__Button5__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CapSense_PortCH0__Button5__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CapSense_PortCH0__Button5__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CapSense_PortCH0__Button5__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CapSense_PortCH0__Button5__BTN__PS EQU CYREG_PRT6_PS
CapSense_PortCH0__Button5__BTN__SHIFT EQU 4
CapSense_PortCH0__Button5__BTN__SLW EQU CYREG_PRT6_SLW
CapSense_PortCH0__Button6__BTN__AG EQU CYREG_PRT6_AG
CapSense_PortCH0__Button6__BTN__AMUX EQU CYREG_PRT6_AMUX
CapSense_PortCH0__Button6__BTN__BIE EQU CYREG_PRT6_BIE
CapSense_PortCH0__Button6__BTN__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CapSense_PortCH0__Button6__BTN__BYP EQU CYREG_PRT6_BYP
CapSense_PortCH0__Button6__BTN__CTL EQU CYREG_PRT6_CTL
CapSense_PortCH0__Button6__BTN__DM0 EQU CYREG_PRT6_DM0
CapSense_PortCH0__Button6__BTN__DM1 EQU CYREG_PRT6_DM1
CapSense_PortCH0__Button6__BTN__DM2 EQU CYREG_PRT6_DM2
CapSense_PortCH0__Button6__BTN__DR EQU CYREG_PRT6_DR
CapSense_PortCH0__Button6__BTN__INP_DIS EQU CYREG_PRT6_INP_DIS
CapSense_PortCH0__Button6__BTN__INTTYPE EQU CYREG_PICU6_INTTYPE5
CapSense_PortCH0__Button6__BTN__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CapSense_PortCH0__Button6__BTN__LCD_EN EQU CYREG_PRT6_LCD_EN
CapSense_PortCH0__Button6__BTN__MASK EQU 0x20
CapSense_PortCH0__Button6__BTN__PC EQU CYREG_PRT6_PC5
CapSense_PortCH0__Button6__BTN__PORT EQU 6
CapSense_PortCH0__Button6__BTN__PRT EQU CYREG_PRT6_PRT
CapSense_PortCH0__Button6__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CapSense_PortCH0__Button6__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CapSense_PortCH0__Button6__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CapSense_PortCH0__Button6__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CapSense_PortCH0__Button6__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CapSense_PortCH0__Button6__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CapSense_PortCH0__Button6__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CapSense_PortCH0__Button6__BTN__PS EQU CYREG_PRT6_PS
CapSense_PortCH0__Button6__BTN__SHIFT EQU 5
CapSense_PortCH0__Button6__BTN__SLW EQU CYREG_PRT6_SLW
CapSense_PortCH0__Button7__BTN__AG EQU CYREG_PRT6_AG
CapSense_PortCH0__Button7__BTN__AMUX EQU CYREG_PRT6_AMUX
CapSense_PortCH0__Button7__BTN__BIE EQU CYREG_PRT6_BIE
CapSense_PortCH0__Button7__BTN__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CapSense_PortCH0__Button7__BTN__BYP EQU CYREG_PRT6_BYP
CapSense_PortCH0__Button7__BTN__CTL EQU CYREG_PRT6_CTL
CapSense_PortCH0__Button7__BTN__DM0 EQU CYREG_PRT6_DM0
CapSense_PortCH0__Button7__BTN__DM1 EQU CYREG_PRT6_DM1
CapSense_PortCH0__Button7__BTN__DM2 EQU CYREG_PRT6_DM2
CapSense_PortCH0__Button7__BTN__DR EQU CYREG_PRT6_DR
CapSense_PortCH0__Button7__BTN__INP_DIS EQU CYREG_PRT6_INP_DIS
CapSense_PortCH0__Button7__BTN__INTTYPE EQU CYREG_PICU6_INTTYPE6
CapSense_PortCH0__Button7__BTN__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CapSense_PortCH0__Button7__BTN__LCD_EN EQU CYREG_PRT6_LCD_EN
CapSense_PortCH0__Button7__BTN__MASK EQU 0x40
CapSense_PortCH0__Button7__BTN__PC EQU CYREG_PRT6_PC6
CapSense_PortCH0__Button7__BTN__PORT EQU 6
CapSense_PortCH0__Button7__BTN__PRT EQU CYREG_PRT6_PRT
CapSense_PortCH0__Button7__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CapSense_PortCH0__Button7__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CapSense_PortCH0__Button7__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CapSense_PortCH0__Button7__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CapSense_PortCH0__Button7__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CapSense_PortCH0__Button7__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CapSense_PortCH0__Button7__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CapSense_PortCH0__Button7__BTN__PS EQU CYREG_PRT6_PS
CapSense_PortCH0__Button7__BTN__SHIFT EQU 6
CapSense_PortCH0__Button7__BTN__SLW EQU CYREG_PRT6_SLW
CapSense_PortCH0__Button8__BTN__AG EQU CYREG_PRT6_AG
CapSense_PortCH0__Button8__BTN__AMUX EQU CYREG_PRT6_AMUX
CapSense_PortCH0__Button8__BTN__BIE EQU CYREG_PRT6_BIE
CapSense_PortCH0__Button8__BTN__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CapSense_PortCH0__Button8__BTN__BYP EQU CYREG_PRT6_BYP
CapSense_PortCH0__Button8__BTN__CTL EQU CYREG_PRT6_CTL
CapSense_PortCH0__Button8__BTN__DM0 EQU CYREG_PRT6_DM0
CapSense_PortCH0__Button8__BTN__DM1 EQU CYREG_PRT6_DM1
CapSense_PortCH0__Button8__BTN__DM2 EQU CYREG_PRT6_DM2
CapSense_PortCH0__Button8__BTN__DR EQU CYREG_PRT6_DR
CapSense_PortCH0__Button8__BTN__INP_DIS EQU CYREG_PRT6_INP_DIS
CapSense_PortCH0__Button8__BTN__INTTYPE EQU CYREG_PICU6_INTTYPE7
CapSense_PortCH0__Button8__BTN__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CapSense_PortCH0__Button8__BTN__LCD_EN EQU CYREG_PRT6_LCD_EN
CapSense_PortCH0__Button8__BTN__MASK EQU 0x80
CapSense_PortCH0__Button8__BTN__PC EQU CYREG_PRT6_PC7
CapSense_PortCH0__Button8__BTN__PORT EQU 6
CapSense_PortCH0__Button8__BTN__PRT EQU CYREG_PRT6_PRT
CapSense_PortCH0__Button8__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CapSense_PortCH0__Button8__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CapSense_PortCH0__Button8__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CapSense_PortCH0__Button8__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CapSense_PortCH0__Button8__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CapSense_PortCH0__Button8__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CapSense_PortCH0__Button8__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CapSense_PortCH0__Button8__BTN__PS EQU CYREG_PRT6_PS
CapSense_PortCH0__Button8__BTN__SHIFT EQU 7
CapSense_PortCH0__Button8__BTN__SLW EQU CYREG_PRT6_SLW
CapSense_PortCH0__Button9__BTN__AG EQU CYREG_PRT2_AG
CapSense_PortCH0__Button9__BTN__AMUX EQU CYREG_PRT2_AMUX
CapSense_PortCH0__Button9__BTN__BIE EQU CYREG_PRT2_BIE
CapSense_PortCH0__Button9__BTN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CapSense_PortCH0__Button9__BTN__BYP EQU CYREG_PRT2_BYP
CapSense_PortCH0__Button9__BTN__CTL EQU CYREG_PRT2_CTL
CapSense_PortCH0__Button9__BTN__DM0 EQU CYREG_PRT2_DM0
CapSense_PortCH0__Button9__BTN__DM1 EQU CYREG_PRT2_DM1
CapSense_PortCH0__Button9__BTN__DM2 EQU CYREG_PRT2_DM2
CapSense_PortCH0__Button9__BTN__DR EQU CYREG_PRT2_DR
CapSense_PortCH0__Button9__BTN__INP_DIS EQU CYREG_PRT2_INP_DIS
CapSense_PortCH0__Button9__BTN__INTTYPE EQU CYREG_PICU2_INTTYPE0
CapSense_PortCH0__Button9__BTN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CapSense_PortCH0__Button9__BTN__LCD_EN EQU CYREG_PRT2_LCD_EN
CapSense_PortCH0__Button9__BTN__MASK EQU 0x01
CapSense_PortCH0__Button9__BTN__PC EQU CYREG_PRT2_PC0
CapSense_PortCH0__Button9__BTN__PORT EQU 2
CapSense_PortCH0__Button9__BTN__PRT EQU CYREG_PRT2_PRT
CapSense_PortCH0__Button9__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CapSense_PortCH0__Button9__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CapSense_PortCH0__Button9__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CapSense_PortCH0__Button9__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CapSense_PortCH0__Button9__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CapSense_PortCH0__Button9__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CapSense_PortCH0__Button9__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CapSense_PortCH0__Button9__BTN__PS EQU CYREG_PRT2_PS
CapSense_PortCH0__Button9__BTN__SHIFT EQU 0
CapSense_PortCH0__Button9__BTN__SLW EQU CYREG_PRT2_SLW

/* midtop_wiper1 */
midtop_wiper1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
midtop_wiper1__0__MASK EQU 0x02
midtop_wiper1__0__PC EQU CYREG_PRT3_PC1
midtop_wiper1__0__PORT EQU 3
midtop_wiper1__0__SHIFT EQU 1
midtop_wiper1__AG EQU CYREG_PRT3_AG
midtop_wiper1__AMUX EQU CYREG_PRT3_AMUX
midtop_wiper1__BIE EQU CYREG_PRT3_BIE
midtop_wiper1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
midtop_wiper1__BYP EQU CYREG_PRT3_BYP
midtop_wiper1__CTL EQU CYREG_PRT3_CTL
midtop_wiper1__DM0 EQU CYREG_PRT3_DM0
midtop_wiper1__DM1 EQU CYREG_PRT3_DM1
midtop_wiper1__DM2 EQU CYREG_PRT3_DM2
midtop_wiper1__DR EQU CYREG_PRT3_DR
midtop_wiper1__INP_DIS EQU CYREG_PRT3_INP_DIS
midtop_wiper1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
midtop_wiper1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
midtop_wiper1__LCD_EN EQU CYREG_PRT3_LCD_EN
midtop_wiper1__MASK EQU 0x02
midtop_wiper1__PORT EQU 3
midtop_wiper1__PRT EQU CYREG_PRT3_PRT
midtop_wiper1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
midtop_wiper1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
midtop_wiper1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
midtop_wiper1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
midtop_wiper1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
midtop_wiper1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
midtop_wiper1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
midtop_wiper1__PS EQU CYREG_PRT3_PS
midtop_wiper1__SHIFT EQU 1
midtop_wiper1__SLW EQU CYREG_PRT3_SLW

/* midtop_wiper2 */
midtop_wiper2__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
midtop_wiper2__0__MASK EQU 0x04
midtop_wiper2__0__PC EQU CYREG_PRT4_PC2
midtop_wiper2__0__PORT EQU 4
midtop_wiper2__0__SHIFT EQU 2
midtop_wiper2__AG EQU CYREG_PRT4_AG
midtop_wiper2__AMUX EQU CYREG_PRT4_AMUX
midtop_wiper2__BIE EQU CYREG_PRT4_BIE
midtop_wiper2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
midtop_wiper2__BYP EQU CYREG_PRT4_BYP
midtop_wiper2__CTL EQU CYREG_PRT4_CTL
midtop_wiper2__DM0 EQU CYREG_PRT4_DM0
midtop_wiper2__DM1 EQU CYREG_PRT4_DM1
midtop_wiper2__DM2 EQU CYREG_PRT4_DM2
midtop_wiper2__DR EQU CYREG_PRT4_DR
midtop_wiper2__INP_DIS EQU CYREG_PRT4_INP_DIS
midtop_wiper2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
midtop_wiper2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
midtop_wiper2__LCD_EN EQU CYREG_PRT4_LCD_EN
midtop_wiper2__MASK EQU 0x04
midtop_wiper2__PORT EQU 4
midtop_wiper2__PRT EQU CYREG_PRT4_PRT
midtop_wiper2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
midtop_wiper2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
midtop_wiper2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
midtop_wiper2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
midtop_wiper2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
midtop_wiper2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
midtop_wiper2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
midtop_wiper2__PS EQU CYREG_PRT4_PS
midtop_wiper2__SHIFT EQU 2
midtop_wiper2__SLW EQU CYREG_PRT4_SLW

/* midbottom_wiper1 */
midbottom_wiper1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
midbottom_wiper1__0__MASK EQU 0x08
midbottom_wiper1__0__PC EQU CYREG_PRT0_PC3
midbottom_wiper1__0__PORT EQU 0
midbottom_wiper1__0__SHIFT EQU 3
midbottom_wiper1__AG EQU CYREG_PRT0_AG
midbottom_wiper1__AMUX EQU CYREG_PRT0_AMUX
midbottom_wiper1__BIE EQU CYREG_PRT0_BIE
midbottom_wiper1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
midbottom_wiper1__BYP EQU CYREG_PRT0_BYP
midbottom_wiper1__CTL EQU CYREG_PRT0_CTL
midbottom_wiper1__DM0 EQU CYREG_PRT0_DM0
midbottom_wiper1__DM1 EQU CYREG_PRT0_DM1
midbottom_wiper1__DM2 EQU CYREG_PRT0_DM2
midbottom_wiper1__DR EQU CYREG_PRT0_DR
midbottom_wiper1__INP_DIS EQU CYREG_PRT0_INP_DIS
midbottom_wiper1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
midbottom_wiper1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
midbottom_wiper1__LCD_EN EQU CYREG_PRT0_LCD_EN
midbottom_wiper1__MASK EQU 0x08
midbottom_wiper1__PORT EQU 0
midbottom_wiper1__PRT EQU CYREG_PRT0_PRT
midbottom_wiper1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
midbottom_wiper1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
midbottom_wiper1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
midbottom_wiper1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
midbottom_wiper1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
midbottom_wiper1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
midbottom_wiper1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
midbottom_wiper1__PS EQU CYREG_PRT0_PS
midbottom_wiper1__SHIFT EQU 3
midbottom_wiper1__SLW EQU CYREG_PRT0_SLW

/* midbottom_wiper2 */
midbottom_wiper2__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
midbottom_wiper2__0__MASK EQU 0x04
midbottom_wiper2__0__PC EQU CYREG_PRT0_PC2
midbottom_wiper2__0__PORT EQU 0
midbottom_wiper2__0__SHIFT EQU 2
midbottom_wiper2__AG EQU CYREG_PRT0_AG
midbottom_wiper2__AMUX EQU CYREG_PRT0_AMUX
midbottom_wiper2__BIE EQU CYREG_PRT0_BIE
midbottom_wiper2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
midbottom_wiper2__BYP EQU CYREG_PRT0_BYP
midbottom_wiper2__CTL EQU CYREG_PRT0_CTL
midbottom_wiper2__DM0 EQU CYREG_PRT0_DM0
midbottom_wiper2__DM1 EQU CYREG_PRT0_DM1
midbottom_wiper2__DM2 EQU CYREG_PRT0_DM2
midbottom_wiper2__DR EQU CYREG_PRT0_DR
midbottom_wiper2__INP_DIS EQU CYREG_PRT0_INP_DIS
midbottom_wiper2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
midbottom_wiper2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
midbottom_wiper2__LCD_EN EQU CYREG_PRT0_LCD_EN
midbottom_wiper2__MASK EQU 0x04
midbottom_wiper2__PORT EQU 0
midbottom_wiper2__PRT EQU CYREG_PRT0_PRT
midbottom_wiper2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
midbottom_wiper2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
midbottom_wiper2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
midbottom_wiper2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
midbottom_wiper2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
midbottom_wiper2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
midbottom_wiper2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
midbottom_wiper2__PS EQU CYREG_PRT0_PS
midbottom_wiper2__SHIFT EQU 2
midbottom_wiper2__SLW EQU CYREG_PRT0_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 66000000
BCLK__BUS_CLK__KHZ EQU 66000
BCLK__BUS_CLK__MHZ EQU 66
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E160069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
