<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>F:\MyTemporary\Github\PFSoC\ZDragonFly\synthesis\synlog\ZDragonFly_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock</data>
<data>100.0 MHz</data>
<data>313.0 MHz</data>
<data>6.805</data>
</row>
<row>
<data>PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock</data>
<data>100.0 MHz</data>
<data>298.5 MHz</data>
<data>6.650</data>
</row>
<row>
<data>ZDragonFly|iClk</data>
<data>100.0 MHz</data>
<data>369.3 MHz</data>
<data>7.292</data>
</row>
</report_table>
