Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu May  9 19:20:58 2019
| Host         : DESKTOP-O3U78N9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.962        0.000                      0                  840        0.064        0.000                      0                  840        3.000        0.000                       0                   160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_in                {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  vga_clk_clk_wiz_0   {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
  vga_clk_clk_wiz_0        15.962        0.000                      0                  840        0.064        0.000                      0                  840       19.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.962ns  (required time - arrival time)
  Source:                 VGA/H_Counter/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/buffer_addr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.665ns  (logic 1.024ns (27.942%)  route 2.641ns (72.058%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 19.045 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         1.557    19.045    VGA/H_Counter/CLK
    SLICE_X34Y15         FDRE                                         r  VGA/H_Counter/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.524    19.569 r  VGA/H_Counter/count_reg[1]/Q
                         net (fo=7, routed)           1.136    20.705    VGA/H_Counter/x_pos[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.152    20.857 r  VGA/H_Counter/buffer_addr[0]_i_5/O
                         net (fo=1, routed)           0.831    21.688    VGA/H_Counter/buffer_addr[0]_i_5_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.348    22.036 r  VGA/H_Counter/buffer_addr[0]_i_2/O
                         net (fo=20, routed)          0.674    22.710    VGA/buffer_addr
    SLICE_X42Y20         FDRE                                         r  VGA/buffer_addr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         1.436    38.441    VGA/vga_clk
    SLICE_X42Y20         FDRE                                         r  VGA/buffer_addr_reg[16]/C
                         clock pessimism              0.492    38.932    
                         clock uncertainty           -0.091    38.841    
    SLICE_X42Y20         FDRE (Setup_fdre_C_CE)      -0.169    38.672    VGA/buffer_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         38.672    
                         arrival time                         -22.710    
  -------------------------------------------------------------------
                         slack                                 15.962    

Slack (MET) :             15.962ns  (required time - arrival time)
  Source:                 VGA/H_Counter/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/buffer_addr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.665ns  (logic 1.024ns (27.942%)  route 2.641ns (72.058%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 19.045 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         1.557    19.045    VGA/H_Counter/CLK
    SLICE_X34Y15         FDRE                                         r  VGA/H_Counter/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.524    19.569 r  VGA/H_Counter/count_reg[1]/Q
                         net (fo=7, routed)           1.136    20.705    VGA/H_Counter/x_pos[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.152    20.857 r  VGA/H_Counter/buffer_addr[0]_i_5/O
                         net (fo=1, routed)           0.831    21.688    VGA/H_Counter/buffer_addr[0]_i_5_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.348    22.036 r  VGA/H_Counter/buffer_addr[0]_i_2/O
                         net (fo=20, routed)          0.674    22.710    VGA/buffer_addr
    SLICE_X42Y20         FDRE                                         r  VGA/buffer_addr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         1.436    38.441    VGA/vga_clk
    SLICE_X42Y20         FDRE                                         r  VGA/buffer_addr_reg[17]/C
                         clock pessimism              0.492    38.932    
                         clock uncertainty           -0.091    38.841    
    SLICE_X42Y20         FDRE (Setup_fdre_C_CE)      -0.169    38.672    VGA/buffer_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         38.672    
                         arrival time                         -22.710    
  -------------------------------------------------------------------
                         slack                                 15.962    

Slack (MET) :             15.962ns  (required time - arrival time)
  Source:                 VGA/H_Counter/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/buffer_addr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.665ns  (logic 1.024ns (27.942%)  route 2.641ns (72.058%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 19.045 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         1.557    19.045    VGA/H_Counter/CLK
    SLICE_X34Y15         FDRE                                         r  VGA/H_Counter/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.524    19.569 r  VGA/H_Counter/count_reg[1]/Q
                         net (fo=7, routed)           1.136    20.705    VGA/H_Counter/x_pos[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.152    20.857 r  VGA/H_Counter/buffer_addr[0]_i_5/O
                         net (fo=1, routed)           0.831    21.688    VGA/H_Counter/buffer_addr[0]_i_5_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.348    22.036 r  VGA/H_Counter/buffer_addr[0]_i_2/O
                         net (fo=20, routed)          0.674    22.710    VGA/buffer_addr
    SLICE_X42Y20         FDRE                                         r  VGA/buffer_addr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         1.436    38.441    VGA/vga_clk
    SLICE_X42Y20         FDRE                                         r  VGA/buffer_addr_reg[18]/C
                         clock pessimism              0.492    38.932    
                         clock uncertainty           -0.091    38.841    
    SLICE_X42Y20         FDRE (Setup_fdre_C_CE)      -0.169    38.672    VGA/buffer_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         38.672    
                         arrival time                         -22.710    
  -------------------------------------------------------------------
                         slack                                 15.962    

Slack (MET) :             16.102ns  (required time - arrival time)
  Source:                 VGA/H_Counter/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/buffer_addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.525ns  (logic 1.024ns (29.051%)  route 2.501ns (70.949%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 19.045 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         1.557    19.045    VGA/H_Counter/CLK
    SLICE_X34Y15         FDRE                                         r  VGA/H_Counter/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.524    19.569 r  VGA/H_Counter/count_reg[1]/Q
                         net (fo=7, routed)           1.136    20.705    VGA/H_Counter/x_pos[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.152    20.857 r  VGA/H_Counter/buffer_addr[0]_i_5/O
                         net (fo=1, routed)           0.831    21.688    VGA/H_Counter/buffer_addr[0]_i_5_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.348    22.036 r  VGA/H_Counter/buffer_addr[0]_i_2/O
                         net (fo=20, routed)          0.534    22.570    VGA/buffer_addr
    SLICE_X42Y19         FDRE                                         r  VGA/buffer_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         1.436    38.441    VGA/vga_clk
    SLICE_X42Y19         FDRE                                         r  VGA/buffer_addr_reg[12]/C
                         clock pessimism              0.492    38.932    
                         clock uncertainty           -0.091    38.841    
    SLICE_X42Y19         FDRE (Setup_fdre_C_CE)      -0.169    38.672    VGA/buffer_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         38.672    
                         arrival time                         -22.570    
  -------------------------------------------------------------------
                         slack                                 16.102    

Slack (MET) :             16.102ns  (required time - arrival time)
  Source:                 VGA/H_Counter/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/buffer_addr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.525ns  (logic 1.024ns (29.051%)  route 2.501ns (70.949%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 19.045 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         1.557    19.045    VGA/H_Counter/CLK
    SLICE_X34Y15         FDRE                                         r  VGA/H_Counter/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.524    19.569 r  VGA/H_Counter/count_reg[1]/Q
                         net (fo=7, routed)           1.136    20.705    VGA/H_Counter/x_pos[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.152    20.857 r  VGA/H_Counter/buffer_addr[0]_i_5/O
                         net (fo=1, routed)           0.831    21.688    VGA/H_Counter/buffer_addr[0]_i_5_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.348    22.036 r  VGA/H_Counter/buffer_addr[0]_i_2/O
                         net (fo=20, routed)          0.534    22.570    VGA/buffer_addr
    SLICE_X42Y19         FDRE                                         r  VGA/buffer_addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         1.436    38.441    VGA/vga_clk
    SLICE_X42Y19         FDRE                                         r  VGA/buffer_addr_reg[13]/C
                         clock pessimism              0.492    38.932    
                         clock uncertainty           -0.091    38.841    
    SLICE_X42Y19         FDRE (Setup_fdre_C_CE)      -0.169    38.672    VGA/buffer_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         38.672    
                         arrival time                         -22.570    
  -------------------------------------------------------------------
                         slack                                 16.102    

Slack (MET) :             16.102ns  (required time - arrival time)
  Source:                 VGA/H_Counter/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/buffer_addr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.525ns  (logic 1.024ns (29.051%)  route 2.501ns (70.949%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 19.045 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         1.557    19.045    VGA/H_Counter/CLK
    SLICE_X34Y15         FDRE                                         r  VGA/H_Counter/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.524    19.569 r  VGA/H_Counter/count_reg[1]/Q
                         net (fo=7, routed)           1.136    20.705    VGA/H_Counter/x_pos[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.152    20.857 r  VGA/H_Counter/buffer_addr[0]_i_5/O
                         net (fo=1, routed)           0.831    21.688    VGA/H_Counter/buffer_addr[0]_i_5_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.348    22.036 r  VGA/H_Counter/buffer_addr[0]_i_2/O
                         net (fo=20, routed)          0.534    22.570    VGA/buffer_addr
    SLICE_X42Y19         FDRE                                         r  VGA/buffer_addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         1.436    38.441    VGA/vga_clk
    SLICE_X42Y19         FDRE                                         r  VGA/buffer_addr_reg[14]/C
                         clock pessimism              0.492    38.932    
                         clock uncertainty           -0.091    38.841    
    SLICE_X42Y19         FDRE (Setup_fdre_C_CE)      -0.169    38.672    VGA/buffer_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         38.672    
                         arrival time                         -22.570    
  -------------------------------------------------------------------
                         slack                                 16.102    

Slack (MET) :             16.102ns  (required time - arrival time)
  Source:                 VGA/H_Counter/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/buffer_addr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.525ns  (logic 1.024ns (29.051%)  route 2.501ns (70.949%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 19.045 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         1.557    19.045    VGA/H_Counter/CLK
    SLICE_X34Y15         FDRE                                         r  VGA/H_Counter/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.524    19.569 r  VGA/H_Counter/count_reg[1]/Q
                         net (fo=7, routed)           1.136    20.705    VGA/H_Counter/x_pos[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.152    20.857 r  VGA/H_Counter/buffer_addr[0]_i_5/O
                         net (fo=1, routed)           0.831    21.688    VGA/H_Counter/buffer_addr[0]_i_5_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.348    22.036 r  VGA/H_Counter/buffer_addr[0]_i_2/O
                         net (fo=20, routed)          0.534    22.570    VGA/buffer_addr
    SLICE_X42Y19         FDRE                                         r  VGA/buffer_addr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         1.436    38.441    VGA/vga_clk
    SLICE_X42Y19         FDRE                                         r  VGA/buffer_addr_reg[15]/C
                         clock pessimism              0.492    38.932    
                         clock uncertainty           -0.091    38.841    
    SLICE_X42Y19         FDRE (Setup_fdre_C_CE)      -0.169    38.672    VGA/buffer_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         38.672    
                         arrival time                         -22.570    
  -------------------------------------------------------------------
                         slack                                 16.102    

Slack (MET) :             16.115ns  (required time - arrival time)
  Source:                 VGA/H_Counter/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/buffer_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.513ns  (logic 1.024ns (29.152%)  route 2.489ns (70.848%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 19.045 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         1.557    19.045    VGA/H_Counter/CLK
    SLICE_X34Y15         FDRE                                         r  VGA/H_Counter/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.524    19.569 r  VGA/H_Counter/count_reg[1]/Q
                         net (fo=7, routed)           1.136    20.705    VGA/H_Counter/x_pos[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.152    20.857 r  VGA/H_Counter/buffer_addr[0]_i_5/O
                         net (fo=1, routed)           0.831    21.688    VGA/H_Counter/buffer_addr[0]_i_5_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.348    22.036 r  VGA/H_Counter/buffer_addr[0]_i_2/O
                         net (fo=20, routed)          0.522    22.558    VGA/buffer_addr
    SLICE_X42Y18         FDRE                                         r  VGA/buffer_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         1.437    38.442    VGA/vga_clk
    SLICE_X42Y18         FDRE                                         r  VGA/buffer_addr_reg[10]/C
                         clock pessimism              0.492    38.933    
                         clock uncertainty           -0.091    38.842    
    SLICE_X42Y18         FDRE (Setup_fdre_C_CE)      -0.169    38.673    VGA/buffer_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         38.673    
                         arrival time                         -22.558    
  -------------------------------------------------------------------
                         slack                                 16.115    

Slack (MET) :             16.115ns  (required time - arrival time)
  Source:                 VGA/H_Counter/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/buffer_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.513ns  (logic 1.024ns (29.152%)  route 2.489ns (70.848%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 19.045 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         1.557    19.045    VGA/H_Counter/CLK
    SLICE_X34Y15         FDRE                                         r  VGA/H_Counter/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.524    19.569 r  VGA/H_Counter/count_reg[1]/Q
                         net (fo=7, routed)           1.136    20.705    VGA/H_Counter/x_pos[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.152    20.857 r  VGA/H_Counter/buffer_addr[0]_i_5/O
                         net (fo=1, routed)           0.831    21.688    VGA/H_Counter/buffer_addr[0]_i_5_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.348    22.036 r  VGA/H_Counter/buffer_addr[0]_i_2/O
                         net (fo=20, routed)          0.522    22.558    VGA/buffer_addr
    SLICE_X42Y18         FDRE                                         r  VGA/buffer_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         1.437    38.442    VGA/vga_clk
    SLICE_X42Y18         FDRE                                         r  VGA/buffer_addr_reg[11]/C
                         clock pessimism              0.492    38.933    
                         clock uncertainty           -0.091    38.842    
    SLICE_X42Y18         FDRE (Setup_fdre_C_CE)      -0.169    38.673    VGA/buffer_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         38.673    
                         arrival time                         -22.558    
  -------------------------------------------------------------------
                         slack                                 16.115    

Slack (MET) :             16.115ns  (required time - arrival time)
  Source:                 VGA/H_Counter/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/buffer_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.513ns  (logic 1.024ns (29.152%)  route 2.489ns (70.848%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 19.045 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         1.557    19.045    VGA/H_Counter/CLK
    SLICE_X34Y15         FDRE                                         r  VGA/H_Counter/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.524    19.569 r  VGA/H_Counter/count_reg[1]/Q
                         net (fo=7, routed)           1.136    20.705    VGA/H_Counter/x_pos[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.152    20.857 r  VGA/H_Counter/buffer_addr[0]_i_5/O
                         net (fo=1, routed)           0.831    21.688    VGA/H_Counter/buffer_addr[0]_i_5_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.348    22.036 r  VGA/H_Counter/buffer_addr[0]_i_2/O
                         net (fo=20, routed)          0.522    22.558    VGA/buffer_addr
    SLICE_X42Y18         FDRE                                         r  VGA/buffer_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         1.437    38.442    VGA/vga_clk
    SLICE_X42Y18         FDRE                                         r  VGA/buffer_addr_reg[8]/C
                         clock pessimism              0.492    38.933    
                         clock uncertainty           -0.091    38.842    
    SLICE_X42Y18         FDRE (Setup_fdre_C_CE)      -0.169    38.673    VGA/buffer_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         38.673    
                         arrival time                         -22.558    
  -------------------------------------------------------------------
                         slack                                 16.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 VGA/H_Counter/count_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/H_Counter/count_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 fall@20.000ns - vga_clk_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.439ns  (logic 0.194ns (44.239%)  route 0.245ns (55.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 19.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 19.378 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.667    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    18.307 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.793    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.819 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         0.559    19.378    VGA/H_Counter/CLK
    SLICE_X33Y15         FDRE                                         r  VGA/H_Counter/count_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.146    19.524 r  VGA/H_Counter/count_reg[5]/Q
                         net (fo=9, routed)           0.245    19.768    VGA/H_Counter/x_pos[5]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.048    19.816 r  VGA/H_Counter/count[6]_i_1/O
                         net (fo=1, routed)           0.000    19.816    VGA/H_Counter/p_0_in__0[6]
    SLICE_X41Y15         FDRE                                         r  VGA/H_Counter/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.894    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    17.752 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    18.282    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.311 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         0.827    19.137    VGA/H_Counter/CLK
    SLICE_X41Y15         FDRE                                         r  VGA/H_Counter/count_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.503    19.641    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.112    19.753    VGA/H_Counter/count_reg[6]
  -------------------------------------------------------------------
                         required time                        -19.753    
                         arrival time                          19.816    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 VGA/H_Counter/count_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/H_Counter/count_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 fall@20.000ns - vga_clk_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.458ns  (logic 0.191ns (41.665%)  route 0.267ns (58.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns = ( 19.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 19.378 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.667    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    18.307 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.793    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.819 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         0.559    19.378    VGA/H_Counter/CLK
    SLICE_X33Y15         FDRE                                         r  VGA/H_Counter/count_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.146    19.524 r  VGA/H_Counter/count_reg[5]/Q
                         net (fo=9, routed)           0.267    19.791    VGA/H_Counter/x_pos[5]
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.045    19.836 r  VGA/H_Counter/count[9]_i_2/O
                         net (fo=1, routed)           0.000    19.836    VGA/H_Counter/p_0_in__0[9]
    SLICE_X41Y16         FDRE                                         r  VGA/H_Counter/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.894    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    17.752 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    18.282    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.311 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         0.826    19.136    VGA/H_Counter/CLK
    SLICE_X41Y16         FDRE                                         r  VGA/H_Counter/count_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.503    19.640    
    SLICE_X41Y16         FDRE (Hold_fdre_C_D)         0.099    19.739    VGA/H_Counter/count_reg[9]
  -------------------------------------------------------------------
                         required time                        -19.739    
                         arrival time                          19.836    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 VGA/H_Counter/count_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/H_Counter/count_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 fall@20.000ns - vga_clk_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.511ns  (logic 0.192ns (37.543%)  route 0.319ns (62.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns = ( 19.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 19.378 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.667    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    18.307 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.793    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.819 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         0.559    19.378    VGA/H_Counter/CLK
    SLICE_X33Y15         FDRE                                         r  VGA/H_Counter/count_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.146    19.524 r  VGA/H_Counter/count_reg[5]/Q
                         net (fo=9, routed)           0.319    19.843    VGA/H_Counter/x_pos[5]
    SLICE_X41Y16         LUT5 (Prop_lut5_I2_O)        0.046    19.889 r  VGA/H_Counter/count[8]_i_1/O
                         net (fo=1, routed)           0.000    19.889    VGA/H_Counter/p_0_in__0[8]
    SLICE_X41Y16         FDRE                                         r  VGA/H_Counter/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.894    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    17.752 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    18.282    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.311 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         0.826    19.136    VGA/H_Counter/CLK
    SLICE_X41Y16         FDRE                                         r  VGA/H_Counter/count_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.503    19.640    
    SLICE_X41Y16         FDRE (Hold_fdre_C_D)         0.114    19.754    VGA/H_Counter/count_reg[8]
  -------------------------------------------------------------------
                         required time                        -19.754    
                         arrival time                          19.889    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 VGA/H_Counter/count_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/H_Counter/count_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 fall@20.000ns - vga_clk_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.510ns  (logic 0.191ns (37.420%)  route 0.319ns (62.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns = ( 19.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 19.378 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.667    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    18.307 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.793    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.819 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         0.559    19.378    VGA/H_Counter/CLK
    SLICE_X33Y15         FDRE                                         r  VGA/H_Counter/count_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.146    19.524 r  VGA/H_Counter/count_reg[5]/Q
                         net (fo=9, routed)           0.319    19.843    VGA/H_Counter/x_pos[5]
    SLICE_X41Y16         LUT4 (Prop_lut4_I1_O)        0.045    19.888 r  VGA/H_Counter/count[7]_i_1/O
                         net (fo=1, routed)           0.000    19.888    VGA/H_Counter/p_0_in__0[7]
    SLICE_X41Y16         FDRE                                         r  VGA/H_Counter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.894    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    17.752 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    18.282    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.311 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         0.826    19.136    VGA/H_Counter/CLK
    SLICE_X41Y16         FDRE                                         r  VGA/H_Counter/count_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.503    19.640    
    SLICE_X41Y16         FDRE (Hold_fdre_C_D)         0.098    19.738    VGA/H_Counter/count_reg[7]
  -------------------------------------------------------------------
                         required time                        -19.738    
                         arrival time                          19.888    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 VGA/V_Counter/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/V_Counter/count_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 fall@20.000ns - vga_clk_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.302ns  (logic 0.191ns (63.317%)  route 0.111ns (36.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 19.138 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 19.378 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.667    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    18.307 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.793    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.819 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         0.559    19.378    VGA/V_Counter/CLK
    SLICE_X43Y14         FDRE                                         r  VGA/V_Counter/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.146    19.524 r  VGA/V_Counter/count_reg[2]/Q
                         net (fo=8, routed)           0.111    19.634    VGA/V_Counter/y_pos[2]
    SLICE_X42Y14         LUT6 (Prop_lut6_I3_O)        0.045    19.679 r  VGA/V_Counter/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    19.679    VGA/V_Counter/p_0_in__1[5]
    SLICE_X42Y14         FDRE                                         r  VGA/V_Counter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.894    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    17.752 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    18.282    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.311 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         0.828    19.138    VGA/V_Counter/CLK
    SLICE_X42Y14         FDRE                                         r  VGA/V_Counter/count_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.252    19.391    
    SLICE_X42Y14         FDRE (Hold_fdre_C_D)         0.125    19.516    VGA/V_Counter/count_reg[5]
  -------------------------------------------------------------------
                         required time                        -19.516    
                         arrival time                          19.679    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         0.562    -0.619    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X48Y15         FDRE                                         r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.118    -0.360    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X49Y15         FDRE                                         r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         0.830    -0.860    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X49Y15         FDRE                                         r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.253    -0.606    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.070    -0.536    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 VGA/V_Counter/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/V_Counter/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 fall@20.000ns - vga_clk_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.326ns  (logic 0.194ns (59.597%)  route 0.132ns (40.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 19.138 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 19.378 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.667    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    18.307 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.793    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.819 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         0.559    19.378    VGA/V_Counter/CLK
    SLICE_X43Y14         FDRE                                         r  VGA/V_Counter/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.146    19.524 r  VGA/V_Counter/count_reg[0]/Q
                         net (fo=8, routed)           0.132    19.655    VGA/V_Counter/y_pos[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I2_O)        0.048    19.703 r  VGA/V_Counter/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    19.703    VGA/V_Counter/p_0_in__1[4]
    SLICE_X42Y14         FDRE                                         r  VGA/V_Counter/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.894    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    17.752 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    18.282    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.311 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         0.828    19.138    VGA/V_Counter/CLK
    SLICE_X42Y14         FDRE                                         r  VGA/V_Counter/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.252    19.391    
    SLICE_X42Y14         FDRE (Hold_fdre_C_D)         0.135    19.526    VGA/V_Counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                        -19.526    
                         arrival time                          19.703    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 VGA/V_Counter/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/V_Counter/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 fall@20.000ns - vga_clk_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.323ns  (logic 0.191ns (59.221%)  route 0.132ns (40.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 19.138 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 19.378 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.667    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    18.307 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.793    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.819 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         0.559    19.378    VGA/V_Counter/CLK
    SLICE_X43Y14         FDRE                                         r  VGA/V_Counter/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.146    19.524 r  VGA/V_Counter/count_reg[0]/Q
                         net (fo=8, routed)           0.132    19.655    VGA/V_Counter/y_pos[0]
    SLICE_X42Y14         LUT4 (Prop_lut4_I1_O)        0.045    19.700 r  VGA/V_Counter/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    19.700    VGA/V_Counter/p_0_in__1[3]
    SLICE_X42Y14         FDRE                                         r  VGA/V_Counter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 f  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.894    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    17.752 f  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    18.282    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.311 f  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         0.828    19.138    VGA/V_Counter/CLK
    SLICE_X42Y14         FDRE                                         r  VGA/V_Counter/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.252    19.391    
    SLICE_X42Y14         FDRE (Hold_fdre_C_D)         0.124    19.515    VGA/V_Counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                        -19.515    
                         arrival time                          19.700    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.778%)  route 0.142ns (50.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         0.562    -0.619    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X48Y15         FDRE                                         r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.142    -0.336    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X49Y15         FDRE                                         r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         0.830    -0.860    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X49Y15         FDRE                                         r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.253    -0.606    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.066    -0.540    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.949%)  route 0.153ns (52.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         0.562    -0.619    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X48Y15         FDRE                                         r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.153    -0.325    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X49Y15         FDRE                                         r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=154, routed)         0.830    -0.860    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X49Y15         FDRE                                         r  VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.253    -0.606    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.070    -0.536    VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y6      VGA/Color_Palette/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y6      VGA/Color_Palette/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y1      VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y1      VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y12     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y12     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y17     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_41_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y15     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_42_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y32     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_43_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y33     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_cooolgate_en_gate_111_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y16     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_94_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y15     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y15     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y15     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y15     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y16     VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/VGA/Frame_Buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_77_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y15     VGA/H_Counter/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y15     VGA/H_Counter/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y15     VGA/H_Counter/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y15     VGA/H_Counter/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y15     VGA/H_Counter/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y15     VGA/H_Counter/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y15     VGA/H_Counter/count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y16     VGA/H_Counter/count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y16     VGA/H_Counter/count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y16     VGA/H_Counter/count_reg[9]/C



