/* Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Ign)
		Device PartName(EPCS64) MfrSpec(OpMask(0) Child_OpMask(1 1) FullPath("D:/2024/FPGA/codeFPGAL_LIB/UART/output_files/uartLib.pof"));

ChainEnd;

AlteraBegin;
	ChainType(asc);
AlteraEnd;
