library verilog;
use verilog.vl_types.all;
entity shift_reg is
    port(
        sys_clk         : in     vl_logic;
        reset           : in     vl_logic;
        din             : in     vl_logic;
        shift_en        : in     vl_logic;
        q               : out    vl_logic_vector(10 downto 0)
    );
end shift_reg;
