#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb 24 18:57:47 2021
# Process ID: 30908
# Current directory: C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.runs/synth_1
# Command line: vivado.exe -log Key2SegDisp.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Key2SegDisp.tcl
# Log file: C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.runs/synth_1/Key2SegDisp.vds
# Journal file: C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Key2SegDisp.tcl -notrace
Command: synth_design -top Key2SegDisp -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24664 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 351.809 ; gain = 99.289
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Key2SegDisp' [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/imports/Documents/Key2LED.vhd:22]
INFO: [Synth 8-3491] module 'DISPLAY' declared at 'C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/DISPLAY.vhd:13' bound to instance 'DISPLAY_INST' of component 'DISPLAY' [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/imports/Documents/Key2LED.vhd:56]
INFO: [Synth 8-638] synthesizing module 'DISPLAY' [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/DISPLAY.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'DISPLAY' (1#1) [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/DISPLAY.vhd:25]
INFO: [Synth 8-3491] module 'KEYBOARD_UNIT' declared at 'C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/KEYBOARD_UNIT.vhd:12' bound to instance 'KEYBOARD_INST' of component 'KEYBOARD_UNIT' [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/imports/Documents/Key2LED.vhd:66]
INFO: [Synth 8-638] synthesizing module 'KEYBOARD_UNIT' [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/KEYBOARD_UNIT.vhd:21]
INFO: [Synth 8-3491] module 'KEYBOARD_DP' declared at 'C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/KEYBOARD_DP.vhd:12' bound to instance 'KEYBOARD_DP_INST' of component 'KEYBOARD_DP' [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/KEYBOARD_UNIT.vhd:46]
INFO: [Synth 8-638] synthesizing module 'KEYBOARD_DP' [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/KEYBOARD_DP.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'KEYBOARD_DP' (2#1) [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/KEYBOARD_DP.vhd:24]
INFO: [Synth 8-3491] module 'KEYBOARD_CONTROLLER' declared at 'C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/KEYBOARD_CONTROLLER.vhd:13' bound to instance 'KEYBOARD_CONTROLLER_INST' of component 'KEYBOARD_CONTROLLER' [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/KEYBOARD_UNIT.vhd:57]
INFO: [Synth 8-638] synthesizing module 'KEYBOARD_CONTROLLER' [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/KEYBOARD_CONTROLLER.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'KEYBOARD_CONTROLLER' (3#1) [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/KEYBOARD_CONTROLLER.vhd:25]
INFO: [Synth 8-3491] module 'DD_SYNC' declared at 'C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/DD_SYNC.vhd:11' bound to instance 'PS2_DATA_SYNC_INST' of component 'DD_SYNC' [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/KEYBOARD_UNIT.vhd:67]
INFO: [Synth 8-638] synthesizing module 'DD_SYNC' [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/DD_SYNC.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'DD_SYNC' (4#1) [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/DD_SYNC.vhd:18]
INFO: [Synth 8-3491] module 'DD_SYNC' declared at 'C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/DD_SYNC.vhd:11' bound to instance 'PS2_CLK_SYNC_INST' of component 'DD_SYNC' [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/KEYBOARD_UNIT.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'KEYBOARD_UNIT' (5#1) [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/KEYBOARD_UNIT.vhd:21]
INFO: [Synth 8-3491] module 'DD_SYNC' declared at 'C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/DD_SYNC.vhd:11' bound to instance 'RESET_SYNC_INST' of component 'DD_SYNC' [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/imports/Documents/Key2LED.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'Key2SegDisp' (6#1) [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/imports/Documents/Key2LED.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 406.309 ; gain = 153.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 406.309 ; gain = 153.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 406.309 ; gain = 153.789
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/constrs_1/new/key2seg_constr.xdc]
Finished Parsing XDC File [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/constrs_1/new/key2seg_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/constrs_1/new/key2seg_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Key2SegDisp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Key2SegDisp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 738.145 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 738.145 ; gain = 485.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 738.145 ; gain = 485.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 738.145 ; gain = 485.625
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "VALUES" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FZERO" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_reg_reg_rep was removed.  [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/KEYBOARD_DP.vhd:35]
INFO: [Synth 8-802] inferred FSM for state register 'CURRENT_STATE_reg' in module 'KEYBOARD_CONTROLLER'
INFO: [Synth 8-5544] ROM "ZERO" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                           000001 |                              000
                  ps2low |                           000010 |                              010
                    strb |                           000100 |                              100
                    stop |                           001000 |                              101
                 ps2high |                           010000 |                              001
                   ps2fe |                           100000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CURRENT_STATE_reg' using encoding 'one-hot' in module 'KEYBOARD_CONTROLLER'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 738.145 ; gain = 485.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DISPLAY 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module KEYBOARD_DP 
Detailed RTL Component Info : 
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module KEYBOARD_CONTROLLER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module DD_SYNC 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "DISPLAY_INST/VALUES" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "KEYBOARD_INST/KEYBOARD_DP_INST/FZERO" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep was removed.  [C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.srcs/sources_1/new/KEYBOARD_DP.vhd:35]
WARNING: [Synth 8-3917] design Key2SegDisp has port DP driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DISPLAY_INST/VALUES_reg[7] )
INFO: [Synth 8-3886] merging instance 'DISPLAY_INST/VALUES_reg[15]' (FDRE) to 'DISPLAY_INST/VALUES_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DISPLAY_INST/VALUES_reg[7] )
INFO: [Synth 8-3886] merging instance 'DISPLAY_INST/VALUES_reg[23]' (FDRE) to 'DISPLAY_INST/VALUES_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DISPLAY_INST/VALUES_reg[7] )
INFO: [Synth 8-3886] merging instance 'DISPLAY_INST/VALUES_reg[31]' (FDRE) to 'DISPLAY_INST/VALUES_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DISPLAY_INST/VALUES_reg[7] )
WARNING: [Synth 8-3332] Sequential element (DISPLAY_INST/VALUES_reg[7]) is unused and will be removed from module Key2SegDisp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 738.145 ; gain = 485.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                      | Depth x Width | Implemented As | 
+------------+-------------------------------------------------+---------------+----------------+
|DISPLAY     | SEGMENT                                         | 256x7         | LUT            | 
|KEYBOARD_DP | data_reg_reg_rep                                | 256x7         | Block RAM      | 
|Key2SegDisp | KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep | 256x7         | Block RAM      | 
|Key2SegDisp | DISPLAY_INST/SEGMENT                            | 256x7         | LUT            | 
+------------+-------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance DISPLAY_INST/VALUES00/KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 738.145 ; gain = 485.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 740.324 ; gain = 487.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 753.145 ; gain = 500.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 753.145 ; gain = 500.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 753.145 ; gain = 500.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 753.145 ; gain = 500.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 753.145 ; gain = 500.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 753.145 ; gain = 500.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 753.145 ; gain = 500.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     4|
|3     |LUT1     |     2|
|4     |LUT2     |    14|
|5     |LUT3     |     2|
|6     |LUT4     |     9|
|7     |LUT5     |     4|
|8     |LUT6     |    25|
|9     |MUXF7    |     7|
|10    |RAMB18E1 |     1|
|11    |FDRE     |    70|
|12    |FDSE     |     3|
|13    |IBUF     |     4|
|14    |OBUF     |    12|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |   158|
|2     |  DISPLAY_INST               |DISPLAY             |    82|
|3     |  KEYBOARD_INST              |KEYBOARD_UNIT       |    56|
|4     |    KEYBOARD_CONTROLLER_INST |KEYBOARD_CONTROLLER |    25|
|5     |    KEYBOARD_DP_INST         |KEYBOARD_DP         |    24|
|6     |    PS2_CLK_SYNC_INST        |DD_SYNC_0           |     4|
|7     |    PS2_DATA_SYNC_INST       |DD_SYNC_1           |     3|
|8     |  RESET_SYNC_INST            |DD_SYNC             |     3|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 753.145 ; gain = 500.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 753.145 ; gain = 168.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 753.145 ; gain = 500.625
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 753.145 ; gain = 513.148
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/marti/OneDrive/CVUT/Semester5/PNO/Semestralka2_KeyboardToDisplay/Key2Disp/Key2Disp.runs/synth_1/Key2SegDisp.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Key2SegDisp_utilization_synth.rpt -pb Key2SegDisp_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 753.145 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 24 18:58:23 2021...
