[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BitSelectExpr/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 88
LIB: work
FILE: ${SURELOG_DIR}/tests/BitSelectExpr/dut.sv
n<> u<87> t<Top_level_rule> c<1> l<1:1> el<14:1>
  n<> u<1> t<Null_rule> p<87> s<86> l<1:1>
  n<> u<86> t<Source_text> p<87> c<85> l<1:1> el<12:10>
    n<> u<85> t<Description> p<86> c<84> l<1:1> el<12:10>
      n<> u<84> t<Module_declaration> p<85> c<14> l<1:1> el<12:10>
        n<> u<14> t<Module_ansi_header> p<84> c<2> s<33> l<1:1> el<1:26>
          n<module> u<2> t<Module_keyword> p<14> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<14> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<14> s<13> l<1:11> el<1:11>
          n<> u<13> t<Port_declaration_list> p<14> c<12> l<1:11> el<1:25>
            n<> u<12> t<Ansi_port_declaration> p<13> c<10> l<1:12> el<1:24>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<1:12> el<1:22>
                n<> u<5> t<PortDir_Out> p<10> s<9> l<1:12> el<1:18>
                n<> u<9> t<Net_port_type> p<10> c<8> l<1:19> el<1:22>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<1:19> el<1:22>
                    n<> u<7> t<Data_type> p<8> c<6> l<1:19> el<1:22>
                      n<> u<6> t<IntegerAtomType_Int> p<7> l<1:19> el<1:22>
              n<o> u<11> t<STRING_CONST> p<12> l<1:23> el<1:24>
        n<> u<33> t<Non_port_module_item> p<84> c<32> s<55> l<3:4> el<5:25>
          n<> u<32> t<Module_or_generate_item> p<33> c<31> l<3:4> el<5:25>
            n<> u<31> t<Module_common_item> p<32> c<30> l<3:4> el<5:25>
              n<> u<30> t<Module_or_generate_item_declaration> p<31> c<29> l<3:4> el<5:25>
                n<> u<29> t<Package_or_generate_item_declaration> p<30> c<28> l<3:4> el<5:25>
                  n<> u<28> t<Data_declaration> p<29> c<27> l<3:4> el<5:25>
                    n<> u<27> t<Type_declaration> p<28> c<25> l<3:4> el<5:25>
                      n<> u<25> t<Data_type> p<27> c<16> s<26> l<3:12> el<5:5>
                        n<> u<16> t<Struct_union> p<25> c<15> s<17> l<3:12> el<3:18>
                          n<> u<15> t<Struct_keyword> p<16> l<3:12> el<3:18>
                        n<> u<17> t<Packed_keyword> p<25> s<24> l<3:19> el<3:25>
                        n<> u<24> t<Struct_union_member> p<25> c<20> l<4:7> el<4:20>
                          n<> u<20> t<Data_type_or_void> p<24> c<19> s<23> l<4:7> el<4:10>
                            n<> u<19> t<Data_type> p<20> c<18> l<4:7> el<4:10>
                              n<> u<18> t<IntegerAtomType_Int> p<19> l<4:7> el<4:10>
                          n<> u<23> t<Variable_decl_assignment_list> p<24> c<22> l<4:14> el<4:19>
                            n<> u<22> t<Variable_decl_assignment> p<23> c<21> l<4:14> el<4:19>
                              n<nonce> u<21> t<STRING_CONST> p<22> l<4:14> el<4:19>
                      n<sram_otp_key_rsp_t> u<26> t<STRING_CONST> p<27> l<5:6> el<5:24>
        n<> u<55> t<Non_port_module_item> p<84> c<54> s<82> l<7:4> el<7:44>
          n<> u<54> t<Module_or_generate_item> p<55> c<53> l<7:4> el<7:44>
            n<> u<53> t<Module_common_item> p<54> c<52> l<7:4> el<7:44>
              n<> u<52> t<Module_or_generate_item_declaration> p<53> c<51> l<7:4> el<7:44>
                n<> u<51> t<Package_or_generate_item_declaration> p<52> c<50> l<7:4> el<7:44>
                  n<> u<50> t<Data_declaration> p<51> c<49> l<7:4> el<7:44>
                    n<> u<49> t<Variable_declaration> p<50> c<45> l<7:4> el<7:44>
                      n<sram_otp_key_rsp_t> u<45> t<Data_type> p<49> c<34> s<48> l<7:4> el<7:28>
                        n<sram_otp_key_rsp_t> u<34> t<STRING_CONST> p<45> s<44> l<7:4> el<7:22>
                        n<> u<44> t<Packed_dimension> p<45> c<43> l<7:23> el<7:28>
                          n<> u<43> t<Constant_range> p<44> c<38> l<7:24> el<7:27>
                            n<> u<38> t<Constant_expression> p<43> c<37> s<42> l<7:24> el<7:25>
                              n<> u<37> t<Constant_primary> p<38> c<36> l<7:24> el<7:25>
                                n<> u<36> t<Primary_literal> p<37> c<35> l<7:24> el<7:25>
                                  n<2> u<35> t<INT_CONST> p<36> l<7:24> el<7:25>
                            n<> u<42> t<Constant_expression> p<43> c<41> l<7:26> el<7:27>
                              n<> u<41> t<Constant_primary> p<42> c<40> l<7:26> el<7:27>
                                n<> u<40> t<Primary_literal> p<41> c<39> l<7:26> el<7:27>
                                  n<0> u<39> t<INT_CONST> p<40> l<7:26> el<7:27>
                      n<> u<48> t<Variable_decl_assignment_list> p<49> c<47> l<7:29> el<7:43>
                        n<> u<47> t<Variable_decl_assignment> p<48> c<46> l<7:29> el<7:43>
                          n<sram_otp_key_o> u<46> t<STRING_CONST> p<47> l<7:29> el<7:43>
        n<> u<82> t<Non_port_module_item> p<84> c<81> s<83> l<9:4> el<9:41>
          n<> u<81> t<Module_or_generate_item> p<82> c<80> l<9:4> el<9:41>
            n<> u<80> t<Module_common_item> p<81> c<79> l<9:4> el<9:41>
              n<> u<79> t<Continuous_assign> p<80> c<78> l<9:4> el<9:41>
                n<> u<78> t<Net_assignment_list> p<79> c<77> l<9:11> el<9:40>
                  n<> u<77> t<Net_assignment> p<78> c<72> l<9:11> el<9:40>
                    n<> u<72> t<Net_lvalue> p<77> c<69> s<76> l<9:11> el<9:36>
                      n<> u<69> t<Ps_or_hierarchical_identifier> p<72> c<68> s<71> l<9:11> el<9:36>
                        n<> u<68> t<Hierarchical_identifier> p<69> c<56> l<9:11> el<9:36>
                          n<sram_otp_key_o> u<56> t<STRING_CONST> p<68> s<66> l<9:11> el<9:25>
                          n<> u<66> t<Constant_expression> p<68> c<60> s<67> l<9:26> el<9:29>
                            n<> u<60> t<Constant_expression> p<66> c<59> s<65> l<9:26> el<9:27>
                              n<> u<59> t<Constant_primary> p<60> c<58> l<9:26> el<9:27>
                                n<> u<58> t<Primary_literal> p<59> c<57> l<9:26> el<9:27>
                                  n<2> u<57> t<INT_CONST> p<58> l<9:26> el<9:27>
                            n<> u<65> t<BinOp_Minus> p<66> s<64> l<9:27> el<9:28>
                            n<> u<64> t<Constant_expression> p<66> c<63> l<9:28> el<9:29>
                              n<> u<63> t<Constant_primary> p<64> c<62> l<9:28> el<9:29>
                                n<> u<62> t<Primary_literal> p<63> c<61> l<9:28> el<9:29>
                                  n<2> u<61> t<INT_CONST> p<62> l<9:28> el<9:29>
                          n<nonce> u<67> t<STRING_CONST> p<68> l<9:31> el<9:36>
                      n<> u<71> t<Constant_select> p<72> c<70> l<9:37> el<9:37>
                        n<> u<70> t<Constant_bit_select> p<71> l<9:37> el<9:37>
                    n<> u<76> t<Expression> p<77> c<75> l<9:39> el<9:40>
                      n<> u<75> t<Primary> p<76> c<74> l<9:39> el<9:40>
                        n<> u<74> t<Primary_literal> p<75> c<73> l<9:39> el<9:40>
                          n<1> u<73> t<INT_CONST> p<74> l<9:39> el<9:40>
        n<> u<83> t<ENDMODULE> p<84> l<12:1> el<12:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BitSelectExpr/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BitSelectExpr/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitSelect                                              1
Constant                                               5
ContAssign                                             1
Design                                                 1
HierPath                                               1
IntTypespec                                            3
IntVar                                                 1
Module                                                 1
Operation                                              1
PackedArrayNet                                         1
PackedArrayTypespec                                    1
Port                                                   1
Range                                                  1
RefObj                                                 1
RefTypespec                                            6
StructTypespec                                         1
TypedefTypespec                                        1
TypespecMember                                         1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BitSelectExpr/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectExpr/dut.sv, line:1:1, endln:12:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiVariables:
  \_IntVar: (work@top.o), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectExpr/dut.sv, line:1:1, endln:12:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:22
      |vpiParent:
      \_IntVar: (work@top.o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:1:19, endln:1:22
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_TypedefTypespec: (sram_otp_key_rsp_t), line:5:6, endln:5:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectExpr/dut.sv, line:1:1, endln:12:10
    |vpiName:sram_otp_key_rsp_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.sram_otp_key_rsp_t), line:3:12, endln:5:5
      |vpiParent:
      \_TypedefTypespec: (sram_otp_key_rsp_t), line:5:6, endln:5:24
      |vpiFullName:work@top.sram_otp_key_rsp_t
      |vpiActual:
      \_StructTypespec: , line:3:12, endln:5:5
  |vpiTypedef:
  \_StructTypespec: , line:3:12, endln:5:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectExpr/dut.sv, line:1:1, endln:12:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (nonce), line:4:14, endln:4:19
      |vpiParent:
      \_StructTypespec: , line:3:12, endln:5:5
      |vpiName:nonce
      |vpiTypespec:
      \_RefTypespec: (work@top.nonce), line:4:7, endln:4:10
        |vpiParent:
        \_TypespecMember: (nonce), line:4:14, endln:4:19
        |vpiFullName:work@top.nonce
        |vpiActual:
        \_IntTypespec: , line:4:7, endln:4:10
  |vpiTypedef:
  \_IntTypespec: , line:4:7, endln:4:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectExpr/dut.sv, line:1:1, endln:12:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: , line:1:19, endln:1:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectExpr/dut.sv, line:1:1, endln:12:10
    |vpiSigned:1
  |vpiTypedef:
  \_PackedArrayTypespec: , line:7:4, endln:7:28
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectExpr/dut.sv, line:1:1, endln:12:10
    |vpiRange:
    \_Range: , line:7:23, endln:7:28
      |vpiParent:
      \_PackedArrayTypespec: , line:7:4, endln:7:28
      |vpiLeftRange:
      \_Constant: , line:7:24, endln:7:25
        |vpiParent:
        \_Range: , line:7:23, endln:7:28
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:7:26, endln:7:27
        |vpiParent:
        \_Range: , line:7:23, endln:7:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top.sram_otp_key_rsp_t), line:5:6, endln:5:24
      |vpiParent:
      \_PackedArrayTypespec: , line:7:4, endln:7:28
      |vpiName:sram_otp_key_rsp_t
      |vpiFullName:work@top.sram_otp_key_rsp_t
      |vpiActual:
      \_TypedefTypespec: (sram_otp_key_rsp_t), line:5:6, endln:5:24
  |vpiTypedef:
  \_IntTypespec: , line:1:19, endln:1:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectExpr/dut.sv, line:1:1, endln:12:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_TypedefTypespec: (sram_otp_key_rsp_t), line:5:6, endln:5:24
  |vpiImportTypespec:
  \_StructTypespec: , line:3:12, endln:5:5
  |vpiImportTypespec:
  \_IntTypespec: , line:4:7, endln:4:10
  |vpiImportTypespec:
  \_IntTypespec: , line:1:19, endln:1:22
  |vpiImportTypespec:
  \_IntVar: (work@top.o), line:1:23, endln:1:24
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:7:4, endln:7:28
  |vpiImportTypespec:
  \_PackedArrayNet: (work@top.sram_otp_key_o), line:7:29, endln:7:43
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectExpr/dut.sv, line:1:1, endln:12:10
    |vpiTypespec:
    \_RefTypespec: (work@top.sram_otp_key_o.sram_otp_key_rsp_t), line:7:4, endln:7:28
      |vpiParent:
      \_PackedArrayNet: (work@top.sram_otp_key_o), line:7:29, endln:7:43
      |vpiName:sram_otp_key_rsp_t
      |vpiFullName:work@top.sram_otp_key_o.sram_otp_key_rsp_t
      |vpiActual:
      \_PackedArrayTypespec: , line:7:4, endln:7:28
    |vpiName:sram_otp_key_o
    |vpiFullName:work@top.sram_otp_key_o
  |vpiImportTypespec:
  \_IntTypespec: , line:1:19, endln:1:22
  |vpiImportTypespec:
  \_LogicNet: (work@top.nonce), line:9:31, endln:9:36
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectExpr/dut.sv, line:1:1, endln:12:10
    |vpiName:nonce
    |vpiFullName:work@top.nonce
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_PackedArrayNet: (work@top.sram_otp_key_o), line:7:29, endln:7:43
  |vpiNet:
  \_LogicNet: (work@top.nonce), line:9:31, endln:9:36
  |vpiPort:
  \_Port: (o), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectExpr/dut.sv, line:1:1, endln:12:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:22
      |vpiParent:
      \_Port: (o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:1:19, endln:1:22
  |vpiContAssign:
  \_ContAssign: , line:9:11, endln:9:40
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectExpr/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_Constant: , line:9:39, endln:9:40
      |vpiParent:
      \_ContAssign: , line:9:11, endln:9:40
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_HierPath: (sram_otp_key_o[2 - 2].nonce), line:9:11, endln:9:36
      |vpiParent:
      \_ContAssign: , line:9:11, endln:9:40
      |vpiActual:
      \_BitSelect: (sram_otp_key_o[2 - 2]), line:9:11, endln:9:25
        |vpiParent:
        \_HierPath: (sram_otp_key_o[2 - 2].nonce), line:9:11, endln:9:36
        |vpiName:sram_otp_key_o
        |vpiFullName:sram_otp_key_o[2 - 2]
        |vpiActual:
        \_PackedArrayNet: (work@top.sram_otp_key_o), line:7:29, endln:7:43
        |vpiIndex:
        \_Operation: , line:9:26, endln:9:29
          |vpiParent:
          \_BitSelect: (sram_otp_key_o[2 - 2]), line:9:11, endln:9:25
          |vpiOpType:11
          |vpiOperand:
          \_Constant: , line:9:26, endln:9:27
            |vpiParent:
            \_Operation: , line:9:26, endln:9:29
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_Constant: , line:9:28, endln:9:29
            |vpiParent:
            \_Operation: , line:9:26, endln:9:29
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
      |vpiActual:
      \_RefObj: (sram_otp_key_o[2 - 2].nonce), line:9:31, endln:9:36
        |vpiParent:
        \_HierPath: (sram_otp_key_o[2 - 2].nonce), line:9:11, endln:9:36
        |vpiName:nonce
        |vpiFullName:sram_otp_key_o[2 - 2].nonce
        |vpiActual:
        \_LogicNet: (work@top.nonce), line:9:31, endln:9:36
      |vpiName:sram_otp_key_o[2 - 2].nonce
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
