-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@cparch23.ecn.purdue.edu                      
-- Generated date:           Tue Nov 09 15:19:56 EST 2021                        

Solution Settings: fir.v17
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          94      40         42            0  0          
    Design Total:                      94      40         42            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                        Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    ------------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_DIST]                                                                                 
    DIST_1R1W_RBW_rport(1,16,5,32,32,16)       0.000     0.000      0.000 2.000          1           0 
    DIST_1R1W_RBW_rwport(1,16,5,32,32,16)      0.000     0.000      0.000 2.000          1           0 
    [Lib: ccs_ioport]                                                                                  
    ccs_in(2,16)                               0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                              0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                                  
    mgc_add(1,0,1,0,2)                         2.500     0.000      2.500 0.914          0           4 
    mgc_add(2,0,1,0,2)                         3.000     0.000      3.000 1.227          4           0 
    mgc_add(2,0,1,0,3)                         3.000     0.000      3.000 1.227          0           2 
    mgc_add(2,0,2,1,3)                         3.000     0.000      3.000 1.291          2           0 
    mgc_add(3,0,1,0,4)                         3.500     0.000      3.500 1.410          0           1 
    mgc_add(3,0,2,1,4)                         3.500     0.000      3.500 1.474          1           0 
    mgc_add(30,0,30,0,30)                     17.000     0.000     17.000 2.548         17           8 
    mgc_add(4,1,2,1,5)                         4.000     0.000      4.000 1.605          1           0 
    mgc_add(5,0,1,0,5)                         4.500     0.000      4.500 1.642          0           1 
    mgc_add(5,0,1,0,6)                         4.500     0.000      4.500 1.642          0           1 
    mgc_add(5,0,2,1,5)                         4.500     0.000      4.500 1.652          2           0 
    mgc_add(5,0,2,1,6)                         4.500     0.000      4.500 1.706          1           0 
    mgc_add(5,1,1,0,5)                         4.500     0.000      4.500 1.642          0           1 
    mgc_and(1,2)                               0.354     0.000      0.354 1.279          0           7 
    mgc_and(1,3)                               0.559     0.000      0.559 1.279          0           9 
    mgc_and(1,4)                               0.764     0.000      0.764 1.279          0           4 
    mgc_and(30,2)                             10.631     0.000     10.631 1.279          0           1 
    mgc_mul(16,1,16,1,30)                    310.000     1.000      0.000 4.600          1           8 
    mgc_mux(1,1,2)                             0.508     0.000      0.508 1.312          0           2 
    mgc_mux(16,1,2)                            8.135     0.000      8.135 1.312          0          15 
    mgc_mux(16,2,4)                           18.692     0.000     18.692 1.695          8           6 
    mgc_mux(16,3,8)                           39.806     0.000     39.806 2.078          4           1 
    mgc_mux(16,4,16)                          82.034     0.000     82.034 2.461          2           1 
    mgc_mux(16,5,32)                         166.490     0.000    166.490 2.844          1           1 
    mgc_mux(2,1,2)                             1.017     0.000      1.017 1.312          0           2 
    mgc_mux(3,1,2)                             1.525     0.000      1.525 1.312          0           1 
    mgc_mux(30,1,2)                           15.254     0.000     15.254 1.312          0           4 
    mgc_mux(5,1,2)                             2.542     0.000      2.542 1.312          0           1 
    mgc_mux1hot(1,14)                          5.541     0.000      5.541 2.568          0           1 
    mgc_mux1hot(1,3)                           0.883     0.000      0.883 1.485          0           1 
    mgc_mux1hot(1,5)                           1.730     0.000      1.730 1.844          0           1 
    mgc_mux1hot(1,6)                           2.153     0.000      2.153 1.972          0           1 
    mgc_mux1hot(16,8)                         48.000     0.000     48.000 2.175          0           2 
    mgc_mux1hot(30,6)                         64.592     0.000     64.592 1.972          0           1 
    mgc_mux1hot(30,7)                         77.296     0.000     77.296 2.081          0           1 
    mgc_nor(1,2)                               0.354     0.000      0.354 1.268          0          15 
    mgc_nor(1,3)                               0.559     0.000      0.559 1.268          0           3 
    mgc_nor(1,4)                               0.764     0.000      0.764 1.268          0           1 
    mgc_nor(1,5)                               0.969     0.000      0.969 1.268          0           2 
    mgc_nor(1,6)                               1.174     0.000      1.174 1.487          0           3 
    mgc_nor(1,7)                               1.379     0.000      1.379 1.487          0           2 
    mgc_not(1)                                 0.000     0.000      0.000 0.000          0          59 
    mgc_or(1,2)                                0.354     0.000      0.354 1.268          0          19 
    mgc_or(1,3)                                0.559     0.000      0.559 1.268          0           1 
    mgc_or(1,4)                                0.764     0.000      0.764 1.268          0           2 
    mgc_or(1,6)                                1.174     0.000      1.174 1.487          0           1 
    mgc_or(1,7)                                1.379     0.000      1.379 1.487          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                 0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(1,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           8 
    mgc_reg_pos(16,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0          76 
    mgc_reg_pos(2,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(3,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(30,0,0,1,1,0,0)                0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0           6 
    mgc_reg_pos(4,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                                  
    mgc_io_sync(0)                             0.000     0.000      0.000 0.000          3           3 
                                                                                                       
    TOTAL AREA (After Assignment):          3536.392     8.000   1056.000                              
    
  C++ to RTL Interface Mappings
    C++ Field RTL Range RTL Range Expression Expression Limits 
    --------- --------- -------------------- -----------------
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   1277.3          6337.2          3536.4        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           1277.3 (100%)   6337.2 (100%)   3536.4 (100%) 
      MUX:               639.3  (50%)   1427.1  (23%)    838.8  (24%) 
      FUNC:              638.0  (50%)   4859.0  (77%)   2649.0  (75%) 
      LOGIC:               0.0            51.2   (1%)     48.6   (1%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                        Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    MAC-10:mul.itm                          30                            MAC-10:mul.itm                                        
                                                                          MAC-14:mul.itm                                        
                                                                          MAC-16:mul.itm                                        
                                                                          MAC-2:mul.itm                                         
                                                                          MAC-4:mul.itm                                         
                                                                          MAC-6:mul.itm                                         
                                                                          MAC-8:mul.itm                                         
    MAC-11:mul.itm                          30         Y           Y      MAC-11:mul.itm                                        
                                                                          MAC-15:mul.itm                                        
                                                                          MAC-17:mul.itm                                        
                                                                          MAC-3:mul.itm                                         
                                                                          MAC-5:mul.itm                                         
                                                                          MAC-7:mul.itm                                         
                                                                          MAC-9:mul.itm                                         
                                                                          MAC-13:mul.itm                                        
                                                                          MAC-1:mul.itm                                         
                                                                          MAC:acc#24.itm                                        
    MAC-12:mul.itm                          30         Y           Y      MAC-12:mul.itm                                        
                                                                          MAC:acc#22.itm                                        
    MAC:acc#12.itm                          30         Y           Y      MAC:acc#12.itm                                        
                                                                          MAC:acc#14.itm                                        
                                                                          MAC:acc#16.itm                                        
                                                                          MAC:acc#18.itm                                        
    MAC:acc#21.itm                          30         Y           Y      MAC:acc#21.itm                                        
                                                                          acc(32:3)#1.sva                                       
    MAC:acc#25.itm                          30         Y           Y      MAC:acc#25.itm                                        
    MAC:acc#26.itm                          30         Y           Y      MAC:acc#26.itm                                        
    MAC-10:MAC:mux.itm                      16         Y           Y      MAC-10:MAC:mux.itm                                    
                                                                          MAC-7:MAC:mux.itm                                     
    MAC-11:MAC:mux.itm                      16         Y           Y      MAC-11:MAC:mux.itm                                    
    MAC-12:MAC:mux.itm                      16         Y           Y      MAC-12:MAC:mux.itm                                    
    MAC-13:MAC:mux.itm                      16         Y           Y      MAC-13:MAC:mux.itm                                    
    MAC-14:MAC:mux.itm                      16         Y           Y      MAC-14:MAC:mux.itm                                    
    MAC-15:MAC:mux.itm                      16         Y           Y      MAC-15:MAC:mux.itm                                    
                                                                          MAC-6:MAC:mux.itm                                     
    MAC-1:MAC:mux.itm                       16         Y           Y      MAC-1:MAC:mux.itm                                     
    MAC-2:MAC:mux.itm                       16         Y           Y      MAC-2:MAC:mux.itm                                     
    MAC-3:MAC:mux.itm                       16         Y           Y      MAC-3:MAC:mux.itm                                     
    MAC-4:MAC:mux.itm                       16         Y           Y      MAC-4:MAC:mux.itm                                     
    MAC-5:MAC:mux.itm                       16         Y           Y      MAC-5:MAC:mux.itm                                     
    MAC-9:MAC:mux.itm                       16         Y           Y      MAC-9:MAC:mux.itm                                     
    MAC:mux.itm                             16         Y           Y      MAC:mux.itm                                           
    out1:rsci.idat                          16         Y           Y      out1:rsci.idat                                        
    regs(0).sva                             16         Y           Y      regs(0).sva                                           
    regs(0).sva#1                           16         Y           Y      regs(0).sva#1                                         
    regs(1).sva                             16         Y           Y      regs(1).sva                                           
    regs(1).sva#1                           16         Y           Y      regs(1).sva#1                                         
    regs(10).sva                            16         Y           Y      regs(10).sva                                          
    regs(10).sva#1                          16         Y           Y      regs(10).sva#1                                        
    regs(11).sva                            16         Y           Y      regs(11).sva                                          
    regs(11).sva#1                          16         Y           Y      regs(11).sva#1                                        
    regs(12).sva                            16         Y           Y      regs(12).sva                                          
    regs(12).sva#1                          16         Y           Y      regs(12).sva#1                                        
    regs(13).sva                            16         Y           Y      regs(13).sva                                          
    regs(13).sva#1                          16         Y           Y      regs(13).sva#1                                        
    regs(14).sva                            16         Y           Y      regs(14).sva                                          
    regs(14).sva#1                          16         Y           Y      regs(14).sva#1                                        
    regs(15).sva                            16         Y           Y      regs(15).sva                                          
    regs(15).sva#1                          16         Y           Y      regs(15).sva#1                                        
    regs(16).sva                            16         Y           Y      regs(16).sva                                          
    regs(16).sva#1                          16         Y           Y      regs(16).sva#1                                        
    regs(17).sva                            16         Y           Y      regs(17).sva                                          
    regs(17).sva#1                          16         Y           Y      regs(17).sva#1                                        
    regs(18).sva                            16         Y           Y      regs(18).sva                                          
    regs(18).sva#1                          16         Y           Y      regs(18).sva#1                                        
    regs(19).sva                            16         Y           Y      regs(19).sva                                          
    regs(19).sva#1                          16         Y           Y      regs(19).sva#1                                        
    regs(2).sva                             16         Y           Y      regs(2).sva                                           
    regs(2).sva#1                           16         Y           Y      regs(2).sva#1                                         
    regs(20).sva                            16         Y           Y      regs(20).sva                                          
    regs(20).sva#1                          16         Y           Y      regs(20).sva#1                                        
    regs(21).sva                            16         Y           Y      regs(21).sva                                          
    regs(21).sva#1                          16         Y           Y      regs(21).sva#1                                        
    regs(22).sva                            16         Y           Y      regs(22).sva                                          
    regs(22).sva#1                          16         Y           Y      regs(22).sva#1                                        
    regs(23).sva                            16         Y           Y      regs(23).sva                                          
    regs(23).sva#1                          16         Y           Y      regs(23).sva#1                                        
    regs(24).sva                            16         Y           Y      regs(24).sva                                          
    regs(24).sva#1                          16         Y           Y      regs(24).sva#1                                        
    regs(25).sva                            16         Y           Y      regs(25).sva                                          
    regs(25).sva#1                          16         Y           Y      regs(25).sva#1                                        
    regs(26).sva                            16         Y           Y      regs(26).sva                                          
    regs(26).sva#1                          16         Y           Y      regs(26).sva#1                                        
    regs(27).sva                            16         Y           Y      regs(27).sva                                          
    regs(27).sva#1                          16         Y           Y      regs(27).sva#1                                        
    regs(28).sva                            16         Y           Y      regs(28).sva                                          
    regs(28).sva#1                          16         Y           Y      regs(28).sva#1                                        
    regs(29).sva                            16         Y           Y      regs(29).sva                                          
    regs(29).sva#1                          16         Y           Y      regs(29).sva#1                                        
    regs(3).sva                             16         Y           Y      regs(3).sva                                           
    regs(3).sva#1                           16         Y           Y      regs(3).sva#1                                         
    regs(30).sva                            16         Y           Y      regs(30).sva                                          
    regs(30).sva#1                          16         Y           Y      regs(30).sva#1                                        
    regs(4).sva                             16         Y           Y      regs(4).sva                                           
    regs(4).sva#1                           16         Y           Y      regs(4).sva#1                                         
    regs(5).sva                             16         Y           Y      regs(5).sva                                           
    regs(5).sva#1                           16         Y           Y      regs(5).sva#1                                         
    regs(6).sva                             16         Y           Y      regs(6).sva                                           
    regs(6).sva#1                           16         Y           Y      regs(6).sva#1                                         
    regs(7).sva                             16         Y           Y      regs(7).sva                                           
    regs(7).sva#1                           16         Y           Y      regs(7).sva#1                                         
    regs(8).sva                             16         Y           Y      regs(8).sva                                           
    regs(8).sva#1                           16         Y           Y      regs(8).sva#1                                         
    regs(9).sva                             16         Y           Y      regs(9).sva                                           
    regs(9).sva#1                           16         Y           Y      regs(9).sva#1                                         
    MAC-7:acc#2.psp.sva                      4         Y           Y      MAC-7:acc#2.psp.sva                                   
    MAC:acc#10.psp.sva                       3         Y           Y      MAC:acc#10.psp.sva                                    
    MAC:acc#4.psp#1.sva                      3         Y           Y      MAC:acc#4.psp#1.sva                                   
    MAC:acc#11.psp.sva                       2         Y           Y      MAC:acc#11.psp.sva                                    
                                                                          MAC:acc#8.psp.sva                                     
    MAC:acc#5.psp.sva                        2         Y           Y      MAC:acc#5.psp.sva                                     
    MAC:acc.psp.sva                          2         Y           Y      MAC:acc.psp.sva                                       
    MAC-15:i:slc(MAC:i(5:0))(5).itm          1         Y           Y      MAC-15:i:slc(MAC:i(5:0))(5).itm                       
    reg(MAC-12:acc#2.psp).ftd                1         Y           Y      reg(MAC-12:acc#2.psp).ftd                             
    reg(MAC-12:acc#2.psp).ftd#4              1         Y           Y      reg(MAC-12:acc#2.psp).ftd#4                           
    reg(MAC-14:acc#2.psp).ftd                1         Y           Y      reg(MAC-14:acc#2.psp).ftd                             
    reg(MAC-14:acc#2.psp).ftd#4              1         Y           Y      reg(MAC-14:acc#2.psp).ftd#4                           
    reg(MAC-8:acc#2.psp).ftd                 1         Y           Y      reg(MAC-8:acc#2.psp).ftd                              
    reg(MAC-8:acc#2.psp).ftd#4               1         Y           Y      reg(MAC-8:acc#2.psp).ftd#4                            
    reg(MAC:i(4)).cse                        1         Y           Y      reg(MAC:i(4)).cse                                     
    reg(out1:rsc.triosy:obj.ld).cse          1                            reg(out1:rsc.triosy:obj.ld).cse                       
                                                                                                                                
    Total:                                1451           1420        1420 (Total Gating Ratio: 0.98, CG Opt Gating Ratio: 0.98) 
    
  Timing Report
    Critical Path
      Max Delay:  11.358724
      Slack:      -1.3587240000000005
      
      Path                                                                              Startpoint                      Endpoint                 Delay   Slack   
      --------------------------------------------------------------------------------- ------------------------------- ------------------------ ------- -------
      1                                                                                 fir:core/fir:core_core:fsm:inst fir/coeffs:rsc.radr      11.3587 -1.3587 
                                                                                                                                                                 
        Instance                                                                        Component                                                Delta   Delay   
        --------                                                                        ---------                                                -----   -----   
        fir:core/fir:core_core:fsm:inst                                                 fir:core_core:fsm                                        0.0000  0.0000  
        fir:core/fsm_output                                                                                                                      0.0000  0.0000  
        fir:core/slc(fsm_output)(2)#7                                                                                                            0.0000  0.0000  
        fir:core/slc(fsm_output)(2)#7.itm                                                                                                        0.0000  0.0000  
        fir:core/coeffs:or#7                                                            mgc_or_1_2                                               1.2679  1.2679  
        fir:core/coeffs:or#7.cse                                                                                                                 0.0000  1.2679  
        fir:core/coeffs:mux1h#3                                                         mgc_mux1hot_1_6                                          1.9724  3.2403  
        fir:core/coeffs:mux1h#3.itm                                                                                                              0.0000  3.2403  
        fir:core/coeffs:and#6                                                           mgc_and_1_2                                              1.2790  4.5193  
        fir:core/coeffs:and#6.itm                                                                                                                0.0000  4.5193  
        fir:core/coeffs:nor#5                                                           mgc_nor_1_4                                              1.2679  5.7872  
        fir:core/coeffs:nor#5.itm                                                                                                                0.0000  5.7872  
        fir:core/coeffs:coeffs:nor#5                                                    mgc_nor_1_2                                              1.2679  7.0551  
        fir:core/coeffs:coeffs:nor#5.itm                                                                                                         0.0000  7.0551  
        fir:core/coeffs:nor#8                                                           mgc_nor_1_2                                              1.2679  8.3229  
        fir:core/coeffs:nor#8.itm                                                                                                                0.0000  8.3229  
        fir:core/coeffs:coeffs:nor#4                                                    mgc_nor_1_2                                              1.2679  9.5908  
        fir:core/coeffs:coeffs:nor#4.itm                                                                                                         0.0000  9.5908  
        fir:core/coeffs:or#9                                                            mgc_or_1_2                                               1.2679  10.8587 
        fir:core/coeffs:or#9.itm                                                                                                                 0.0000  10.8587 
        fir:core/coeffs:conc#14                                                                                                                  0.0000  10.8587 
        fir:core/coeffs:rsci.radr_d                                                                                                              0.0000  10.8587 
        fir/coeffs:rsci.radr_d                                                                                                                   0.0000  10.8587 
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/radr_d                                                                           0.0000  10.8587 
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:slc(radr_d)(4-0)                                                          0.0000  10.8587 
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:asn(radr)                                                                 0.0000  10.8587 
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/radr                                                                             0.0000  10.8587 
        fir/coeffs:rsc.radr                                                                                                                      0.5000  11.3587 
                                                                                                                                                                 
      2                                                                                 fir:core/fir:core_core:fsm:inst fir/coeffs:rsc.radr      11.3587 -1.3587 
                                                                                                                                                                 
        Instance                                                                        Component                                                Delta   Delay   
        --------                                                                        ---------                                                -----   -----   
        fir:core/fir:core_core:fsm:inst                                                 fir:core_core:fsm                                        0.0000  0.0000  
        fir:core/fsm_output                                                                                                                      0.0000  0.0000  
        fir:core/slc(fsm_output)(16)#3                                                                                                           0.0000  0.0000  
        fir:core/slc(fsm_output)(16)#3.itm                                                                                                       0.0000  0.0000  
        fir:core/coeffs:or#7                                                            mgc_or_1_2                                               1.2679  1.2679  
        fir:core/coeffs:or#7.cse                                                                                                                 0.0000  1.2679  
        fir:core/coeffs:mux1h#3                                                         mgc_mux1hot_1_6                                          1.9724  3.2403  
        fir:core/coeffs:mux1h#3.itm                                                                                                              0.0000  3.2403  
        fir:core/coeffs:and#6                                                           mgc_and_1_2                                              1.2790  4.5193  
        fir:core/coeffs:and#6.itm                                                                                                                0.0000  4.5193  
        fir:core/coeffs:nor#5                                                           mgc_nor_1_4                                              1.2679  5.7872  
        fir:core/coeffs:nor#5.itm                                                                                                                0.0000  5.7872  
        fir:core/coeffs:coeffs:nor#5                                                    mgc_nor_1_2                                              1.2679  7.0551  
        fir:core/coeffs:coeffs:nor#5.itm                                                                                                         0.0000  7.0551  
        fir:core/coeffs:nor#8                                                           mgc_nor_1_2                                              1.2679  8.3229  
        fir:core/coeffs:nor#8.itm                                                                                                                0.0000  8.3229  
        fir:core/coeffs:coeffs:nor#4                                                    mgc_nor_1_2                                              1.2679  9.5908  
        fir:core/coeffs:coeffs:nor#4.itm                                                                                                         0.0000  9.5908  
        fir:core/coeffs:or#9                                                            mgc_or_1_2                                               1.2679  10.8587 
        fir:core/coeffs:or#9.itm                                                                                                                 0.0000  10.8587 
        fir:core/coeffs:conc#14                                                                                                                  0.0000  10.8587 
        fir:core/coeffs:rsci.radr_d                                                                                                              0.0000  10.8587 
        fir/coeffs:rsci.radr_d                                                                                                                   0.0000  10.8587 
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/radr_d                                                                           0.0000  10.8587 
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:slc(radr_d)(4-0)                                                          0.0000  10.8587 
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:asn(radr)                                                                 0.0000  10.8587 
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/radr                                                                             0.0000  10.8587 
        fir/coeffs:rsc.radr                                                                                                                      0.5000  11.3587 
                                                                                                                                                                 
      3                                                                                 fir:core/reg(MAC:acc#21)        fir:core/acc:acc:and.itm 10.3122 -0.3122 
                                                                                                                                                                 
        Instance                                                                        Component                                                Delta   Delay   
        --------                                                                        ---------                                                -----   -----   
        fir:core/reg(MAC:acc#21)                                                        mgc_reg_pos_30_0_0_1_1_1_1                               0.0000  0.0000  
        fir:core/MAC:acc#21.itm                                                                                                                  0.0000  0.0000  
        fir:core/MAC:mux                                                                mgc_mux_30_1_2                                           1.3121  1.3121  
        fir:core/MAC:mux.itm#1                                                                                                                   0.0000  1.3121  
        fir:core/MAC-15:acc#1:rg                                                        mgc_addc_30_0_30_0_30                                    2.5484  3.8605  
        fir:core/z.out                                                                                                                           0.0000  3.8605  
        fir:core/MAC:mux#24                                                             mgc_mux_30_1_2                                           1.3121  5.1726  
        fir:core/MAC:mux#24.itm                                                                                                                  0.0000  5.1726  
        fir:core/MAC:acc#22:rg                                                          mgc_addc_30_0_30_0_30                                    2.5484  7.7211  
        fir:core/z.out#1                                                                                                                         0.0000  7.7211  
        fir:core/acc:mux                                                                mgc_mux_30_1_2                                           1.3121  9.0332  
        fir:core/acc:mux.itm                                                                                                                     0.0000  9.0332  
        fir:core/acc:acc:and                                                            mgc_and_30_2                                             1.2790  10.3122 
        fir:core/acc:acc:and.itm                                                                                                                 0.0000  10.3122 
                                                                                                                                                                 
      4                                                                                 fir:core/reg(MAC:acc#25)        fir:core/acc:acc:and.itm 10.3122 -0.3122 
                                                                                                                                                                 
        Instance                                                                        Component                                                Delta   Delay   
        --------                                                                        ---------                                                -----   -----   
        fir:core/reg(MAC:acc#25)                                                        mgc_reg_pos_30_0_0_1_1_1_1                               0.0000  0.0000  
        fir:core/MAC:acc#25.itm                                                                                                                  0.0000  0.0000  
        fir:core/MAC:mux                                                                mgc_mux_30_1_2                                           1.3121  1.3121  
        fir:core/MAC:mux.itm#1                                                                                                                   0.0000  1.3121  
        fir:core/MAC-15:acc#1:rg                                                        mgc_addc_30_0_30_0_30                                    2.5484  3.8605  
        fir:core/z.out                                                                                                                           0.0000  3.8605  
        fir:core/MAC:mux#24                                                             mgc_mux_30_1_2                                           1.3121  5.1726  
        fir:core/MAC:mux#24.itm                                                                                                                  0.0000  5.1726  
        fir:core/MAC:acc#22:rg                                                          mgc_addc_30_0_30_0_30                                    2.5484  7.7211  
        fir:core/z.out#1                                                                                                                         0.0000  7.7211  
        fir:core/acc:mux                                                                mgc_mux_30_1_2                                           1.3121  9.0332  
        fir:core/acc:mux.itm                                                                                                                     0.0000  9.0332  
        fir:core/acc:acc:and                                                            mgc_and_30_2                                             1.2790  10.3122 
        fir:core/acc:acc:and.itm                                                                                                                 0.0000  10.3122 
                                                                                                                                                                 
      5                                                                                 fir:core/fir:core_core:fsm:inst fir:core/acc:acc:and.itm 10.3122 -0.3122 
                                                                                                                                                                 
        Instance                                                                        Component                                                Delta   Delay   
        --------                                                                        ---------                                                -----   -----   
        fir:core/fir:core_core:fsm:inst                                                 fir:core_core:fsm                                        0.0000  0.0000  
        fir:core/fsm_output                                                                                                                      0.0000  0.0000  
        fir:core/slc(fsm_output)(20)#12                                                                                                          0.0000  0.0000  
        fir:core/slc(fsm_output)(20)#12.itm                                                                                                      0.0000  0.0000  
        fir:core/MAC:mux                                                                mgc_mux_30_1_2                                           1.3121  1.3121  
        fir:core/MAC:mux.itm#1                                                                                                                   0.0000  1.3121  
        fir:core/MAC-15:acc#1:rg                                                        mgc_addc_30_0_30_0_30                                    2.5484  3.8605  
        fir:core/z.out                                                                                                                           0.0000  3.8605  
        fir:core/MAC:mux#24                                                             mgc_mux_30_1_2                                           1.3121  5.1726  
        fir:core/MAC:mux#24.itm                                                                                                                  0.0000  5.1726  
        fir:core/MAC:acc#22:rg                                                          mgc_addc_30_0_30_0_30                                    2.5484  7.7211  
        fir:core/z.out#1                                                                                                                         0.0000  7.7211  
        fir:core/acc:mux                                                                mgc_mux_30_1_2                                           1.3121  9.0332  
        fir:core/acc:mux.itm                                                                                                                     0.0000  9.0332  
        fir:core/acc:acc:and                                                            mgc_and_30_2                                             1.2790  10.3122 
        fir:core/acc:acc:and.itm                                                                                                                 0.0000  10.3122 
                                                                                                                                                                 
      6                                                                                 fir:core/reg(MAC:acc#21)        fir:core/reg(MAC:acc#25) 10.2695 -0.2695 
                                                                                                                                                                 
        Instance                                                                        Component                                                Delta   Delay   
        --------                                                                        ---------                                                -----   -----   
        fir:core/reg(MAC:acc#21)                                                        mgc_reg_pos_30_0_0_1_1_1_1                               0.0000  0.0000  
        fir:core/MAC:acc#21.itm                                                                                                                  0.0000  0.0000  
        fir:core/MAC:mux                                                                mgc_mux_30_1_2                                           1.3121  1.3121  
        fir:core/MAC:mux.itm#1                                                                                                                   0.0000  1.3121  
        fir:core/MAC-15:acc#1:rg                                                        mgc_addc_30_0_30_0_30                                    2.5484  3.8605  
        fir:core/z.out                                                                                                                           0.0000  3.8605  
        fir:core/MAC:mux#24                                                             mgc_mux_30_1_2                                           1.3121  5.1726  
        fir:core/MAC:mux#24.itm                                                                                                                  0.0000  5.1726  
        fir:core/MAC:acc#22:rg                                                          mgc_addc_30_0_30_0_30                                    2.5484  7.7211  
        fir:core/z.out#1                                                                                                                         0.0000  7.7211  
        fir:core/MAC:acc#25                                                             mgc_addc_30_0_30_0_30                                    2.5484  10.2695 
        fir:core/MAC:acc#25.itm#2                                                                                                                0.0000  10.2695 
        fir:core/reg(MAC:acc#25)                                                        mgc_reg_pos_30_0_0_1_1_1_1                               0.0000  10.2695 
                                                                                                                                                                 
      7                                                                                 fir:core/reg(MAC:acc#25)        fir:core/reg(MAC:acc#25) 10.2695 -0.2695 
                                                                                                                                                                 
        Instance                                                                        Component                                                Delta   Delay   
        --------                                                                        ---------                                                -----   -----   
        fir:core/reg(MAC:acc#25)                                                        mgc_reg_pos_30_0_0_1_1_1_1                               0.0000  0.0000  
        fir:core/MAC:acc#25.itm                                                                                                                  0.0000  0.0000  
        fir:core/MAC:mux                                                                mgc_mux_30_1_2                                           1.3121  1.3121  
        fir:core/MAC:mux.itm#1                                                                                                                   0.0000  1.3121  
        fir:core/MAC-15:acc#1:rg                                                        mgc_addc_30_0_30_0_30                                    2.5484  3.8605  
        fir:core/z.out                                                                                                                           0.0000  3.8605  
        fir:core/MAC:mux#24                                                             mgc_mux_30_1_2                                           1.3121  5.1726  
        fir:core/MAC:mux#24.itm                                                                                                                  0.0000  5.1726  
        fir:core/MAC:acc#22:rg                                                          mgc_addc_30_0_30_0_30                                    2.5484  7.7211  
        fir:core/z.out#1                                                                                                                         0.0000  7.7211  
        fir:core/MAC:acc#25                                                             mgc_addc_30_0_30_0_30                                    2.5484  10.2695 
        fir:core/MAC:acc#25.itm#2                                                                                                                0.0000  10.2695 
        fir:core/reg(MAC:acc#25)                                                        mgc_reg_pos_30_0_0_1_1_1_1                               0.0000  10.2695 
                                                                                                                                                                 
      8                                                                                 fir:core/fir:core_core:fsm:inst fir:core/reg(MAC:acc#25) 10.2695 -0.2695 
                                                                                                                                                                 
        Instance                                                                        Component                                                Delta   Delay   
        --------                                                                        ---------                                                -----   -----   
        fir:core/fir:core_core:fsm:inst                                                 fir:core_core:fsm                                        0.0000  0.0000  
        fir:core/fsm_output                                                                                                                      0.0000  0.0000  
        fir:core/slc(fsm_output)(20)#12                                                                                                          0.0000  0.0000  
        fir:core/slc(fsm_output)(20)#12.itm                                                                                                      0.0000  0.0000  
        fir:core/MAC:mux                                                                mgc_mux_30_1_2                                           1.3121  1.3121  
        fir:core/MAC:mux.itm#1                                                                                                                   0.0000  1.3121  
        fir:core/MAC-15:acc#1:rg                                                        mgc_addc_30_0_30_0_30                                    2.5484  3.8605  
        fir:core/z.out                                                                                                                           0.0000  3.8605  
        fir:core/MAC:mux#24                                                             mgc_mux_30_1_2                                           1.3121  5.1726  
        fir:core/MAC:mux#24.itm                                                                                                                  0.0000  5.1726  
        fir:core/MAC:acc#22:rg                                                          mgc_addc_30_0_30_0_30                                    2.5484  7.7211  
        fir:core/z.out#1                                                                                                                         0.0000  7.7211  
        fir:core/MAC:acc#25                                                             mgc_addc_30_0_30_0_30                                    2.5484  10.2695 
        fir:core/MAC:acc#25.itm#2                                                                                                                0.0000  10.2695 
        fir:core/reg(MAC:acc#25)                                                        mgc_reg_pos_30_0_0_1_1_1_1                               0.0000  10.2695 
                                                                                                                                                                 
      9                                                                                 fir:core/reg(MAC-7:acc#2.psp)   fir/coeffs:rsc.radr      10.0908 -0.0908 
                                                                                                                                                                 
        Instance                                                                        Component                                                Delta   Delay   
        --------                                                                        ---------                                                -----   -----   
        fir:core/reg(MAC-7:acc#2.psp)                                                   mgc_reg_pos_4_0_0_1_1_1_1                                0.0000  0.0000  
        fir:core/MAC-7:acc#2.psp.sva                                                                                                             0.0000  0.0000  
        fir:core/coeffs:slc(MAC-7:acc#2.psp.sva)(1)                                                                                              0.0000  0.0000  
        fir:core/coeffs:slc(MAC-7:acc#2.psp.sva)(1).itm                                                                                          0.0000  0.0000  
        fir:core/coeffs:mux1h#3                                                         mgc_mux1hot_1_6                                          1.9724  1.9724  
        fir:core/coeffs:mux1h#3.itm                                                                                                              0.0000  1.9724  
        fir:core/coeffs:and#6                                                           mgc_and_1_2                                              1.2790  3.2514  
        fir:core/coeffs:and#6.itm                                                                                                                0.0000  3.2514  
        fir:core/coeffs:nor#5                                                           mgc_nor_1_4                                              1.2679  4.5193  
        fir:core/coeffs:nor#5.itm                                                                                                                0.0000  4.5193  
        fir:core/coeffs:coeffs:nor#5                                                    mgc_nor_1_2                                              1.2679  5.7872  
        fir:core/coeffs:coeffs:nor#5.itm                                                                                                         0.0000  5.7872  
        fir:core/coeffs:nor#8                                                           mgc_nor_1_2                                              1.2679  7.0551  
        fir:core/coeffs:nor#8.itm                                                                                                                0.0000  7.0551  
        fir:core/coeffs:coeffs:nor#4                                                    mgc_nor_1_2                                              1.2679  8.3229  
        fir:core/coeffs:coeffs:nor#4.itm                                                                                                         0.0000  8.3229  
        fir:core/coeffs:or#9                                                            mgc_or_1_2                                               1.2679  9.5908  
        fir:core/coeffs:or#9.itm                                                                                                                 0.0000  9.5908  
        fir:core/coeffs:conc#14                                                                                                                  0.0000  9.5908  
        fir:core/coeffs:rsci.radr_d                                                                                                              0.0000  9.5908  
        fir/coeffs:rsci.radr_d                                                                                                                   0.0000  9.5908  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/radr_d                                                                           0.0000  9.5908  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:slc(radr_d)(4-0)                                                          0.0000  9.5908  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:asn(radr)                                                                 0.0000  9.5908  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/radr                                                                             0.0000  9.5908  
        fir/coeffs:rsc.radr                                                                                                                      0.5000  10.0908 
                                                                                                                                                                 
      10                                                                                fir:core/fir:core_core:fsm:inst fir/coeffs:rsc.radr      10.0908 -0.0908 
                                                                                                                                                                 
        Instance                                                                        Component                                                Delta   Delay   
        --------                                                                        ---------                                                -----   -----   
        fir:core/fir:core_core:fsm:inst                                                 fir:core_core:fsm                                        0.0000  0.0000  
        fir:core/fsm_output                                                                                                                      0.0000  0.0000  
        fir:core/slc(fsm_output)(6)#4                                                                                                            0.0000  0.0000  
        fir:core/slc(fsm_output)(6)#4.itm                                                                                                        0.0000  0.0000  
        fir:core/coeffs:mux1h#3                                                         mgc_mux1hot_1_6                                          1.9724  1.9724  
        fir:core/coeffs:mux1h#3.itm                                                                                                              0.0000  1.9724  
        fir:core/coeffs:and#6                                                           mgc_and_1_2                                              1.2790  3.2514  
        fir:core/coeffs:and#6.itm                                                                                                                0.0000  3.2514  
        fir:core/coeffs:nor#5                                                           mgc_nor_1_4                                              1.2679  4.5193  
        fir:core/coeffs:nor#5.itm                                                                                                                0.0000  4.5193  
        fir:core/coeffs:coeffs:nor#5                                                    mgc_nor_1_2                                              1.2679  5.7872  
        fir:core/coeffs:coeffs:nor#5.itm                                                                                                         0.0000  5.7872  
        fir:core/coeffs:nor#8                                                           mgc_nor_1_2                                              1.2679  7.0551  
        fir:core/coeffs:nor#8.itm                                                                                                                0.0000  7.0551  
        fir:core/coeffs:coeffs:nor#4                                                    mgc_nor_1_2                                              1.2679  8.3229  
        fir:core/coeffs:coeffs:nor#4.itm                                                                                                         0.0000  8.3229  
        fir:core/coeffs:or#9                                                            mgc_or_1_2                                               1.2679  9.5908  
        fir:core/coeffs:or#9.itm                                                                                                                 0.0000  9.5908  
        fir:core/coeffs:conc#14                                                                                                                  0.0000  9.5908  
        fir:core/coeffs:rsci.radr_d                                                                                                              0.0000  9.5908  
        fir/coeffs:rsci.radr_d                                                                                                                   0.0000  9.5908  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/radr_d                                                                           0.0000  9.5908  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:slc(radr_d)(4-0)                                                          0.0000  9.5908  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:asn(radr)                                                                 0.0000  9.5908  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/radr                                                                             0.0000  9.5908  
        fir/coeffs:rsc.radr                                                                                                                      0.5000  10.0908 
                                                                                                                                                                 
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                  Port                                           Slack (Delay) Messages                
      ----------------------------------------- -------------------------------------------- ------- ------- -----------------------
      fir:core/reg(out1:rsci.idat)              acc:slc(acc(32:3)#16.sva#1)(29-14).itm        6.1395  3.8605                         
      fir:core/reg(MAC:i(4))                    slc(fsm_output)(20)#9.itm                    10.0000  0.0000                         
      fir:core/reg(regs(13))                    regs(13).sva#1                               10.0000  0.0000                         
      fir:core/reg(regs(14))                    regs(14).sva#1                               10.0000  0.0000                         
      fir:core/reg(regs(29))                    regs(29).sva#1                               10.0000  0.0000                         
      fir:core/reg(regs(30))                    regs(30).sva#1                               10.0000  0.0000                         
      fir:core/reg(regs(12))                    regs(12).sva#1                               10.0000  0.0000                         
      fir:core/reg(regs(28))                    regs(28).sva#1                               10.0000  0.0000                         
      fir:core/reg(regs(11))                    regs(11).sva#1                               10.0000  0.0000                         
      fir:core/reg(regs(27))                    regs(27).sva#1                               10.0000  0.0000                         
      fir:core/reg(regs(10))                    regs(10).sva#1                               10.0000  0.0000                         
      fir:core/reg(regs(26))                    regs(26).sva#1                               10.0000  0.0000                         
      fir:core/reg(regs(9))                     regs(9).sva#1                                10.0000  0.0000                         
      fir:core/reg(regs(25))                    regs(25).sva#1                               10.0000  0.0000                         
      fir:core/reg(regs(8))                     regs(8).sva#1                                10.0000  0.0000                         
      fir:core/reg(regs(24))                    regs(24).sva#1                               10.0000  0.0000                         
      fir:core/reg(regs(7))                     regs(7).sva#1                                10.0000  0.0000                         
      fir:core/reg(regs(23))                    regs(23).sva#1                               10.0000  0.0000                         
      fir:core/reg(regs(6))                     regs(6).sva#1                                10.0000  0.0000                         
      fir:core/reg(regs(5))                     regs(5).sva#1                                10.0000  0.0000                         
      fir:core/reg(regs(21))                    regs(21).sva#1                               10.0000  0.0000                         
      fir:core/reg(regs(22))                    regs(22).sva#1                               10.0000  0.0000                         
      fir:core/reg(regs(4))                     regs(4).sva#1                                10.0000  0.0000                         
      fir:core/reg(regs(20))                    regs(20).sva#1                               10.0000  0.0000                         
      fir:core/reg(regs(3))                     regs(3).sva#1                                10.0000  0.0000                         
      fir:core/reg(regs(19))                    regs(19).sva#1                               10.0000  0.0000                         
      fir:core/reg(regs(2))                     regs(2).sva#1                                10.0000  0.0000                         
      fir:core/reg(regs(18))                    regs(18).sva#1                               10.0000  0.0000                         
      fir:core/reg(regs(1))                     regs(1).sva#1                                10.0000  0.0000                         
      fir:core/reg(regs(17))                    regs(17).sva#1                               10.0000  0.0000                         
      fir:core/reg(regs(0))                     regs(0).sva#1                                 8.3049  1.6951                         
      fir:core/reg(regs(16))                    regs(16).sva#1                               10.0000  0.0000                         
      fir:core/reg(regs(0))#1                   in1:rsci.idat                                10.0000  0.0000                         
      fir:core/reg(regs(15))                    regs(15).sva#1                               10.0000  0.0000                         
      fir:core/reg(out1:rsc.triosy:obj.ld)      reg(out1:out1:and.cse                         8.7210  1.2790                         
      fir:core/reg(regs(30))#1                  regs(29).sva                                  6.6098  3.3902                         
      fir:core/reg(regs(29))#1                  regs(28).sva                                  6.6098  3.3902                         
      fir:core/reg(regs(28))#1                  regs(27).sva                                  6.2268  3.7732                         
      fir:core/reg(regs(27))#1                  regs(26).sva                                  6.2268  3.7732                         
      fir:core/reg(regs(26))#1                  regs(25).sva                                  7.8252  2.1748                         
      fir:core/reg(regs(25))#1                  regs(24).sva                                  7.8252  2.1748                         
      fir:core/reg(regs(24))#1                  regs(23).sva                                  7.1559  2.8441                         
      fir:core/reg(regs(23))#1                  regs(22).sva                                  7.8252  2.1748                         
      fir:core/reg(regs(22))#1                  regs(21).sva                                  7.8252  2.1748                         
      fir:core/reg(regs(21))#1                  regs(20).sva                                  7.8252  2.1748                         
      fir:core/reg(regs(20))#1                  regs(19).sva                                  6.2268  3.7732                         
      fir:core/reg(regs(19))#1                  regs(18).sva                                  6.2268  3.7732                         
      fir:core/reg(regs(18))#1                  regs(17).sva                                  6.6098  3.3902                         
      fir:core/reg(regs(17))#1                  regs(16).sva                                  6.6098  3.3902                         
      fir:core/reg(regs(16))#1                  regs(15).sva                                  2.0070  7.9930                         
      fir:core/reg(regs(15))#1                  regs(14).sva                                  2.0070  7.9930                         
      fir:core/reg(regs(14))#1                  regs(13).sva                                  6.6098  3.3902                         
      fir:core/reg(regs(13))#1                  regs(12).sva                                  6.6098  3.3902                         
      fir:core/reg(regs(12))#1                  regs(11).sva                                  6.2268  3.7732                         
      fir:core/reg(regs(11))#1                  regs(10).sva                                  6.2268  3.7732                         
      fir:core/reg(regs(10))#1                  regs(9).sva                                   7.8252  2.1748                         
      fir:core/reg(regs(9))#1                   regs(8).sva                                   7.8252  2.1748                         
      fir:core/reg(regs(8))#1                   regs(7).sva                                   8.3049  1.6951                         
      fir:core/reg(regs(7))#1                   regs(6).sva                                   7.1559  2.8441                         
      fir:core/reg(regs(6))#1                   regs(5).sva                                   7.8252  2.1748                         
      fir:core/reg(regs(5))#1                   regs(4).sva                                   7.8252  2.1748                         
      fir:core/reg(regs(4))#1                   regs(3).sva                                   6.2268  3.7732                         
      fir:core/reg(regs(3))#1                   regs(2).sva                                   6.2268  3.7732                         
      fir:core/reg(regs(2))#1                   regs(1).sva                                   6.6098  3.3902                         
      fir:core/reg(regs(1))#1                   regs(0).sva                                   6.6098  3.3902                         
      fir:core/reg(MAC:acc#21)                  acc:acc:and.itm                              -0.3122 10.3122 (clock period exceeded) 
      fir:core/reg(MAC-7:acc#2.psp)             MAC-7:acc#2.psp.sva:mx0w0                     2.5805  7.4195                         
      fir:core/reg(MAC-1:MAC:mux)               MAC-1:MAC:mux.itm#2                           8.3049  1.6951                         
      fir:core/reg(MAC-2:MAC:mux)               z.out#2                                       1.9126  8.0874                         
      fir:core/reg(MAC-3:MAC:mux)               MAC-3:MAC:mux.itm#2                           7.3906  2.6094                         
      fir:core/reg(MAC:acc.psp)                 MAC:acc.psp.sva:mx0w0                         1.8291  8.1709                         
      fir:core/reg(MAC-4:MAC:mux)               z.out#3                                       4.0855  5.9145                         
      fir:core/reg(MAC-5:MAC:mux)               MAC-5:MAC:mux.itm#2                           6.1636  3.8364                         
      fir:core/reg(MAC:acc#4.psp#1)             MAC:acc#4.psp#1.sva:mx0w0                     1.8291  8.1709                         
      fir:core/reg(MAC-10:MAC:mux)              MAC:MAC:MAC:mux1h#1.itm                       3.4907  6.5093                         
      fir:core/reg(MAC-15:MAC:mux)              MAC:MAC:MAC:mux1h.itm                         2.2228  7.7772                         
      fir:core/reg(MAC:acc#11.psp)              MAC:MAC:mux#4.itm                             3.9907  6.0093                         
      fir:core/reg(MAC-13:MAC:mux)              MAC-13:MAC:mux.itm#2                          4.5220  5.4780                         
      fir:core/reg(MAC-14:MAC:mux)              z.out#2                                       1.9126  8.0874                         
      fir:core/reg(MAC:mux)                     MAC:mux#14.itm                                7.1559  2.8441                         
      fir:core/reg(MAC-9:MAC:mux)               MAC-9:MAC:mux.itm#2                           8.3049  1.6951                         
      fir:core/reg(MAC-11:MAC:mux)              MAC-11:MAC:mux.itm#2                          7.3906  2.6094                         
      fir:core/reg(MAC:acc#5.psp)               MAC:acc#5.psp.sva:mx0w0                       1.9126  8.0874                         
      fir:core/reg(MAC-12:MAC:mux)              z.out#3                                       4.0855  5.9145                         
      fir:core/reg(MAC:acc#10.psp)              MAC:acc#10.psp.sva:mx0w0                      1.9126  8.0874                         
      fir:core/reg(MAC-11:mul)                  MAC:mux1h#8.itm                               0.2738  9.7262                         
      fir:core/reg(MAC-15:i:slc(MAC:i(5:0))(5)) MAC:slc(MAC-15:acc#2)(5).itm                  8.3583  1.6417                         
      fir:core/reg(MAC-10:mul)                  MAC:mux1h#10.itm                              0.8476  9.1524                         
      fir:core/reg(MAC:acc#12)                  MAC:acc#16.itm:mx0w0                          1.0000  9.0000                         
      fir:core/reg(MAC-12:mul)                  MAC:MAC:mux#5.itm                             0.9668  9.0332                         
      fir:core/reg(MAC:acc#25)                  MAC:acc#25.itm#2                             -0.2695 10.2695 (clock period exceeded) 
      fir:core/reg(MAC:acc#26)                  MAC:acc#16.itm:mx0w0                          1.0000  9.0000                         
      fir:core/reg(MAC-8:acc#2.psp)             MAC:slc(MAC-8:acc#2.psp.sva:mx0w0)(4)#1.itm   2.3490  7.6510                         
      fir:core/reg(MAC-8:acc#2.psp)#4           MAC:slc(MAC-8:acc#2.psp.sva:mx0w0)(0).itm     2.3490  7.6510                         
      fir:core/reg(MAC-12:acc#2.psp)            MAC:slc(MAC-12:acc#2.psp.sva:mx0w0)(4)#7.itm  6.2171  3.7829                         
      fir:core/reg(MAC-12:acc#2.psp)#4          MAC:slc(MAC-12:acc#2.psp.sva:mx0w0)(0)#3.itm  6.2171  3.7829                         
      fir:core/reg(MAC-14:acc#2.psp)            MAC:slc(MAC-14:acc#2.psp.sva:mx0w0)(4)#1.itm  2.3490  7.6510                         
      fir:core/reg(MAC-14:acc#2.psp)#4          MAC:slc(MAC-14:acc#2.psp.sva:mx0w0)(0).itm    2.3490  7.6510                         
      fir                                       coeffs:rsc.radr                              -1.3587 11.3587 (clock period exceeded) 
      fir                                       coeffs:rsc.triosy.lz                         10.0000  0.0000                         
      fir                                       in1:rsc.triosy.lz                            10.0000  0.0000                         
      fir                                       out1:rsc.dat                                 10.0000  0.0000                         
      fir                                       out1:rsc.triosy.lz                           10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    6     1 
    -                    5     2 
    -                    4     1 
    -                   30     8 
    -                    3     2 
    -                    2     4 
    and                          
    -                   30     1 
    -                    1    20 
    mul                          
    -                   30     8 
    mux                          
    -                    5     1 
    -                   30     4 
    -                    3     1 
    -                    2     2 
    -                   16    24 
    -                    1     2 
    mux1h                        
    -                   30     2 
    -                   16     2 
    -                    1     4 
    nor                          
    -                    1    26 
    not                          
    -                    1    59 
    or                           
    -                    1    24 
    read_port                    
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                    4     1 
    -                   30     7 
    -                    3     2 
    -                    2     3 
    -                   16    76 
    -                    1     9 
    write_port                   
    -                    0     1 
    
  End of Report
