# hades.models.Design file
#  
[name] InvMixCol
[components]
hades.models.Design INdot09 33600 8400 @N 1001 $TO_BE_REPLACED$xtimeDot0D.hds
hades.models.Design unnamed4 33600 35400 @N 1001 $TO_BE_REPLACED$xtimeDot0E.hds
hades.models.rtlib.io.OpinVectorLarge Wo 67200 36000 @N 1001 32 1.0E-9 1
hades.models.Design unnamed3 34200 26400 @N 1001 $TO_BE_REPLACED$xtimeDot0E.hds
hades.models.Design unnamed2 34200 16200 @N 1001 $TO_BE_REPLACED$xtimeDot0E.hds
hades.models.Design INdot03 33600 6600 @N 1001 $TO_BE_REPLACED$xtimeDot0B.hds
hades.models.rtlib.io.IpinVectorLarge Win 19200 2400 @N 1001 32 UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU_B 1.0E-9 1
hades.models.Design INdot6 32400 30600 @N 1001 $TO_BE_REPLACED$xtimeDot0B.hds
hades.models.Design INdot5 31800 28200 @N 1001 $TO_BE_REPLACED$xtimeDot0B.hds
hades.models.Design INdot4 34200 19200 @N 1001 $TO_BE_REPLACED$xtimeDot0B.hds
hades.models.rtlib.io.Merge i5 63000 35400 @N 1001 32 24 8 00001001000011010000101100001110_B 1.0E-8
hades.models.Design INdot16 24000 34800 @N 1001 $TO_BE_REPLACED$xtimeDot09.hds
hades.models.rtlib.io.Subset i4 25800 11400 @N 1001 32 7 0 00000001_B 1.0E-8
hades.models.Design xtime\u0028in\u0029 33000 4800 @N 1001 $TO_BE_REPLACED$xtimeDot0E.hds
hades.models.Design INdot15 32400 32400 @N 1001 $TO_BE_REPLACED$xtimeDot0D.hds
hades.models.rtlib.io.Subset i3 25800 8400 @N 1001 32 15 8 00000000_B 1.0E-8
hades.models.Design INdot14 34200 24600 @N 1001 $TO_BE_REPLACED$xtimeDot09.hds
hades.models.rtlib.io.Subset i2 25800 6000 @N 1001 32 23 16 00000000_B 1.0E-8
hades.models.rtlib.io.Subset i1 27000 3600 @N 1001 32 31 24 00000000_B 1.0E-8
hades.models.Design INdot13 34200 22800 @N 1001 $TO_BE_REPLACED$xtimeDot0D.hds
hades.models.rtlib.io.Merge3 i0 62400 28200 @N 1001 24 8 8 8 000010010000110100001011_B 1.0E-8
hades.models.Design INdot12 34200 18000 @N 1001 $TO_BE_REPLACED$xtimeDot0D.hds
hades.models.Design INdot11 34200 14400 @N 1001 $TO_BE_REPLACED$xtimeDot09.hds
hades.models.Design INdot10 33600 10200 @N 1001 $TO_BE_REPLACED$xtimeDot09.hds
hades.models.Design Add 41400 6000 @N 1001 $TO_BE_REPLACED$Add_4_8bits.hds
hades.models.Design Add3 42000 32400 @N 1001 $TO_BE_REPLACED$Add_4_8bits.hds
hades.models.Design Add2 42000 24600 @N 1001 $TO_BE_REPLACED$Add_4_8bits.hds
hades.models.Design Add1 42000 15600 @N 1001 $TO_BE_REPLACED$Add_4_8bits.hds
[end components]
[signals]
hades.signals.SignalStdLogicVector n9 8 2 INdot4 xtime(IN)xorIN Add1 in1 3 2 39000 19800 40200 19800 2 40200 19800 40200 17400 2 40200 17400 42000 17400 0 
hades.signals.SignalStdLogicVector n8 8 2 unnamed2 xtime(IN)xorIN Add1 in2 1 2 39000 16800 42000 16800 0 
hades.signals.SignalStdLogicVector n7 8 2 Add Col i0 A 2 2 46200 6600 61800 6600 2 61800 6600 61800 28200 0 
hades.signals.SignalStdLogicVector n6 8 2 INdot11 xtime(IN)xorIN Add1 In3 3 2 39000 15000 40800 15000 2 40800 15000 40800 16200 2 40800 16200 42000 16200 0 
hades.signals.SignalStdLogicVector n5 8 5 i3 Y INdot4 In INdot09 In INdot16 In unnamed3 In 18 2 25800 9000 25800 10200 2 25800 9000 25800 10200 2 25800 10200 28200 10200 2 28200 10200 28200 19800 2 28200 19800 34200 19800 2 25800 9000 25800 10200 2 25800 10200 28200 10200 2 28200 10200 28200 27000 2 28200 27000 34200 27000 2 25800 9000 25800 10200 2 25800 10200 28200 10200 2 28200 10200 28200 34200 2 28200 10200 32400 10200 2 32400 10200 32400 9000 2 32400 9000 33600 9000 2 28200 34200 22200 34200 2 22200 34200 22200 35400 2 22200 35400 24000 35400 3 28200 10200 25800 10200 25800 9000 
hades.signals.SignalStdLogicVector n19 8 2 INdot14 xtime(IN)xorIN Add2 in2 3 2 39000 25200 39600 25200 2 39600 25200 39600 25800 2 39600 25800 42000 25800 0 
hades.signals.SignalStdLogicVector n4 8 2 INdot03 xtime(IN)xorIN Add in2 1 2 38400 7200 41400 7200 0 
hades.signals.SignalStdLogicVector n18 8 2 INdot13 xtime(IN)xorIN Add2 In3 3 2 39000 23400 40800 23400 2 40800 23400 40800 25200 2 40800 25200 42000 25200 0 
hades.signals.SignalStdLogicVector n3 8 5 i2 Y INdot03 In INdot14 In INdot15 In unnamed2 In 17 2 25800 6600 25800 7200 2 25800 7200 33600 7200 2 25800 6600 25800 7200 2 25800 7200 30600 7200 2 30600 7200 30600 16800 2 30600 16800 34200 16800 2 25800 6600 25800 7200 2 25800 7200 30600 7200 2 30600 25200 30600 25800 2 25800 6600 25800 7200 2 25800 7200 30600 7200 2 30600 7200 30600 33600 2 30600 7200 30600 25200 2 30600 25200 34200 25200 2 30600 33600 31800 33600 2 31800 33600 31800 33000 2 31800 33000 32400 33000 4 30600 7200 30600 25200 25800 7200 25800 6600 
hades.signals.SignalStdLogicVector n17 8 2 INdot09 xtime(IN)xorIN Add in1 4 2 38400 9000 39600 9000 2 39600 9000 39600 8400 2 39600 8400 39600 7800 2 39600 7800 41400 7800 0 
hades.signals.SignalStdLogicVector n2 8 2 xtime(in) xtime(IN)xorIN Add In3 3 2 37800 5400 40800 5400 2 40800 5400 40800 6600 2 40800 6600 41400 6600 0 
hades.signals.SignalStdLogicVector n16 24 2 i0 Y i5 A 1 2 62400 28800 62400 35400 0 
hades.signals.SignalStdLogicVector n1 8 2 INdot10 xtime(IN)xorIN Add in0 3 2 38400 10800 40800 10800 2 40800 10800 40800 8400 2 40800 8400 41400 8400 0 
hades.signals.SignalStdLogicVector n15 8 2 unnamed4 xtime(IN)xorIN Add3 in0 3 2 38400 36000 40800 36000 2 40800 36000 40800 34800 2 40800 34800 42000 34800 0 
hades.signals.SignalStdLogicVector n0 32 5 Win Y i1 A i2 A i3 A i4 A 14 2 19200 2400 27000 2400 2 27000 2400 27000 3600 2 19200 2400 21600 2400 2 21600 2400 21600 5400 2 21600 5400 25800 5400 2 25800 5400 25800 6000 2 19200 2400 21600 2400 2 21600 2400 21600 7800 2 21600 7800 25800 7800 2 25800 7800 25800 8400 2 19200 2400 21600 2400 2 21600 2400 21600 10800 2 21600 10800 25800 10800 2 25800 10800 25800 11400 2 19200 2400 21600 2400 
hades.signals.SignalStdLogicVector n14 8 2 INdot6 xtime(IN)xorIN Add3 In3 3 2 37200 31200 39000 31200 2 39000 31200 39000 33000 2 39000 33000 42000 33000 0 
hades.signals.SignalStdLogicVector n13 8 2 Add2 Col i0 C 2 2 46800 25200 63000 25200 2 63000 25200 63000 28200 0 
hades.signals.SignalStdLogicVector n12 8 2 INdot5 xtime(IN)xorIN Add2 in0 3 2 36600 28800 41400 28800 2 41400 28800 41400 27000 2 41400 27000 42000 27000 0 
hades.signals.SignalStdLogicVector n11 8 2 unnamed3 xtime(IN)xorIN Add2 in1 3 2 39000 27000 39600 27000 2 39600 27000 39600 26400 2 39600 26400 42000 26400 0 
hades.signals.SignalStdLogicVector n10 8 2 Add1 Col i0 B 2 2 46800 16200 62400 16200 2 62400 16200 62400 28200 0 
hades.signals.SignalStdLogicVector n24 32 2 i5 Y Wo A 1 2 63000 36000 67200 36000 0 
hades.signals.SignalStdLogicVector n23 8 2 Add3 Col i5 B 2 2 46800 33000 63600 33000 2 63600 33000 63600 35400 0 
hades.signals.SignalStdLogicVector n1_1 8 5 i1 Y INdot6 In INdot11 In INdot13 In xtime(in) In 18 2 27000 4200 27000 5400 2 27000 5400 33000 5400 2 27000 4200 27000 5400 2 27000 5400 29400 5400 2 29400 15000 29400 15600 2 27000 4200 27000 5400 2 27000 5400 29400 5400 2 29400 23400 29400 24600 2 29400 24600 29400 25200 2 27000 4200 27000 5400 2 27000 5400 29400 5400 2 29400 5400 29400 31200 2 29400 31200 32400 31200 2 29400 5400 29400 15000 2 29400 15000 34200 15000 2 29400 5400 29400 23400 2 29400 23400 33600 23400 2 33600 23400 34200 23400 5 27000 4200 29400 23400 29400 5400 27000 5400 29400 15000 
hades.signals.SignalStdLogicVector n22 8 2 INdot12 xtime(IN)xorIN Add1 in0 3 2 39000 18600 41400 18600 2 41400 18600 41400 18000 2 41400 18000 42000 18000 0 
hades.signals.SignalStdLogicVector n6_0_0 8 5 i4 Y INdot5 In INdot10 In INdot12 In unnamed4 In 20 2 25800 12000 25800 13200 2 25800 12000 25800 13200 2 25800 12000 25800 13200 2 25800 13200 30000 13200 2 30000 13200 30000 18600 2 25800 12000 25800 13200 2 25800 13200 30000 13200 2 30000 18600 30000 28800 2 30000 28800 31800 28800 2 25800 12000 25800 13200 2 25800 13200 30000 13200 2 25800 12000 25800 13200 2 25800 13200 30000 13200 2 30000 13200 30000 36000 2 30000 36000 33600 36000 2 30000 13200 33000 13200 2 33000 13200 33000 10800 2 33000 10800 33600 10800 2 30000 13200 30000 18600 2 30000 18600 34200 18600 4 30000 13200 25800 13200 30000 18600 25800 12000 
hades.signals.SignalStdLogicVector n21 8 2 INdot16 xtime(IN)xorIN Add3 in1 3 2 28800 35400 31200 35400 2 31200 35400 31200 34200 2 31200 34200 42000 34200 0 
hades.signals.SignalStdLogicVector n20 8 2 INdot15 xtime(IN)xorIN Add3 in2 3 2 37200 33000 38400 33000 2 38400 33000 38400 33600 2 38400 33600 42000 33600 0 
[end signals]
[end]
