
always @(posedge clk) begin
  if (!resetn) begin
    // Active-low synchronous reset
    q <= 16'b0;
  end else begin
    // Conditional update based on byte enables
    // Lower byte (bits 7:0) - controlled by byteena[0]
    if (byteena[0]) begin
      q[7:0] <= d[7:0];
    end
    
    // Upper byte (bits 15:8) - controlled by byteena[1]
    if (byteena[1]) begin
      q[15:8] <= d[15:8];
    end
  end
end

endmodule