

================================================================
== Vivado HLS Report for 'Accelerator_DCT_Block_proc'
================================================================
* Date:           Thu Oct 29 22:12:25 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        accelerator
* Solution:       solution2opt
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  513|  513|  513|  513|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+-----+-----+-----+-----+----------+
        |                                                    |                                         |  Latency  |  Interval | Pipeline |
        |                      Instance                      |                  Module                 | min | max | min | max |   Type   |
        +----------------------------------------------------+-----------------------------------------+-----+-----+-----+-----+----------+
        |grp_Accelerator_MAT_Multiply_fu_83                  |Accelerator_MAT_Multiply                 |  367|  367|  301|  301| dataflow |
        |grp_Accelerator_MAT_Multiply2_Loop_Row_proc_fu_146  |Accelerator_MAT_Multiply2_Loop_Row_proc  |   66|   66|   66|   66|   none   |
        |grp_Accelerator_MAT_Multiply2_Loop_Col_proc_fu_115  |Accelerator_MAT_Multiply2_Loop_Col_proc  |   75|   75|   75|   75|   none   |
        |grp_Accelerator_MAT_Multiply_fu_83                  |Accelerator_MAT_Multiply                 |  367|  367|  301|  301| dataflow |
        |grp_Accelerator_MAT_Multiply2_Loop_Row_proc_fu_146  |Accelerator_MAT_Multiply2_Loop_Row_proc  |   66|   66|   66|   66|   none   |
        |grp_Accelerator_MAT_Multiply2_Loop_Col_proc_fu_115  |Accelerator_MAT_Multiply2_Loop_Col_proc  |   75|   75|   75|   75|   none   |
        +----------------------------------------------------+-----------------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        8|     40|    6294|   8424|
|Memory           |        2|      -|    1152|     72|
|Multiplexer      |        -|      -|       -|     36|
|Register         |        -|      -|      26|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       10|     40|    7472|   8534|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|     18|       7|     16|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------------+---------+-------+------+------+
    |                   Instance                   |                  Module                 | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------------------+-----------------------------------------+---------+-------+------+------+
    |Accelerator_MAT_Multiply_U0                   |Accelerator_MAT_Multiply                 |        4|     10|  1877|  2289|
    |Accelerator_MAT_Multiply_U1_1                 |Accelerator_MAT_Multiply                 |        4|     10|  1877|  2289|
    |Accelerator_MAT_Multiply2_Loop_Col_proc_U0    |Accelerator_MAT_Multiply2_Loop_Col_proc  |        0|     10|  1240|  1866|
    |Accelerator_MAT_Multiply2_Loop_Col_proc_U1_1  |Accelerator_MAT_Multiply2_Loop_Col_proc  |        0|     10|  1240|  1866|
    |Accelerator_MAT_Multiply2_Loop_Row_proc_U0    |Accelerator_MAT_Multiply2_Loop_Row_proc  |        0|      0|    30|    57|
    |Accelerator_MAT_Multiply2_Loop_Row_proc_U1_1  |Accelerator_MAT_Multiply2_Loop_Row_proc  |        0|      0|    30|    57|
    +----------------------------------------------+-----------------------------------------+---------+-------+------+------+
    |Total                                         |                                         |        8|     40|  6294|  8424|
    +----------------------------------------------+-----------------------------------------+---------+-------+------+------+

    * Memory: 
    +-------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+
    |       Memory      |                   Module                   | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+
    |A_cached_row_i1_U  |Accelerator_DCT_Block_proc_A_cached_row_i1  |        0|  64|   4|     8|   32|     1|          256|
    |A_cached_row_i_U   |Accelerator_DCT_Block_proc_A_cached_row_i1  |        0|  64|   4|     8|   32|     1|          256|
    |T_0_U              |Accelerator_DCT_Block_proc_T_0              |        0|  64|   4|     8|   32|     1|          256|
    |T_1_U              |Accelerator_DCT_Block_proc_T_1              |        0|  64|   4|     8|   32|     1|          256|
    |T_2_U              |Accelerator_DCT_Block_proc_T_2              |        0|  64|   4|     8|   32|     1|          256|
    |T_3_U              |Accelerator_DCT_Block_proc_T_3              |        0|  64|   4|     8|   32|     1|          256|
    |T_4_U              |Accelerator_DCT_Block_proc_T_4              |        0|  64|   4|     8|   32|     1|          256|
    |T_5_U              |Accelerator_DCT_Block_proc_T_5              |        0|  64|   4|     8|   32|     1|          256|
    |T_6_U              |Accelerator_DCT_Block_proc_T_6              |        0|  64|   4|     8|   32|     1|          256|
    |T_7_U              |Accelerator_DCT_Block_proc_T_7              |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_0_U           |Accelerator_DCT_Block_proc_Tinv_0           |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_1_U           |Accelerator_DCT_Block_proc_Tinv_1           |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_2_U           |Accelerator_DCT_Block_proc_Tinv_2           |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_3_U           |Accelerator_DCT_Block_proc_Tinv_3           |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_4_U           |Accelerator_DCT_Block_proc_Tinv_4           |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_5_U           |Accelerator_DCT_Block_proc_Tinv_5           |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_6_U           |Accelerator_DCT_Block_proc_Tinv_6           |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_7_U           |Accelerator_DCT_Block_proc_Tinv_7           |        0|  64|   4|     8|   32|     1|          256|
    |Y_U                |Accelerator_DCT_Block_proc_Y                |        1|   0|   0|    64|   32|     1|         2048|
    |temp_U             |Accelerator_DCT_Block_proc_temp             |        1|   0|   0|    64|   32|     1|         2048|
    +-------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total              |                                            |        2|1152|  72|   272|  640|    20|         8704|
    +-------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                     Variable Name                     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Accelerator_MAT_Multiply2_Loop_Col_proc_U1_1_ap_start  |    and   |      0|  0|   1|           1|           1|
    |Accelerator_MAT_Multiply_U1_1_ap_start                 |    and   |      0|  0|   1|           1|           1|
    +-------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                  |          |      0|  0|   2|           2|           2|
    +-------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                   Name                                  | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_chn_write_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_Tinv_0           |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_Tinv_1           |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_Tinv_2           |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_Tinv_3           |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_Tinv_4           |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_Tinv_5           |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_Tinv_6           |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_Tinv_7           |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_Y                |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply_U0_T_0                             |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply_U0_T_1                             |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply_U0_T_2                             |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply_U0_T_3                             |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply_U0_T_4                             |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply_U0_T_5                             |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply_U0_T_6                             |   1|          2|    1|          2|
    |ap_chn_write_Accelerator_MAT_Multiply_U0_T_7                             |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_0_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_1_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_2_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_3_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_4_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_5_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_6_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_7_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_C_pipo_status    |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply_U0_A_0_pipo_status                 |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply_U0_A_1_pipo_status                 |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply_U0_A_2_pipo_status                 |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply_U0_A_3_pipo_status                 |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply_U0_A_4_pipo_status                 |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply_U0_A_5_pipo_status                 |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply_U0_A_6_pipo_status                 |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply_U0_A_7_pipo_status                 |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply_U0_ap_ready                        |   1|          2|    1|          2|
    |ap_sig_ready_Accelerator_MAT_Multiply_U1_1_ap_ready                      |   1|          2|    1|          2|
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                    |  36|         72|   36|         72|
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |                                   Name                                  | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS                                                                    |  1|   0|    1|          0|
    |ap_reg_procdone_Accelerator_MAT_Multiply2_Loop_Col_proc_U0               |  1|   0|    1|          0|
    |ap_reg_procdone_Accelerator_MAT_Multiply2_Loop_Col_proc_U1_1             |  1|   0|    1|          0|
    |ap_reg_procdone_Accelerator_MAT_Multiply2_Loop_Row_proc_U0               |  1|   0|    1|          0|
    |ap_reg_procdone_Accelerator_MAT_Multiply2_Loop_Row_proc_U1_1             |  1|   0|    1|          0|
    |ap_reg_procdone_Accelerator_MAT_Multiply_U0                              |  1|   0|    1|          0|
    |ap_reg_procdone_Accelerator_MAT_Multiply_U1_1                            |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_0_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_1_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_2_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_3_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_4_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_5_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_6_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_B_7_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply2_Loop_Col_proc_U0_C_pipo_status    |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply_U0_A_0_pipo_status                 |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply_U0_A_1_pipo_status                 |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply_U0_A_2_pipo_status                 |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply_U0_A_3_pipo_status                 |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply_U0_A_4_pipo_status                 |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply_U0_A_5_pipo_status                 |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply_U0_A_6_pipo_status                 |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply_U0_A_7_pipo_status                 |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply_U0_ap_ready                        |  1|   0|    1|          0|
    |ap_reg_ready_Accelerator_MAT_Multiply_U1_1_ap_ready                      |  1|   0|    1|          0|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                    | 26|   0|   26|          0|
    +-------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | Accelerator_DCT_Block__proc | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | Accelerator_DCT_Block__proc | return value |
|ap_start     |  in |    1| ap_ctrl_hs | Accelerator_DCT_Block__proc | return value |
|ap_continue  |  in |    1| ap_ctrl_hs | Accelerator_DCT_Block__proc | return value |
|ap_done      | out |    1| ap_ctrl_hs | Accelerator_DCT_Block__proc | return value |
|ap_idle      | out |    1| ap_ctrl_hs | Accelerator_DCT_Block__proc | return value |
|ap_ready     | out |    1| ap_ctrl_hs | Accelerator_DCT_Block__proc | return value |
|function_r   |  in |    8|   ap_none  |          function_r         |    scalar    |
|X_dout       |  in |   32|   ap_fifo  |              X              |    pointer   |
|X_empty_n    |  in |    1|   ap_fifo  |              X              |    pointer   |
|X_read       | out |    1|   ap_fifo  |              X              |    pointer   |
|Y_address0   | out |    6|  ap_memory |              Y              |     array    |
|Y_ce0        | out |    1|  ap_memory |              Y              |     array    |
|Y_d0         | out |   32|  ap_memory |              Y              |     array    |
|Y_q0         |  in |   32|  ap_memory |              Y              |     array    |
|Y_we0        | out |    1|  ap_memory |              Y              |     array    |
|Y_address1   | out |    6|  ap_memory |              Y              |     array    |
|Y_ce1        | out |    1|  ap_memory |              Y              |     array    |
|Y_d1         | out |   32|  ap_memory |              Y              |     array    |
|Y_q1         |  in |   32|  ap_memory |              Y              |     array    |
|Y_we1        | out |    1|  ap_memory |              Y              |     array    |
+-------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!cond)
	7  / (cond)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	6  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_11 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(float* %X, [8 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11)

ST_1: function_read [1/1] 0.00ns
newFuncRoot:1  %function_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %function_r)

ST_1: A_cached_row_i1 [1/1] 2.39ns
newFuncRoot:2  %A_cached_row_i1 = alloca [8 x float], align 16

ST_1: A_cached_row_i [1/1] 2.39ns
newFuncRoot:3  %A_cached_row_i = alloca [8 x float], align 16

ST_1: temp [1/1] 2.71ns
newFuncRoot:4  %temp = alloca [64 x float], align 4

ST_1: cond [1/1] 2.00ns
newFuncRoot:5  %cond = icmp eq i8 %function_read, 1

ST_1: stg_17 [1/1] 0.00ns
newFuncRoot:6  br i1 %cond, label %0, label %1

ST_1: stg_18 [2/2] 0.00ns
:0  call fastcc void @Accelerator_MAT_Multiply([8 x float]* nocapture @T_0, [8 x float]* nocapture @T_1, [8 x float]* nocapture @T_2, [8 x float]* nocapture @T_3, [8 x float]* nocapture @T_4, [8 x float]* nocapture @T_5, [8 x float]* nocapture @T_6, [8 x float]* nocapture @T_7, float* %X, [64 x float]* nocapture %temp)

ST_1: stg_19 [2/2] 0.00ns
:0  call fastcc void @Accelerator_MAT_Multiply([8 x float]* nocapture @Tinv_0, [8 x float]* nocapture @Tinv_1, [8 x float]* nocapture @Tinv_2, [8 x float]* nocapture @Tinv_3, [8 x float]* nocapture @Tinv_4, [8 x float]* nocapture @Tinv_5, [8 x float]* nocapture @Tinv_6, [8 x float]* nocapture @Tinv_7, float* %X, [64 x float]* nocapture %temp)


 <State 2>: 0.00ns
ST_2: stg_20 [1/2] 0.00ns
:0  call fastcc void @Accelerator_MAT_Multiply([8 x float]* nocapture @T_0, [8 x float]* nocapture @T_1, [8 x float]* nocapture @T_2, [8 x float]* nocapture @T_3, [8 x float]* nocapture @T_4, [8 x float]* nocapture @T_5, [8 x float]* nocapture @T_6, [8 x float]* nocapture @T_7, float* %X, [64 x float]* nocapture %temp)


 <State 3>: 0.00ns
ST_3: stg_21 [2/2] 0.00ns
:2  call fastcc void @Accelerator_MAT_Multiply2_Loop_Row_proc([64 x float]* nocapture %temp, [8 x float]* nocapture %A_cached_row_i1)


 <State 4>: 0.00ns
ST_4: stg_22 [1/2] 0.00ns
:2  call fastcc void @Accelerator_MAT_Multiply2_Loop_Row_proc([64 x float]* nocapture %temp, [8 x float]* nocapture %A_cached_row_i1)


 <State 5>: 0.00ns
ST_5: stg_23 [2/2] 0.00ns
:3  call fastcc void @Accelerator_MAT_Multiply2_Loop_Col_proc([8 x float]* nocapture %A_cached_row_i1, [8 x float]* nocapture @Tinv_0, [8 x float]* nocapture @Tinv_1, [8 x float]* nocapture @Tinv_2, [8 x float]* nocapture @Tinv_3, [8 x float]* nocapture @Tinv_4, [8 x float]* nocapture @Tinv_5, [8 x float]* nocapture @Tinv_6, [8 x float]* nocapture @Tinv_7, [64 x float]* nocapture %Y)


 <State 6>: 0.00ns
ST_6: stg_24 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str12) nounwind

ST_6: stg_25 [1/2] 0.00ns
:3  call fastcc void @Accelerator_MAT_Multiply2_Loop_Col_proc([8 x float]* nocapture %A_cached_row_i1, [8 x float]* nocapture @Tinv_0, [8 x float]* nocapture @Tinv_1, [8 x float]* nocapture @Tinv_2, [8 x float]* nocapture @Tinv_3, [8 x float]* nocapture @Tinv_4, [8 x float]* nocapture @Tinv_5, [8 x float]* nocapture @Tinv_6, [8 x float]* nocapture @Tinv_7, [64 x float]* nocapture %Y)

ST_6: stg_26 [1/1] 0.00ns
:4  br label %.ret.exitStub

ST_6: stg_27 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str12) nounwind

ST_6: stg_28 [1/2] 0.00ns
:3  call fastcc void @Accelerator_MAT_Multiply2_Loop_Col_proc([8 x float]* nocapture %A_cached_row_i, [8 x float]* nocapture @T_0, [8 x float]* nocapture @T_1, [8 x float]* nocapture @T_2, [8 x float]* nocapture @T_3, [8 x float]* nocapture @T_4, [8 x float]* nocapture @T_5, [8 x float]* nocapture @T_6, [8 x float]* nocapture @T_7, [64 x float]* nocapture %Y)

ST_6: stg_29 [1/1] 0.00ns
:4  br label %.ret.exitStub

ST_6: stg_30 [1/1] 0.00ns
.ret.exitStub:0  ret void


 <State 7>: 0.00ns
ST_7: stg_31 [1/2] 0.00ns
:0  call fastcc void @Accelerator_MAT_Multiply([8 x float]* nocapture @Tinv_0, [8 x float]* nocapture @Tinv_1, [8 x float]* nocapture @Tinv_2, [8 x float]* nocapture @Tinv_3, [8 x float]* nocapture @Tinv_4, [8 x float]* nocapture @Tinv_5, [8 x float]* nocapture @Tinv_6, [8 x float]* nocapture @Tinv_7, float* %X, [64 x float]* nocapture %temp)


 <State 8>: 0.00ns
ST_8: stg_32 [2/2] 0.00ns
:2  call fastcc void @Accelerator_MAT_Multiply2_Loop_Row_proc([64 x float]* nocapture %temp, [8 x float]* nocapture %A_cached_row_i)


 <State 9>: 0.00ns
ST_9: stg_33 [1/2] 0.00ns
:2  call fastcc void @Accelerator_MAT_Multiply2_Loop_Row_proc([64 x float]* nocapture %temp, [8 x float]* nocapture %A_cached_row_i)


 <State 10>: 0.00ns
ST_10: stg_34 [2/2] 0.00ns
:3  call fastcc void @Accelerator_MAT_Multiply2_Loop_Col_proc([8 x float]* nocapture %A_cached_row_i, [8 x float]* nocapture @T_0, [8 x float]* nocapture @T_1, [8 x float]* nocapture @T_2, [8 x float]* nocapture @T_3, [8 x float]* nocapture @T_4, [8 x float]* nocapture @T_5, [8 x float]* nocapture @T_6, [8 x float]* nocapture @T_7, [64 x float]* nocapture %Y)



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ function_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x9aa1e9e650; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x9aa1e9fa00; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x9aa1e9f070; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Tinv_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x9aa1e9f100; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x9aa1e9e770; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x9aa1e9ee30; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x9aa1e9e1d0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x9aa1e9f460; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x9aa1e9e0b0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x9aa1e9e6e0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x9aa1e9ec80; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x9aa1e9f8e0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x9aa1e9f190; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x9aa1e9e800; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x9aa1e9f220; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x9aa1e9f730; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x9aa1e9eda0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x9aa1e9ebf0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x9aa1e9e140; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_11          (specinterface       ) [ 00000000000]
function_read   (read                ) [ 00000000000]
A_cached_row_i1 (alloca              ) [ 00111111111]
A_cached_row_i  (alloca              ) [ 00111111111]
temp            (alloca              ) [ 00111001110]
cond            (icmp                ) [ 01111111111]
stg_17          (br                  ) [ 00000000000]
stg_20          (call                ) [ 00000000000]
stg_22          (call                ) [ 00000000000]
stg_24          (specdataflowpipeline) [ 00000000000]
stg_25          (call                ) [ 00000000000]
stg_26          (br                  ) [ 00000000000]
stg_27          (specdataflowpipeline) [ 00000000000]
stg_28          (call                ) [ 00000000000]
stg_29          (br                  ) [ 00000000000]
stg_30          (ret                 ) [ 00000000000]
stg_31          (call                ) [ 00000000000]
stg_33          (call                ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="function_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="function_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Tinv_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Tinv_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Tinv_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Tinv_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Tinv_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Tinv_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Tinv_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Tinv_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="T_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="T_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="T_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="T_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="T_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="T_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="T_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="T_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Accelerator_MAT_Multiply"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Accelerator_MAT_Multiply2_Loop_Row_proc"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Accelerator_MAT_Multiply2_Loop_Col_proc"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="A_cached_row_i1_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_cached_row_i1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="A_cached_row_i_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_cached_row_i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="temp_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="function_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="function_read/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_Accelerator_MAT_Multiply_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="32" slack="0"/>
<pin id="87" dir="0" index="3" bw="32" slack="0"/>
<pin id="88" dir="0" index="4" bw="32" slack="0"/>
<pin id="89" dir="0" index="5" bw="32" slack="0"/>
<pin id="90" dir="0" index="6" bw="32" slack="0"/>
<pin id="91" dir="0" index="7" bw="32" slack="0"/>
<pin id="92" dir="0" index="8" bw="32" slack="0"/>
<pin id="93" dir="0" index="9" bw="32" slack="0"/>
<pin id="94" dir="0" index="10" bw="32" slack="0"/>
<pin id="95" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_18/1 stg_19/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_Accelerator_MAT_Multiply2_Loop_Col_proc_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="32" slack="0"/>
<pin id="119" dir="0" index="3" bw="32" slack="0"/>
<pin id="120" dir="0" index="4" bw="32" slack="0"/>
<pin id="121" dir="0" index="5" bw="32" slack="0"/>
<pin id="122" dir="0" index="6" bw="32" slack="0"/>
<pin id="123" dir="0" index="7" bw="32" slack="0"/>
<pin id="124" dir="0" index="8" bw="32" slack="0"/>
<pin id="125" dir="0" index="9" bw="32" slack="0"/>
<pin id="126" dir="0" index="10" bw="32" slack="0"/>
<pin id="127" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_23/5 stg_34/10 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_Accelerator_MAT_Multiply2_Loop_Row_proc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_21/3 stg_32/8 "/>
</bind>
</comp>

<comp id="152" class="1004" name="cond_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/1 "/>
</bind>
</comp>

<comp id="158" class="1005" name="cond_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="5"/>
<pin id="160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="48" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="48" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="48" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="46" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="96"><net_src comp="52" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="83" pin=3"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="83" pin=4"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="83" pin=5"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="83" pin=6"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="83" pin=7"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="83" pin=8"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="83" pin=9"/></net>

<net id="106"><net_src comp="72" pin="1"/><net_sink comp="83" pin=10"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="83" pin=3"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="83" pin=4"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="83" pin=5"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="83" pin=6"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="83" pin=7"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="83" pin=8"/></net>

<net id="128"><net_src comp="56" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="115" pin=3"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="115" pin=4"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="115" pin=5"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="115" pin=6"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="115" pin=7"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="115" pin=8"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="115" pin=9"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="115" pin=10"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="115" pin=3"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="115" pin=4"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="115" pin=5"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="115" pin=6"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="115" pin=7"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="115" pin=8"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="115" pin=9"/></net>

<net id="151"><net_src comp="54" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="76" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="50" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X | {}
	Port: Y | {}
	Port: Tinv_0 | {}
	Port: Tinv_1 | {}
	Port: Tinv_2 | {}
	Port: Tinv_3 | {}
	Port: Tinv_4 | {}
	Port: Tinv_5 | {}
	Port: Tinv_6 | {}
	Port: Tinv_7 | {}
	Port: T_0 | {}
	Port: T_1 | {}
	Port: T_2 | {}
	Port: T_3 | {}
	Port: T_4 | {}
	Port: T_5 | {}
	Port: T_6 | {}
	Port: T_7 | {}
  - Chain level:
	State 1
		stg_17 : 1
		stg_18 : 1
		stg_19 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|
|          |         grp_Accelerator_MAT_Multiply_fu_83         |    4    |    10   |  48.234 |   2085  |   1965  |
|   call   | grp_Accelerator_MAT_Multiply2_Loop_Col_proc_fu_115 |    0    |    10   |  31.321 |   1841  |   1782  |
|          | grp_Accelerator_MAT_Multiply2_Loop_Row_proc_fu_146 |    0    |    0    |  1.571  |    41   |    41   |
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |                     cond_fu_152                    |    0    |    0    |    0    |    0    |    3    |
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |              function_read_read_fu_76              |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                    |    4    |    20   |  81.126 |   3967  |   3791  |
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
| A_cached_row_i|    0   |   64   |    4   |
|A_cached_row_i1|    0   |   64   |    4   |
|      temp     |    1   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |    1   |   128  |    8   |
+---------------+--------+--------+--------+

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|cond_reg_158|    1   |
+------------+--------+
|    Total   |    1   |
+------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|         grp_Accelerator_MAT_Multiply_fu_83         |  p1  |   2  |  32  |   64   ||    32   |
|         grp_Accelerator_MAT_Multiply_fu_83         |  p2  |   2  |  32  |   64   ||    32   |
|         grp_Accelerator_MAT_Multiply_fu_83         |  p3  |   2  |  32  |   64   ||    32   |
|         grp_Accelerator_MAT_Multiply_fu_83         |  p4  |   2  |  32  |   64   ||    32   |
|         grp_Accelerator_MAT_Multiply_fu_83         |  p5  |   2  |  32  |   64   ||    32   |
|         grp_Accelerator_MAT_Multiply_fu_83         |  p6  |   2  |  32  |   64   ||    32   |
|         grp_Accelerator_MAT_Multiply_fu_83         |  p7  |   2  |  32  |   64   ||    32   |
|         grp_Accelerator_MAT_Multiply_fu_83         |  p8  |   2  |  32  |   64   ||    32   |
| grp_Accelerator_MAT_Multiply2_Loop_Col_proc_fu_115 |  p2  |   2  |  32  |   64   ||    32   |
| grp_Accelerator_MAT_Multiply2_Loop_Col_proc_fu_115 |  p3  |   2  |  32  |   64   ||    32   |
| grp_Accelerator_MAT_Multiply2_Loop_Col_proc_fu_115 |  p4  |   2  |  32  |   64   ||    32   |
| grp_Accelerator_MAT_Multiply2_Loop_Col_proc_fu_115 |  p5  |   2  |  32  |   64   ||    32   |
| grp_Accelerator_MAT_Multiply2_Loop_Col_proc_fu_115 |  p6  |   2  |  32  |   64   ||    32   |
| grp_Accelerator_MAT_Multiply2_Loop_Col_proc_fu_115 |  p7  |   2  |  32  |   64   ||    32   |
| grp_Accelerator_MAT_Multiply2_Loop_Col_proc_fu_115 |  p8  |   2  |  32  |   64   ||    32   |
| grp_Accelerator_MAT_Multiply2_Loop_Col_proc_fu_115 |  p9  |   2  |  32  |   64   ||    32   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                       |      |      |      |  1024  ||  25.136 ||   512   |
|----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    4   |   20   |   81   |  3967  |  3791  |
|   Memory  |    1   |    -   |    -   |   128  |    8   |
|Multiplexer|    -   |    -   |   25   |    -   |   512  |
|  Register |    -   |    -   |    -   |    1   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   20   |   106  |  4096  |  4311  |
+-----------+--------+--------+--------+--------+--------+
