sv xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../rhs.gen/sources_1/bd/rhs_axi_tb/ipshared/ec67/hdl" \
"../../../bd/rhs_axi_tb/ip/rhs_axi_tb_axi_vip_0_0/sim/rhs_axi_tb_axi_vip_0_0_pkg.sv" \
"../../../bd/rhs_axi_tb/ip/rhs_axi_tb_axi_vip_0_0/sim/rhs_axi_tb_axi_vip_0_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../rhs.gen/sources_1/bd/rhs_axi_tb/ipshared/ec67/hdl" \
"../../../bd/rhs_axi_tb/ip/rhs_axi_tb_rhd_headstage_slave_0_0/sim/rhs_axi_tb_rhd_headstage_slave_0_0.v" \
"../../../bd/rhs_axi_tb/ip/rhs_axi_tb_rhd_headstage_slave_1_0/sim/rhs_axi_tb_rhd_headstage_slave_1_0.v" \
"../../../bd/rhs_axi_tb/ip/rhs_axi_tb_rhs_axi_0_0/sim/rhs_axi_tb_rhs_axi_0_0.v" \
"../../../bd/rhs_axi_tb/sim/rhs_axi_tb.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
