0|533|Public
40|$|Test {{structures}} for accurate UHF capacitance –voltage (<b>C-V)</b> <b>measurements</b> of high performance CMOSFETs with Hf-based high-k dielectric and TiN metal gate are analyzed. It is shown that series resistance or substrate resistance between the channel region and body contact {{plays a role}} in UHF <b>C-V</b> <b>measurements.</b> The substrate resistance beneath the gate region also impacts accurate UHF <b>C-V</b> <b>measurements.</b> Therefore, minimization of series resistance through short gate lengths with a minimum distance between the source/drain and body contact is highly desired for an accurate evaluation of gate dielectric thickness using UHF <b>C-V</b> <b>measurements...</b>|$|R
40|$|AbstractDue to {{a strong}} {{inversion}} layer at the a-Si:H/c-Si interface, there are errors in {{the determination of the}} band offsets by usual capacitance–voltage (<b>C–V)</b> <b>measurements.</b> An improved <b>C–V</b> <b>measurement</b> was presented to correct the errors by a modification to the apparent diffusion potential Vint. In this paper, the improved <b>C–V</b> <b>measurement</b> is used to characterize the band offsets in a-Si:H/c-Si heterojunctions with a good precision. The modified apparent diffusion potential is determined from Vint and the minority carrier density at the c-Si interface deduced from the coplanar conductance measurements. The value of ΔEC= 0. 17 ± 0. 04 eV between a-Si:H and c-Si is found by the improved <b>C–V</b> <b>measurement</b> with a precise determination of the band offsets...|$|R
30|$|<b>C-V</b> <b>measurements</b> were {{implemented}} using an Agilent E 4980 A precision LCR meter (Santa Clara, CA, USA). <b>C-V</b> <b>measurements</b> were performed in parallel mode, from strong inversion toward strong accumulation (and vice versa), at frequencies ranging from 20  Hz to 2  MHz. C-f measurements {{were carried out}} in a strong accumulation region.|$|R
40|$|Chromium Schottky {{contacts}} on 4 H-SiC were fabricated. Physical {{and electrical}} characteristics were analyzed through forward current-voltage (I-V) and capacitance-voltage (<b>C-V)</b> <b>measurement</b> methods. Schottky contacts were formed bydepositing thick 150 nm chromium layers and barrier height, ideality factor and doping concentration were calculated using I-V and <b>C-V</b> room temperature <b>measurements.</b> Cr/ 4 H-SiC diodes were annealed {{to improve the}} Schottky parameters. After annealing process the Schottky barrier height (SBH) for the Cr/ 4 H-SiC interface was calculated from both I-V and <b>C-V</b> <b>measurement</b> method in temperature range from 300 K- 673 K. A barrier height of 1. 03 eV and 1. 06 eV was obtained for as deposited contacts by I-V and <b>C-V</b> <b>measurement</b> methods respectively...|$|R
3000|$|... bi, the {{analysis}} of the <b>C-V</b> <b>measurement</b> is also used, which affords the information about the magnitude of V [...]...|$|R
30|$|In summary, we have {{fabricated}} high-performance TFTs using solution-processed sSWCNT network as {{the channel}} material. Systematic I-V and C-V characterizations {{were performed to}} study the relationship between various device performance metrics and nanotube density. We have also shown that the <b>C-V</b> <b>measurements</b> could lead to more accurate assessment of gate capacitance which in turn results {{in the evaluation of}} device mobility with a higher accuracy than other most widely adopted models. Finally, interface trap densities were also extracted from the <b>C-V</b> <b>measurements</b> and the results indicate that longer nanotube deposition time would lead to significantly more interface traps. The results presented here indicate that <b>C-V</b> <b>measurement</b> is a powerful means for the accurate evaluation of the performance of nanotube TFTs and the investigation of their carrier transport mechanism, both of which are important for further device optimization.|$|R
3000|$|... {{films with}} the capacitance-voltage (<b>C-V)</b> <b>measurement,</b> the {{corresponding}} films were deposited on the abovementioned available silicon substrates to form metal-oxide-semiconductor capacitor (MOS) structures with platinum electrode.|$|R
40|$|We {{show that}} the {{performances}} of low cost pentacene-based organic thin-film-transistors can be optimized adjusting the pentacene growth temperature. A performance gain exceeding 10 is obtained if the pentacene is grown with a substrate temperature of 50 degC instead 90 degC. The saturation drain current is not a monotonic function of the pentacene growth temperature. <b>C-V</b> <b>measurements</b> performed in dark conditions show a negligible hysteresis, but the hysteresis is strongly enhanced if the <b>C-V</b> <b>measurements</b> are performed in light, indicating the presence of photon-activated border traps...|$|R
3000|$|... films. High-frequency (HF) and quasistatic (QS) <b>C-V</b> <b>measurements</b> were {{performed}} using a 1 -MHz C meter/CV plotter (HP 4280 A) and quasistatic CV meter (Keithley 595), respectively.|$|R
3000|$|HfO 2 is the {{dielectric}} constant (the {{relative dielectric constant}} is 16, which is calculated by SE data and verified by <b>C-V</b> <b>measurement,</b> and the ε [...]...|$|R
50|$|<b>C-V</b> <b>measurements</b> {{are done}} by using capacitance-voltage meters of Electronic Instrumentation. They {{are used to}} analyze the doping {{profiles}} of semiconductor devices by the obtained C-V graphs.|$|R
30|$|The fast, {{electrically}} driven {{phase transition}} of VO 2 thin films was studied, {{and a possible}} mechanism was proposed according to the <b>C–V</b> <b>measurement</b> at a high frequency.|$|R
40|$|Ultralow {{leakage current}} through {{nitrided}} gate oxides on 4 H SiC is investigated by a novel technique in this paper. The technique utilizes capacitance-voltage (<b>C-V)</b> <b>measurements</b> {{to characterize the}} relaxation of nonequilibrium capacitance due to charge leakage in floating-gate metal-oxide-semiconductor capacitors. The <b>C-V</b> <b>measurements</b> are performed at elevated temperatures {{and the results are}} extrapolated to room temperature. The obtained values for the relaxation times are in the order of 10 /sup 13 / s for MOS capacitors on both n-type and p-type 4 H SiC. Griffith Sciences, Griffith School of EngineeringFull Tex...|$|R
40|$|Abstract—Ultralow {{leakage current}} through {{nitrided}} gate ox-ides on 4 H SiC is investigated by a novel technique in this paper. The technique utilizes capacitance–voltage (<b>C–V)</b> <b>measurements</b> {{to characterize the}} relaxation of nonequilibrium capacitance due to charge leakage in floating-gate metal–oxide–semiconductor capac-itors. The <b>C–V</b> <b>measurements</b> are performed at elevated tempera-tures {{and the results are}} extrapolated to room temperature. The obtained values for the relaxation times are in the order of 1013 s for MOS capacitors on both n-type and p-type 4 H SiC. Index Terms—Nitrided gate oxides, nonvolatile memories, sil-icon carbide, ultralow leakage. I...|$|R
40|$|Thus, it is {{feasible}} to grow thin oxides in dry O., only, still utilizing HC 1 for tube cleaning, however. Acknowledgments I {{would like to}} thank C. -E. Wu for his valuable contribu-tions to this work including data analysis. I {{would also like to thank}} John Seeger for providing the metal deposi-tion, Ginger Stapleton for providing the leakage current and quasi-static <b>C-V</b> <b>measurements,</b> and Fran Sanchez for providing the breakdown and high frequency <b>C-V</b> <b>measurements.</b> Manuscript submitted April 18, 1985; revised manu-script received Sept. 3, 1985. This was Paper 343 pre...|$|R
30|$|In this paper, the {{detailed}} characteristics of erbium-silicided Schottky diode, fabricated on the p-type silicon are introduced and the interface of Schottky diode is analyzed using the current–voltage and capacitance–voltage (<b>C–V)</b> <b>measurement</b> methods. Moreover, by incorporating equivalent circuit model with the <b>C–V</b> <b>measurement</b> method, trap density, lifetime and Schottky barrier height are extracted in erbium-silicided Schottky diode. Also, short channel characteristics of SB-MOSFETs are analyzed using drain induced barrier lowering (DIBL) and subthreshold swing (SS) characteristics. Also, the simple DIBL model of SB-MOSFETs is proposed and {{compared with the}} scaling theory of double gate (DG) MOSFETs.|$|R
40|$|ITO/semiconductor/metal structures, with metal-free tetraphenylporphyrin (H 2 -TPP) as organic semiconductor, are {{investigated}} {{by means of}} a capacitance–voltage (C–V) method employing a large-signal triangular voltage waveform, which allows <b>C–V</b> <b>measurements</b> to be performed from 100 kHz to 100 mHz. The semiconductor layer, 60 nm in thickness, was deposited by molecular beam epitaxy on an ITO substrate and covered by aluminum back contacts. By performing the <b>C–V</b> <b>measurements</b> at low frequencies, transport and trapping of carriers are studied. On the contrary, when the signal frequencies are high in comparison with the carrier transit time in the device, metal–semiconductor interactions at the contacts are investigated...|$|R
40|$|We {{present an}} {{extensive}} {{analysis of the}} degradation of AlGaN/GaN heterostructures submitted to reverse-bias stress, based on <b>C-V</b> <b>measurements.</b> The analysis was carried out on vertical Schottky diodes. These structures allowed us (i) to achieve a full description of the degradation process, based on <b>C-V</b> <b>measurements</b> (thanks to their large area), and (ii) to accurately control the electric field over the AlGaN and GaN layers, thanks to the vertical contact scheme. Results provide information {{on the origin of}} reverse-bias degradation of AlGaN/GaN heterostructures, on the location of the traps generated as a consequence of stress, and on the dependence of the degradation kinetics on the electric field over the AlGaN layer...|$|R
40|$|Capacitance-voltage (<b>C-V)</b> <b>measurements</b> {{represent}} {{a very useful}} technique, however, its usage in organic devices has been a subject of debate because of {{the role played by}} the ambient-induced unintentional doping. In this letter, we show that, contrary to the current understanding, prolonged ambient exposure does not significantly increase the unintentional doping density of organic semiconductors (OSCs). Our <b>C-V</b> <b>measurements</b> and detailed numerical simulations clearly indicate that the observed dispersion in C-V characteristics {{can be attributed to the}} variation in the carrier injection barrier at the OSC/electrode interface. An analytical relation between the injection barrier and the response time is derived to describe the C-V characteristics of organic devices...|$|R
40|$|Convenient {{method of}} {{determining}} inherent lateral charge non-uniformities along silicon dioxide/silicon interface of metal-oxide-semiconductor (MOS) employs rapid {{measurement of capacitance}} of interface as function of voltage at liquid nitrogen temperature. Charge distribution is extracted by fast-Fourier-transform analysis of capacitance voltage (<b>C-V)</b> <b>measurement...</b>|$|R
40|$|In this letter, the {{feasibility}} of split-capacitance-voltage (<b>C-V)</b> <b>measurements</b> in the RF range is demonstrated. These RF/split-C-V measurements show excellent agreement with the values obtained by the low-frequency conventional technique but without presenting any noticeable degradation due to gate leakage. status: publishe...|$|R
30|$|We {{report the}} capacitance-voltage (<b>C-V)</b> <b>measurements</b> on {{thin-film}} transistors (TFTs) using solution-processed semiconducting carbon nanotube networks with different densities and channel lengths. From the measured C-V characteristics, gate capacitance and field-effect mobility (up to ~ 50  cm 2  V− 1  s− 1) of the TFTs were evaluated with better precision {{compared with the}} results obtained from calculated gate capacitance. The C-V characteristics measured under different frequencies further enabled the extraction {{and analysis of the}} interface trap density at the nanotube-dielectric layer interface, which was found to increase significantly as the network density increases. The results presented here indicate that <b>C-V</b> <b>measurement</b> is a powerful tool to assess the electrical performance and to investigate the carrier transport mechanism of TFTs based on carbon nanotubes.|$|R
40|$|Abstract. This paper {{presents}} a novel and high-precision technology for extracting the Young’s modulus of thin films through the capacitance-voltage (<b>C-V)</b> <b>measurement</b> of microstructures. An algorithm considering the electric-mechanical coupling effect and the distributed character of microstructures is developed for extracting the Young’s modulus through the <b>C-V</b> <b>measurement</b> of microstructures. The average error {{percentage of the}} extracted Young’s modulus of single-crystalline silicon is below 1 % and the high precision and repeatability of the present methodology are verified. Since the driving and response signals are both electric, they could be accomplished using existing semiconductor testing equipments through probing on the bonding pads of devices. Because hardware replacement could be avoided, this methodology shows substantial advantage over other property-extraction methods for large-scale implementation in semiconductor or MEMS fabs...|$|R
40|$|Gd 2 O 3 {{thin films}} were {{deposited}} on Si (100) substrates at 650 degreesC by a magnetron sputtering system under different Ar/O- 2 ratios of 6 : 1, 4 : 1 and 2 : 1. The {{effect of the}} oxygen concentration on the properties of oxide thin films was investigated by X-ray diffraction, X-ray photoelectron spectroscopy, atomic force microscopy and capacitance-voltage (<b>C-V)</b> <b>measurement.</b> X-ray diffraction shows that the structure of oxide films changed from the monoclinic Gd 2 O 3 phase to cubic Gd 2 O 3 phase when the oxygen concentration increased. According to <b>C-V</b> <b>measurement,</b> the dielectric constant value of the samples deposited at different Ar/O- 2 ratios is about 12. (C) 2004 Elsevier B. V. All rights reserved...|$|R
40|$|The {{depletion}} {{depth of}} irradiated n-type silicon microstrip detectors {{can be inferred}} from both the reciprocal capacitance and from the amount of collected charge. Capacitance voltage (<b>C-V)</b> <b>measurements</b> at different frequencies and temperatures are being compared with the bias voltage dependence of the charge collection on an irradiated n-type magnetic Czochralski silicon detector. Good agreement between the reciprocal capacitance and the median collected charge is found when {{the frequency of the}} <b>C-V</b> <b>measurement</b> is selected such that it scales with the temperature dependence of the leakage current. Measuring C-V characteristics at prescribed combinations of temperature and frequency allows then a realistic estimate of the depletion characteristics of irradiated silicon strip detectors based on C-V data alone. (c) 2007 Published by Elsevier B. V...|$|R
40|$|The {{fabrication}} of two-terminal MOSOS capacitors incorporating SOI substrates is described. Results of quasi-static <b>C-V</b> <b>measurements</b> are presented {{for the first}} time and compared to existing theoretical models. The suitability of the technique to assess rapidly the quality of an SOI MOS fabrication process is finally discussed...|$|R
50|$|A {{multitude}} of semiconductor device and material parameters {{can be derived}} from <b>C-V</b> <b>measurements</b> with appropriate methodologies, instrumentation, and software. This information is used throughout the semiconductor production chain, and begins with evaluating epitaxially grown crystals, including parameters such as average doping concentration, doping profiles, and carrier lifetimes.|$|R
40|$|International audienceNanometer-scaled {{communication}} devices for microwave and millimeter wave applications motivated innovative techniques in modeling and characterization. In this letter, an interferometry-based reflectometer (IBR), comprising Vector Network Analyser (VNA) and commercial devices, is implemented. Using sub-fF 130 nm thick-oxide accumulation MOS varactors from ST Microelectronics, IBR and VNA measurements are {{compared to a}} silicon-based model. A capacitance from 0. 9 to 1. 6 fF around 6. 8 GHz is estimated. IBR demonstrates a root-mean-squared (RMS) error related to silicon-based model of 60 aF, while VNA has 70 aF in its best case. The mean accuracy is estimated at 40 aF and 11 aF respectively for VNA best case and IBR in <b>C-V</b> <b>measurements.</b> This letter demonstrates that IBR solution has smaller RMS error and better accuracy for <b>C-V</b> <b>measurements</b> than VNA...|$|R
40|$|This thesis {{explores the}} {{characterization}} of OFETs that will aid the circuit design of OLED pixel drivers. The contact resistance, flat band voltage, and mobility are extracted from top contact and bottom contact transistors with current-voltage (I-V) and low frequency capacitance-voltage (<b>C-V)</b> <b>measurements.</b> Extraction of contact resistance {{is found to be}} crucial in characterization of bottom-contact transistors as it obscures mobility extraction. An unambiguous method of extracting flat band voltage is explored and mobility is extracted with minimal assumptions by separation of charge and mobility from <b>C-V</b> <b>measurements.</b> Mobility is found to increase with gate voltage differing significantly from mobility dependence in crystal silicon MOSFETs. by Kyungbum Ryu. Thesis (S. M.) [...] Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2005. Includes bibliographical references (p. 49 - 51) ...|$|R
40|$|Micro-Raman {{spectroscopy}} and capacitance-voltage (<b>C-V)</b> <b>measurements</b> {{have been}} used to investigate 2 in GaN epitaxial wafers grown by hydride vapour phase epitaxy on sapphire substrates. The position and line shape of the A 1 longitudinal optical (LO) phonon mode were used to determine the carrier concentration at different locations across the wafer. The line-shape fitting of the Raman A 1 (LO) coupled modes taken from horizontal lateral-different positions on the wafer yielded a rudimentary spatial map of the carrier concentration. These data compare well with a carrier density map of the wafer obtained by <b>C-V</b> <b>measurements,</b> confirming the non-uniform distribution of carrier concentration in the GaN epitaxial film and that Raman spectroscopy of the LO phonon-plasmon mode {{can be used as a}} reliable and production friendly wafer quality test for GaN wafer manufacturing processes. link_to_subscribed_fulltex...|$|R
3000|$|... bi {{value for}} the devices without and with H 2 PtCl 6 are 0.69 and 0.77  V, respectively, showing 0.11  V increase. Both of the results coming from the dark J-V curves {{analysis}} and <b>C-V</b> <b>measurement</b> confirm that increasing the WF of PEDOT:PSS layer can successfully improve the Φ [...]...|$|R
40|$|A FORTRAN {{program has}} been written to {{manipulate}} the data obtained from 1 MHZ <b>C—V</b> <b>measurements.</b> This program utilizes the data to compute information on the impurity profile of capacitors. Capacitors were fabricated with varying doping profiles and tested. The doping profiles obtained using this program were consistent with SUPREM models...|$|R
40|$|Interface sputter damage {{effects were}} {{measured}} for Sn-doped (approximately 2 x 10 to the 17 th power/cu cm) 100 oriented GaAs. The sputter surfaces {{were characterized by}} Auger and X-ray photoelectron spectroscopy. Gold contacts were then deposited in situ on these characterized surfaces. Results of I-V and <b>C-V</b> <b>measurements</b> are shown in graphs...|$|R
40|$|In {{this paper}} {{we report on}} {{synthesis}} of thin films of silicon dioxide (SiO 2) using conventional plasma enhanced chemical vapor deposition (PE-CVD) from pure silane (SiH 4) and oxygen (O 2), gas mixture at low RF power (30 Watt) and at moderate substrate temperature (250 °C). We have systematically investigated the material properties of these films {{as a function of}} oxygen partial pressure in view of their use in MOS devices. The formation of SiO 2 thin films is confirmed by Fourier transform infrared (FTIR) spectroscopy. The thickness and refractive indices of the films measured by ellipsometry. <b>C-V</b> <b>measurement</b> shows that the electrical properties are directly related to process parameters and Si/SiO 2 interface. The MOS structures were also fabricated from optimized SiO 2 layer to study <b>C-V</b> <b>measurement</b> and to estimate interface, oxide and effective border traps density...|$|R
40|$|The {{purpose of}} this work is to {{investigate}} the physics of electron/hole trapping/detrapping mechanisms in Al 2 O 3. Combining I-V and <b>C-V</b> <b>measurements</b> with a physical model we derive the energy levels of electron/hole traps {{and the location of}} electron/hole charge. The influence of electron/hole alumina traps on TANOS operations and reliability is investigated...|$|R
50|$|Many {{researchers}} use capacitance-voltage (C-V) {{testing to}} determine semiconductor parameters, particularly in MOSCAP and MOSFET structures. However, <b>C-V</b> <b>measurements</b> are also widely used to characterize {{other types of}} semiconductor devices and technologies, including bipolar junction transistors, JFETs, III-V compound devices, photovoltaic cells, MEMS devices, organic thin-film transistor (TFT) displays, photodiodes, and carbon nanotubes (CNTs).|$|R
