Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 03:19:30 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_53 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_74 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  R_53/CK (DFFR_X2)                      0.0000     0.0000 r
  R_53/Q (DFFR_X2)                       0.7728     0.7728 f
  U1158/ZN (XNOR2_X2)                    0.2274     1.0002 r
  U1160/ZN (XNOR2_X1)                    0.3483     1.3484 r
  U750/ZN (XNOR2_X1)                     0.4009     1.7493 r
  U675/ZN (NAND3_X2)                     0.1469     1.8963 f
  U983/ZN (OAI21_X1)                     0.2426     2.1389 r
  R_74/D (DFF_X1)                        0.0000     2.1389 r
  data arrival time                                 2.1389

  clock clk (rise edge)                  2.4300     2.4300
  clock network delay (ideal)            0.0000     2.4300
  clock uncertainty                     -0.0500     2.3800
  R_74/CK (DFF_X1)                       0.0000     2.3800 r
  library setup time                    -0.2409     2.1391
  data required time                                2.1391
  -----------------------------------------------------------
  data required time                                2.1391
  data arrival time                                -2.1389
  -----------------------------------------------------------
  slack (MET)                                       0.0002


1
