

================================================================
== Vitis HLS Report for 'sha_stream'
================================================================
* Date:           Wed Jul  9 04:09:34 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.507 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   118414|   132025|  0.947 ms|  1.056 ms|  118415|  132026|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                   |                                                        |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118  |sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1  |    16386|    16386|   0.131 ms|   0.131 ms|  16386|  16386|       no|
        |grp_sha_init_fu_126                                                |sha_init                                                |        2|        2|  16.000 ns|  16.000 ns|      2|      2|       no|
        |grp_sha_final_fu_136                                               |sha_final                                               |      402|      829|   3.216 us|   6.632 us|    402|    829|       no|
        |grp_sha_update_fu_148                                              |sha_update                                              |    50803|    57395|   0.406 ms|   0.459 ms|  50803|  57395|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- sha_stream_label0  |   101612|   114796|  50806 ~ 57398|          -|          -|     2|        no|
        |- sha_stream_label2  |       10|       10|              2|          -|          -|     5|        no|
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      41|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|     -|     2696|    5559|    0|
|Memory               |        8|     -|       64|      66|    0|
|Multiplexer          |        -|     -|        -|     377|    -|
|Register             |        -|     -|      117|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        8|     0|     2877|    6043|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |grp_sha_final_fu_136                                               |sha_final                                               |        0|   0|  1255|  2390|    0|
    |grp_sha_init_fu_126                                                |sha_init                                                |        0|   0|     3|    88|    0|
    |grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118  |sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1  |        0|   0|    48|   208|    0|
    |grp_sha_update_fu_148                                              |sha_update                                              |        0|   0|  1390|  2873|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                              |                                                        |        0|   0|  2696|  5559|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |       Memory      |             Module            | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |local_indata_U     |local_indata_RAM_AUTO_1R1W     |        8|   0|   0|    0|  16384|    8|     1|       131072|
    |sha_info_data_U    |sha_info_data_RAM_AUTO_1R1W    |        0|  32|  33|    0|     16|   32|     1|          512|
    |sha_info_digest_U  |sha_info_digest_RAM_AUTO_1R1W  |        0|  32|  33|    0|      5|   32|     1|          160|
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total              |                               |        8|  64|  66|    0|  16405|   72|     3|       131744|
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln216_fu_179_p2              |         +|   0|  0|   9|           2|           1|
    |add_ln225_fu_213_p2              |         +|   0|  0|  10|           3|           1|
    |icmp_ln216_fu_173_p2             |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln225_fu_207_p2             |      icmp|   0|  0|  10|           3|           3|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  41|          11|           9|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  49|          9|    1|          9|
    |i_7_fu_74                 |   9|          2|    3|          6|
    |j_fu_70                   |   9|          2|    2|          4|
    |local_indata_address0     |  14|          3|   14|         42|
    |local_indata_ce0          |  14|          3|    1|          3|
    |local_indata_ce1          |   9|          2|    1|          2|
    |local_indata_we0          |   9|          2|    1|          2|
    |sha_info_count_hi         |   9|          2|   32|         64|
    |sha_info_count_lo         |   9|          2|   32|         64|
    |sha_info_data_address0    |  14|          3|    4|         12|
    |sha_info_data_ce0         |  14|          3|    1|          3|
    |sha_info_data_ce1         |   9|          2|    1|          2|
    |sha_info_data_d0          |  14|          3|   32|         96|
    |sha_info_data_we0         |  14|          3|    1|          3|
    |sha_info_data_we1         |   9|          2|    1|          2|
    |sha_info_digest_address0  |  26|          5|    3|         15|
    |sha_info_digest_address1  |  20|          4|    3|         12|
    |sha_info_digest_ce0       |  26|          5|    1|          5|
    |sha_info_digest_ce1       |  20|          4|    1|          4|
    |sha_info_digest_d0        |  20|          4|   32|        128|
    |sha_info_digest_d1        |  20|          4|   32|        128|
    |sha_info_digest_we0       |  20|          4|    1|          4|
    |sha_info_digest_we1       |  20|          4|    1|          4|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 377|         77|  201|        614|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |   8|   0|    8|          0|
    |grp_sha_final_fu_136_ap_start_reg                                               |   1|   0|    1|          0|
    |grp_sha_init_fu_126_ap_start_reg                                                |   1|   0|    1|          0|
    |grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118_ap_start_reg  |   1|   0|    1|          0|
    |grp_sha_update_fu_148_ap_start_reg                                              |   1|   0|    1|          0|
    |i_7_fu_74                                                                       |   3|   0|    3|          0|
    |i_reg_256                                                                       |  32|   0|   32|          0|
    |j_fu_70                                                                         |   2|   0|    2|          0|
    |sha_info_count_hi                                                               |  32|   0|   32|          0|
    |sha_info_count_lo                                                               |  32|   0|   32|          0|
    |trunc_ln216_reg_239                                                             |   1|   0|    1|          0|
    |zext_ln225_reg_264                                                              |   3|   0|   64|         61|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 117|   0|  178|         61|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    sha_stream|  return value|
|indata_address0   |  out|   14|   ap_memory|        indata|         array|
|indata_ce0        |  out|    1|   ap_memory|        indata|         array|
|indata_q0         |   in|    8|   ap_memory|        indata|         array|
|in_i_address0     |  out|    1|   ap_memory|          in_i|         array|
|in_i_ce0          |  out|    1|   ap_memory|          in_i|         array|
|in_i_q0           |   in|   32|   ap_memory|          in_i|         array|
|outdata_address0  |  out|    3|   ap_memory|       outdata|         array|
|outdata_ce0       |  out|    1|   ap_memory|       outdata|         array|
|outdata_we0       |  out|    1|   ap_memory|       outdata|         array|
|outdata_d0        |  out|   32|   ap_memory|       outdata|         array|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/sha/sha.c:201]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1, i8 %indata, i8 %local_indata"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln213 = call void @sha_init, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:213]   --->   Operation 11 'call' 'call_ln213' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln201 = store i2 0, i2 %j" [data/benchmarks/sha/sha.c:201]   --->   Operation 12 'store' 'store_ln201' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_7" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/sha.tcl:14]   --->   Operation 13 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln196 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [data/benchmarks/sha/sha.c:196]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %indata, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %indata"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_i, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_i"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outdata, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %outdata"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1, i8 %indata, i8 %local_indata"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln213 = call void @sha_init, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:213]   --->   Operation 22 'call' 'call_ln213' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln216 = br void %for.inc21" [data/benchmarks/sha/sha.c:216]   --->   Operation 23 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.82>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j_1 = load i2 %j" [data/benchmarks/sha/sha.c:216]   --->   Operation 24 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.43ns)   --->   "%icmp_ln216 = icmp_eq  i2 %j_1, i2 2" [data/benchmarks/sha/sha.c:216]   --->   Operation 25 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.43ns)   --->   "%add_ln216 = add i2 %j_1, i2 1" [data/benchmarks/sha/sha.c:216]   --->   Operation 26 'add' 'add_ln216' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln216, void %for.inc21.split, void %for.end23" [data/benchmarks/sha/sha.c:216]   --->   Operation 27 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i2 %j_1" [data/benchmarks/sha/sha.c:216]   --->   Operation 28 'zext' 'zext_ln216' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln216 = trunc i2 %j_1" [data/benchmarks/sha/sha.c:216]   --->   Operation 29 'trunc' 'trunc_ln216' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%in_i_addr = getelementptr i32 %in_i, i64 0, i64 %zext_ln216" [data/benchmarks/sha/sha.c:218]   --->   Operation 30 'getelementptr' 'in_i_addr' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (0.69ns)   --->   "%i = load i1 %in_i_addr" [data/benchmarks/sha/sha.c:218]   --->   Operation 31 'load' 'i' <Predicate = (!icmp_ln216)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln201 = store i2 %add_ln216, i2 %j" [data/benchmarks/sha/sha.c:201]   --->   Operation 32 'store' 'store_ln201' <Predicate = (!icmp_ln216)> <Delay = 0.38>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1" [data/benchmarks/sha/sha.c:201]   --->   Operation 33 'alloca' 'i_7' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln223 = call void @sha_final, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:223]   --->   Operation 34 'call' 'call_ln223' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln201 = store i3 0, i3 %i_7" [data/benchmarks/sha/sha.c:201]   --->   Operation 35 'store' 'store_ln201' <Predicate = (icmp_ln216)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 36 [1/2] (0.69ns)   --->   "%i = load i1 %in_i_addr" [data/benchmarks/sha/sha.c:218]   --->   Operation 36 'load' 'i' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 37 [2/2] (2.64ns)   --->   "%call_ln220 = call void @sha_update, i8 %local_indata, i1 %trunc_ln216, i32 %i, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:220]   --->   Operation 37 'call' 'call_ln220' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln217 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [data/benchmarks/sha/sha.c:217]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln221 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [data/benchmarks/sha/sha.c:221]   --->   Operation 39 'specloopname' 'specloopname_ln221' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln220 = call void @sha_update, i8 %local_indata, i1 %trunc_ln216, i32 %i, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:220]   --->   Operation 40 'call' 'call_ln220' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln216 = br void %for.inc21" [data/benchmarks/sha/sha.c:216]   --->   Operation 41 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln223 = call void @sha_final, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:223]   --->   Operation 42 'call' 'call_ln223' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln225 = br void %for.inc31" [data/benchmarks/sha/sha.c:225]   --->   Operation 43 'br' 'br_ln225' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.95>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%i_12 = load i3 %i_7" [data/benchmarks/sha/sha.c:225]   --->   Operation 44 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.57ns)   --->   "%icmp_ln225 = icmp_eq  i3 %i_12, i3 5" [data/benchmarks/sha/sha.c:225]   --->   Operation 45 'icmp' 'icmp_ln225' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (0.57ns)   --->   "%add_ln225 = add i3 %i_12, i3 1" [data/benchmarks/sha/sha.c:225]   --->   Operation 46 'add' 'add_ln225' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln225 = br i1 %icmp_ln225, void %for.inc31.split, void %for.end33" [data/benchmarks/sha/sha.c:225]   --->   Operation 47 'br' 'br_ln225' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i3 %i_12" [data/benchmarks/sha/sha.c:225]   --->   Operation 48 'zext' 'zext_ln225' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%sha_info_digest_addr = getelementptr i32 %sha_info_digest, i64 0, i64 %zext_ln225" [data/benchmarks/sha/sha.c:227]   --->   Operation 49 'getelementptr' 'sha_info_digest_addr' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_7 : Operation 50 [2/2] (0.69ns)   --->   "%sha_info_digest_load = load i3 %sha_info_digest_addr" [data/benchmarks/sha/sha.c:227]   --->   Operation 50 'load' 'sha_info_digest_load' <Predicate = (!icmp_ln225)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_7 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln201 = store i3 %add_ln225, i3 %i_7" [data/benchmarks/sha/sha.c:201]   --->   Operation 51 'store' 'store_ln201' <Predicate = (!icmp_ln225)> <Delay = 0.38>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln229 = ret" [data/benchmarks/sha/sha.c:229]   --->   Operation 52 'ret' 'ret_ln229' <Predicate = (icmp_ln225)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.39>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln226 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [data/benchmarks/sha/sha.c:226]   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln226' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln228 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [data/benchmarks/sha/sha.c:228]   --->   Operation 54 'specloopname' 'specloopname_ln228' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/2] (0.69ns)   --->   "%sha_info_digest_load = load i3 %sha_info_digest_addr" [data/benchmarks/sha/sha.c:227]   --->   Operation 55 'load' 'sha_info_digest_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%outdata_addr = getelementptr i32 %outdata, i64 0, i64 %zext_ln225" [data/benchmarks/sha/sha.c:227]   --->   Operation 56 'getelementptr' 'outdata_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.69ns)   --->   "%store_ln227 = store i32 %sha_info_digest_load, i3 %outdata_addr" [data/benchmarks/sha/sha.c:227]   --->   Operation 57 'store' 'store_ln227' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln225 = br void %for.inc31" [data/benchmarks/sha/sha.c:225]   --->   Operation 58 'br' 'br_ln225' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outdata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_indata]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sha_info_count_lo]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sha_info_count_hi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sha_info_digest]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ sha_info_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 011111000]
store_ln201             (store            ) [ 000000000]
specpipeline_ln14       (specpipeline     ) [ 000000000]
spectopmodule_ln196     (spectopmodule    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
call_ln0                (call             ) [ 000000000]
call_ln213              (call             ) [ 000000000]
br_ln216                (br               ) [ 000000000]
j_1                     (load             ) [ 000000000]
icmp_ln216              (icmp             ) [ 000111000]
add_ln216               (add              ) [ 000000000]
br_ln216                (br               ) [ 000000000]
zext_ln216              (zext             ) [ 000000000]
trunc_ln216             (trunc            ) [ 000011000]
in_i_addr               (getelementptr    ) [ 000010000]
store_ln201             (store            ) [ 000000000]
i_7                     (alloca           ) [ 000111111]
store_ln201             (store            ) [ 000000000]
i                       (load             ) [ 000001000]
speclooptripcount_ln217 (speclooptripcount) [ 000000000]
specloopname_ln221      (specloopname     ) [ 000000000]
call_ln220              (call             ) [ 000000000]
br_ln216                (br               ) [ 000000000]
call_ln223              (call             ) [ 000000000]
br_ln225                (br               ) [ 000000000]
i_12                    (load             ) [ 000000000]
icmp_ln225              (icmp             ) [ 000000011]
add_ln225               (add              ) [ 000000000]
br_ln225                (br               ) [ 000000000]
zext_ln225              (zext             ) [ 000000001]
sha_info_digest_addr    (getelementptr    ) [ 000000001]
store_ln201             (store            ) [ 000000000]
ret_ln229               (ret              ) [ 000000000]
speclooptripcount_ln226 (speclooptripcount) [ 000000000]
specloopname_ln228      (specloopname     ) [ 000000000]
sha_info_digest_load    (load             ) [ 000000000]
outdata_addr            (getelementptr    ) [ 000000000]
store_ln227             (store            ) [ 000000000]
br_ln225                (br               ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indata">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indata"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outdata">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outdata"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="local_indata">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_indata"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sha_info_count_lo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_count_lo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sha_info_count_hi">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_count_hi"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sha_info_digest">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_digest"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sha_info_data">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_data"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_init"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_final"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_update"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="j_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_7_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_7/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="in_i_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="2" slack="0"/>
<pin id="82" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_i_addr/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="sha_info_digest_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="3" slack="0"/>
<pin id="95" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sha_info_digest_addr/7 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sha_info_digest_load/7 "/>
</bind>
</comp>

<comp id="104" class="1004" name="outdata_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="3" slack="1"/>
<pin id="108" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outdata_addr/8 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln227_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln227/8 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_sha_init_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="0" index="3" bw="32" slack="0"/>
<pin id="131" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln213/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_sha_final_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="0" index="3" bw="32" slack="0"/>
<pin id="141" dir="0" index="4" bw="32" slack="0"/>
<pin id="142" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln223/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_sha_update_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="1"/>
<pin id="152" dir="0" index="3" bw="32" slack="0"/>
<pin id="153" dir="0" index="4" bw="32" slack="0"/>
<pin id="154" dir="0" index="5" bw="32" slack="0"/>
<pin id="155" dir="0" index="6" bw="32" slack="0"/>
<pin id="156" dir="0" index="7" bw="32" slack="0"/>
<pin id="157" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln220/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln201_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="2" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="j_1_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="2"/>
<pin id="172" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln216_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="0"/>
<pin id="175" dir="0" index="1" bw="2" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln216_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="2" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln216_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln216_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln201_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="0"/>
<pin id="196" dir="0" index="1" bw="2" slack="2"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln201_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="3" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_12_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="2"/>
<pin id="206" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_12/7 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln225_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="0" index="1" bw="3" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln225/7 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln225_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln225/7 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln225_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/7 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln201_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="3" slack="2"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/7 "/>
</bind>
</comp>

<comp id="229" class="1005" name="j_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="0"/>
<pin id="231" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="239" class="1005" name="trunc_ln216_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln216 "/>
</bind>
</comp>

<comp id="244" class="1005" name="in_i_addr_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_i_addr "/>
</bind>
</comp>

<comp id="249" class="1005" name="i_7_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="256" class="1005" name="i_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="264" class="1005" name="zext_ln225_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="1"/>
<pin id="266" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln225 "/>
</bind>
</comp>

<comp id="269" class="1005" name="sha_info_digest_addr_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="1"/>
<pin id="271" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sha_info_digest_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="46" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="46" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="46" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="98" pin="3"/><net_sink comp="111" pin=1"/></net>

<net id="117"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="143"><net_src comp="48" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="85" pin="3"/><net_sink comp="148" pin=3"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="148" pin=4"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="148" pin=5"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="148" pin=6"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="148" pin=7"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="170" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="44" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="170" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="193"><net_src comp="170" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="179" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="62" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="204" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="64" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="204" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="228"><net_src comp="213" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="70" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="242"><net_src comp="190" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="247"><net_src comp="78" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="252"><net_src comp="74" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="259"><net_src comp="85" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="148" pin=3"/></net>

<net id="267"><net_src comp="219" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="272"><net_src comp="91" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="98" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outdata | {8 }
	Port: local_indata | {1 2 }
	Port: sha_info_count_lo | {1 2 4 5 }
	Port: sha_info_count_hi | {1 2 4 5 }
	Port: sha_info_digest | {1 2 3 4 5 6 }
	Port: sha_info_data | {3 4 5 6 }
 - Input state : 
	Port: sha_stream : indata | {1 2 }
	Port: sha_stream : in_i | {3 4 }
	Port: sha_stream : local_indata | {4 5 }
	Port: sha_stream : sha_info_count_lo | {3 4 5 6 }
	Port: sha_stream : sha_info_count_hi | {3 4 5 6 }
	Port: sha_stream : sha_info_digest | {3 4 5 6 7 8 }
	Port: sha_stream : sha_info_data | {3 4 5 6 }
  - Chain level:
	State 1
		store_ln201 : 1
	State 2
	State 3
		icmp_ln216 : 1
		add_ln216 : 1
		br_ln216 : 2
		zext_ln216 : 1
		trunc_ln216 : 1
		in_i_addr : 2
		i : 3
		store_ln201 : 2
		store_ln201 : 1
	State 4
		call_ln220 : 1
	State 5
	State 6
	State 7
		icmp_ln225 : 1
		add_ln225 : 1
		br_ln225 : 2
		zext_ln225 : 1
		sha_info_digest_addr : 2
		sha_info_digest_load : 3
		store_ln201 : 2
	State 8
		store_ln227 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                          Functional Unit                          |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          | grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118 |    0    |  0.387  |   109   |   141   |    0    |
|   call   |                        grp_sha_init_fu_126                        |    0    | 1.61371 |    0    |    0    |    0    |
|          |                        grp_sha_final_fu_136                       |    0    |   4.56  |   1441  |   1859  |    0    |
|          |                       grp_sha_update_fu_148                       |    0    | 5.04557 |   1696  |   2380  |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |                         icmp_ln216_fu_173                         |    0    |    0    |    0    |    9    |    0    |
|          |                         icmp_ln225_fu_207                         |    0    |    0    |    0    |    10   |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|    add   |                          add_ln216_fu_179                         |    0    |    0    |    0    |    9    |    0    |
|          |                          add_ln225_fu_213                         |    0    |    0    |    0    |    10   |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   zext   |                         zext_ln216_fu_185                         |    0    |    0    |    0    |    0    |    0    |
|          |                         zext_ln225_fu_219                         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |                         trunc_ln216_fu_190                        |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                                   |    0    | 11.6063 |   3246  |   4418  |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|  local_indata |    8   |    0   |    0   |    0   |
| sha_info_data |    0   |   32   |   33   |    0   |
|sha_info_digest|    0   |   32   |   33   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |    8   |   64   |   66   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|         i_7_reg_249        |    3   |
|          i_reg_256         |   32   |
|      in_i_addr_reg_244     |    1   |
|          j_reg_229         |    2   |
|sha_info_digest_addr_reg_269|    3   |
|     trunc_ln216_reg_239    |    1   |
|     zext_ln225_reg_264     |   64   |
+----------------------------+--------+
|            Total           |   106  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_85   |  p0  |   2  |   1  |    2   ||    9    |
|    grp_access_fu_98   |  p0  |   2  |   3  |    6   ||    9    |
| grp_sha_update_fu_148 |  p3  |   2  |  32  |   64   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   72   ||  1.161  ||    27   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   11   |  3246  |  4418  |    0   |
|   Memory  |    8   |    -   |   64   |   66   |    0   |
|Multiplexer|    -   |    1   |    -   |   27   |    -   |
|  Register |    -   |    -   |   106  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   12   |  3416  |  4511  |    0   |
+-----------+--------+--------+--------+--------+--------+
