
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/vendor/lowrisc_ibex/rtl/ibex_if_stage.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Copyright 2018 ETH Zurich and University of Bologna, see also CREDITS.md.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">/**</pre>
<pre style="margin:0; padding:0 "> * Instruction Fetch Stage</pre>
<pre style="margin:0; padding:0 "> *</pre>
<pre style="margin:0; padding:0 "> * Instruction fetch unit: Selection of the next PC, and buffering (sampling) of</pre>
<pre style="margin:0; padding:0 "> * the read instruction.</pre>
<pre style="margin:0; padding:0 "> */</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">module ibex_if_stage #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    parameter int unsigned DmHaltAddr      = 32'h1A110800,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    parameter int unsigned DmExceptionAddr = 32'h1A110808</pre>
<pre style="margin:0; padding:0 ">) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    input  logic                   clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    input  logic                   rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    input  logic [31:0]            boot_addr_i,              // also used for mtvec</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    input  logic                   req_i,                    // instruction request control</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // instruction cache interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    output logic                  instr_req_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    output logic [31:0]           instr_addr_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    input  logic                  instr_gnt_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    input  logic                  instr_rvalid_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    input  logic [31:0]           instr_rdata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    input  logic                  instr_err_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    input  logic                  instr_pmp_err_i,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // output of ID stage</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    output logic                  instr_valid_id_o,         // instr in IF-ID is valid</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    output logic                  instr_new_id_o,           // instr in IF-ID is new</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    output logic [31:0]           instr_rdata_id_o,         // instr for ID stage</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    output logic [15:0]           instr_rdata_c_id_o,       // compressed instr for ID stage</pre>
<pre style="margin:0; padding:0 ">                                                            // (mtval), meaningful only if</pre>
<pre style="margin:0; padding:0 ">                                                            // instr_is_compressed_id_o = 1'b1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    output logic                  instr_is_compressed_id_o, // compressed decoder thinks this</pre>
<pre style="margin:0; padding:0 ">                                                            // is a compressed instr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    output logic                  instr_fetch_err_o,        // bus error on fetch</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    output logic                  illegal_c_insn_id_o,      // compressed decoder thinks this</pre>
<pre style="margin:0; padding:0 ">                                                            // is an invalid instr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    output logic [31:0]           pc_if_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    output logic [31:0]           pc_id_o,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // control signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    input  logic                  instr_valid_clear_i,      // clear instr valid bit in IF-ID</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    input  logic                  pc_set_i,                 // set the PC to a new value</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    input  ibex_pkg::pc_sel_e     pc_mux_i,                 // selector for PC multiplexer</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    input  ibex_pkg::exc_pc_sel_e exc_pc_mux_i,             // selects ISR address</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    input  ibex_pkg::exc_cause_e  exc_cause,                // selects ISR address for</pre>
<pre style="margin:0; padding:0 ">                                                            // vectorized interrupt lines</pre>
<pre style="margin:0; padding:0 ">    // jump and branch target</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    input  logic [31:0]           jump_target_ex_i,         // jump target address</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // CSRs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    input  logic [31:0]           csr_mepc_i,               // PC to restore after handling</pre>
<pre style="margin:0; padding:0 ">                                                            // the interrupt/exception</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    input  logic [31:0]           csr_depc_i,               // PC to restore after handling</pre>
<pre style="margin:0; padding:0 ">                                                            // the debug request</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    input  logic [31:0]           csr_mtvec_i,              // base PC to jump to on exception</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    output logic                  csr_mtvec_init_o,         // tell CS regfile to init mtvec</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // pipeline stall</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    input  logic                  id_in_ready_i,            // ID stage is ready for new instr</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // misc signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    output logic                  if_busy_o,                // IF stage is busy fetching instr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    output logic                  perf_imiss_o              // instr fetch miss</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  import ibex_pkg::*;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic              offset_in_init_d, offset_in_init_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic              have_instr;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // prefetch buffer related signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic              prefetch_busy;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic              branch_req;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic       [31:0] fetch_addr_n;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic              fetch_valid;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic              fetch_ready;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic       [31:0] fetch_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic       [31:0] fetch_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic              fetch_err;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic       [31:0] exc_pc;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic        [5:0] irq_id;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic              unused_irq_bit;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic              if_id_pipe_reg_we; // IF-ID pipeline reg write enable</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic        [7:0] unused_boot_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic        [7:0] unused_csr_mtvec;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign unused_boot_addr = boot_addr_i[7:0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign unused_csr_mtvec = csr_mtvec_i[7:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // extract interrupt ID from exception cause</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign irq_id         = {exc_cause};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign unused_irq_bit = irq_id[5];   // MSB distinguishes interrupts from exceptions</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // exception PC selection mux</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin : exc_pc_mux</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    unique case (exc_pc_mux_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      EXC_PC_EXC:     exc_pc = { csr_mtvec_i[31:8], 8'h00                    };</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      EXC_PC_IRQ:     exc_pc = { csr_mtvec_i[31:8], 1'b0, irq_id[4:0], 2'b00 };</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      EXC_PC_DBD:     exc_pc = DmHaltAddr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      EXC_PC_DBG_EXC: exc_pc = DmExceptionAddr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      default:        exc_pc = { csr_mtvec_i[31:8], 8'h00                    };</pre>
<pre style="margin:0; padding:0 ">    endcase</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // fetch address selection mux</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin : fetch_addr_mux</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    unique case (pc_mux_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      PC_BOOT: fetch_addr_n = { boot_addr_i[31:8], 8'h80 };</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      PC_JUMP: fetch_addr_n = jump_target_ex_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      PC_EXC:  fetch_addr_n = exc_pc;                       // set PC to exception handler</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      PC_ERET: fetch_addr_n = csr_mepc_i;                   // restore PC when returning from EXC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      PC_DRET: fetch_addr_n = csr_depc_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      default: fetch_addr_n = { boot_addr_i[31:8], 8'h80 };</pre>
<pre style="margin:0; padding:0 ">    endcase</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // tell CS register file to initialize mtvec on boot</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign csr_mtvec_init_o = (pc_mux_i == PC_BOOT) & pc_set_i;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // prefetch buffer, caches a fixed number of instructions</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ibex_prefetch_buffer prefetch_buffer_i (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .clk_i             ( clk_i                       ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .rst_ni            ( rst_ni                      ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .req_i             ( req_i                       ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .branch_i          ( branch_req                  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .addr_i            ( {fetch_addr_n[31:1], 1'b0}  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .ready_i           ( fetch_ready                 ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .valid_o           ( fetch_valid                 ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .rdata_o           ( fetch_rdata                 ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .addr_o            ( fetch_addr                  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .err_o             ( fetch_err                   ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">      // goes to instruction memory / instruction cache</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .instr_req_o       ( instr_req_o                 ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .instr_addr_o      ( instr_addr_o                ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .instr_gnt_i       ( instr_gnt_i                 ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .instr_rvalid_i    ( instr_rvalid_i              ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .instr_rdata_i     ( instr_rdata_i               ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .instr_err_i       ( instr_err_i                 ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .instr_pmp_err_i   ( instr_pmp_err_i             ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">      // Prefetch Buffer Status</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .busy_o            ( prefetch_busy               )</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // offset initialization state</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      offset_in_init_q <= 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      offset_in_init_q <= offset_in_init_d;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // offset initialization related transition logic</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    offset_in_init_d = offset_in_init_q;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    fetch_ready      = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    branch_req       = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    have_instr       = 1'b0;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (offset_in_init_q) begin</pre>
<pre style="margin:0; padding:0 ">      // no valid instruction data for ID stage, assume aligned</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      if (req_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        branch_req       = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        offset_in_init_d = 1'b0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else begin</pre>
<pre style="margin:0; padding:0 ">      // an instruction is ready for ID stage</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      if (fetch_valid) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        have_instr = 1'b1;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        if (req_i && if_id_pipe_reg_we) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          fetch_ready      = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          offset_in_init_d = 1'b0;</pre>
<pre style="margin:0; padding:0 ">        end</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // take care of jumps and branches</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (pc_set_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      have_instr       = 1'b0;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">      // switch to new PC from ID stage</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      branch_req       = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      offset_in_init_d = 1'b0;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign pc_if_o      = fetch_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign if_busy_o    = prefetch_busy;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign perf_imiss_o = ~fetch_valid | branch_req;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // compressed instruction decoding, or more precisely compressed instruction</pre>
<pre style="margin:0; padding:0 ">  // expander</pre>
<pre style="margin:0; padding:0 ">  //</pre>
<pre style="margin:0; padding:0 ">  // since it does not matter where we decompress instructions, we do it here</pre>
<pre style="margin:0; padding:0 ">  // to ease timing closure</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] instr_decompressed;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic        illegal_c_insn;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic        instr_is_compressed_int;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ibex_compressed_decoder compressed_decoder_i (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .clk_i           ( clk_i                   ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .rst_ni          ( rst_ni                  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .valid_i         ( fetch_valid             ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .instr_i         ( fetch_rdata             ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .instr_o         ( instr_decompressed      ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .is_compressed_o ( instr_is_compressed_int ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .illegal_instr_o ( illegal_c_insn          )</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // IF-ID pipeline registers, frozen when the ID stage is stalled</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign if_id_pipe_reg_we = have_instr & id_in_ready_i;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_ff @(posedge clk_i or negedge rst_ni) begin : if_id_pipeline_regs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      instr_new_id_o             <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      instr_valid_id_o           <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      instr_rdata_id_o           <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      instr_fetch_err_o          <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      instr_rdata_c_id_o         <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      instr_is_compressed_id_o   <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      illegal_c_insn_id_o        <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      pc_id_o                    <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      instr_new_id_o             <= if_id_pipe_reg_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      if (if_id_pipe_reg_we) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        instr_valid_id_o         <= 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        instr_rdata_id_o         <= instr_decompressed;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        instr_fetch_err_o        <= fetch_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        instr_rdata_c_id_o       <= fetch_rdata[15:0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        instr_is_compressed_id_o <= instr_is_compressed_int;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        illegal_c_insn_id_o      <= illegal_c_insn;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        pc_id_o                  <= pc_if_o;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end else if (instr_valid_clear_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        instr_valid_id_o         <= 1'b0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ////////////////</pre>
<pre style="margin:0; padding:0 ">  // Assertions //</pre>
<pre style="margin:0; padding:0 ">  ////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Selectors must be known/valid.</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(IbexExcPcMuxKnown, exc_pc_mux_i, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(IbexPcMuxValid, pc_mux_i inside {</pre>
<pre style="margin:0; padding:0 ">      PC_BOOT,</pre>
<pre style="margin:0; padding:0 ">      PC_JUMP,</pre>
<pre style="margin:0; padding:0 ">      PC_EXC,</pre>
<pre style="margin:0; padding:0 ">      PC_ERET,</pre>
<pre style="margin:0; padding:0 ">      PC_DRET</pre>
<pre style="margin:0; padding:0 ">      }, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Boot address must be aligned to 256 bytes.</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(IbexBootAddrUnaligned, boot_addr_i[7:0] == 8'h00, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Errors must only be sent together with rvalid.</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(IbexInstrErrWithoutRvalid, instr_err_i |-> instr_rvalid_i, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Address must not contain X when request is sent.</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(IbexInstrAddrUnknown, instr_req_o |-> !$isunknown(instr_addr_o), clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Address must be word aligned when request is sent.</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(IbexInstrAddrUnaligned, instr_req_o |-> (instr_addr_o[1:0] == 2'b00), clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
