Coverage Report by instance with details

=================================================================================
=== Instance: /Top/fifoif
=== Design Unit: work.fifo_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86        86         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /Top/fifoif --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         43 
Toggled Node Count   =         43 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (86 of 86 bins)

=================================================================================
=== Instance: /Top/DUT
=== Design Unit: work.FIFO
=================================================================================

Assertion Coverage:
    Assertions                      11        11         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/Top/DUT/assert_full_p
                     FIFO.sv(77)                        0          1
/Top/DUT/assert_empty_p
                     FIFO.sv(84)                        0          1
/Top/DUT/assert_almostfull_p
                     FIFO.sv(91)                        0          1
/Top/DUT/assert_almostempty_p
                     FIFO.sv(98)                        0          1
/Top/DUT/assert_count_1
                     FIFO.sv(106)                       0          1
/Top/DUT/assert_count_2
                     FIFO.sv(113)                       0          1
/Top/DUT/assert_count_3
                     FIFO.sv(120)                       0          1
/Top/DUT/assert_count_4
                     FIFO.sv(128)                       0          1
/Top/DUT/assert_underflow_1
                     FIFO.sv(135)                       0          1
/Top/DUT/assert_overflow_1
                     FIFO.sv(142)                       0          1
/Top/DUT/assert_wr_ack_1
                     FIFO.sv(149)                       0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        25        25         0   100.00%

================================Branch Details================================

Branch Coverage for instance /Top/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
------------------------------------IF Branch------------------------------------
    19                                    104689     Count coming in to IF
    19              1                       9622             if (!fifoif.rst_n) begin
    22              1                      50008             else if (fifoif.wr_en && count < fifoif.FIFO_DEPTH) begin
    27              1                      45059             else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    29                                     45059     Count coming in to IF
    29              1                      16434                 if (fifoif.full && fifoif.wr_en)
    31              1                      28625                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                    104689     Count coming in to IF
    37              1                       9622             if (!fifoif.rst_n) begin
    41              1                      26411             else if (fifoif.rd_en && count != 0) begin
    45              1                      68656             else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    46                                     68656     Count coming in to IF
    46              1                       2322                 if(fifoif.empty && fifoif.rd_en)
    48              1                      66334                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    54                                     92505     Count coming in to IF
    54              1                       9555             if (!fifoif.rst_n) begin
    57              1                      82950             else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    58                                     82950     Count coming in to IF
    58              1                      34817                 if	( ({fifoif.wr_en, fifoif.rd_en} == 2'b10) && !fifoif.full) 
    60              1                       7864                 else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b01) && !fifoif.empty)
    62              1                       1657                 else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.empty)
    64              1                       5013                 else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.full)
                                           33599     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    69                                     53864     Count coming in to IF
    69              1                       8339         assign fifoif.full        = (count == fifoif.FIFO_DEPTH)? 1 : 0;
    69              2                      45525         assign fifoif.full        = (count == fifoif.FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    70                                     53864     Count coming in to IF
    70              1                       5351         assign fifoif.empty       = (count == 0)? 1 : 0;
    70              2                      48513         assign fifoif.empty       = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    71                                     53864     Count coming in to IF
    71              1                      10782         assign fifoif.almostfull  = (count == fifoif.FIFO_DEPTH-1)? 1 : 0; 
    71              2                      43082         assign fifoif.almostfull  = (count == fifoif.FIFO_DEPTH-1)? 1 : 0; 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    72                                     53864     Count coming in to IF
    72              1                       6077         assign fifoif.almostempty = (count == 1)? 1 : 0;
    72              2                      47787         assign fifoif.almostempty = (count == 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      24        24         0   100.00%

================================Condition Details================================

Condition Coverage for instance /Top/DUT --

  File FIFO.sv
----------------Focused Condition View-------------------
Line       22 Item    1  (fifoif.wr_en && (count < fifoif.FIFO_DEPTH))
Condition totals: 2 of 2 input terms covered = 100.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
                 fifoif.wr_en         Y
  (count < fifoif.FIFO_DEPTH)         Y

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:          1  fifoif.wr_en_0                 -                             
  Row   2:          1  fifoif.wr_en_1                 (count < fifoif.FIFO_DEPTH)   
  Row   3:          1  (count < fifoif.FIFO_DEPTH)_0  fifoif.wr_en                  
  Row   4:          1  (count < fifoif.FIFO_DEPTH)_1  fifoif.wr_en                  

----------------Focused Condition View-------------------
Line       29 Item    1  (fifoif.full && fifoif.wr_en)
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   fifoif.full         Y
  fifoif.wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.full_0         -                             
  Row   2:          1  fifoif.full_1         fifoif.wr_en                  
  Row   3:          1  fifoif.wr_en_0        fifoif.full                   
  Row   4:          1  fifoif.wr_en_1        fifoif.full                   

----------------Focused Condition View-------------------
Line       41 Item    1  (fifoif.rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.rd_en         Y
  (count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.rd_en_0        -                             
  Row   2:          1  fifoif.rd_en_1        (count != 0)                  
  Row   3:          1  (count != 0)_0        fifoif.rd_en                  
  Row   4:          1  (count != 0)_1        fifoif.rd_en                  

----------------Focused Condition View-------------------
Line       46 Item    1  (fifoif.empty && fifoif.rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.empty         Y
  fifoif.rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.empty_0        -                             
  Row   2:          1  fifoif.empty_1        fifoif.rd_en                  
  Row   3:          1  fifoif.rd_en_0        fifoif.empty                  
  Row   4:          1  fifoif.rd_en_1        fifoif.empty                  

----------------Focused Condition View-------------------
Line       58 Item    1  ((~fifoif.rd_en && fifoif.wr_en) && ~fifoif.full)
Condition totals: 3 of 3 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.rd_en         Y
  fifoif.wr_en         Y
   fifoif.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.rd_en_0        (~fifoif.full && fifoif.wr_en)
  Row   2:          1  fifoif.rd_en_1        -                             
  Row   3:          1  fifoif.wr_en_0        ~fifoif.rd_en                 
  Row   4:          1  fifoif.wr_en_1        (~fifoif.full && ~fifoif.rd_en)
  Row   5:          1  fifoif.full_0         (~fifoif.rd_en && fifoif.wr_en)
  Row   6:          1  fifoif.full_1         (~fifoif.rd_en && fifoif.wr_en)

----------------Focused Condition View-------------------
Line       60 Item    1  ((fifoif.rd_en && ~fifoif.wr_en) && ~fifoif.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.rd_en         Y
  fifoif.wr_en         Y
  fifoif.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.rd_en_0        -                             
  Row   2:          1  fifoif.rd_en_1        (~fifoif.empty && ~fifoif.wr_en)
  Row   3:          1  fifoif.wr_en_0        (~fifoif.empty && fifoif.rd_en)
  Row   4:          1  fifoif.wr_en_1        fifoif.rd_en                  
  Row   5:          1  fifoif.empty_0        (fifoif.rd_en && ~fifoif.wr_en)
  Row   6:          1  fifoif.empty_1        (fifoif.rd_en && ~fifoif.wr_en)

----------------Focused Condition View-------------------
Line       62 Item    1  ((fifoif.rd_en && fifoif.wr_en) && fifoif.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.rd_en         Y
  fifoif.wr_en         Y
  fifoif.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.rd_en_0        -                             
  Row   2:          1  fifoif.rd_en_1        (fifoif.empty && fifoif.wr_en)
  Row   3:          1  fifoif.wr_en_0        fifoif.rd_en                  
  Row   4:          1  fifoif.wr_en_1        (fifoif.empty && fifoif.rd_en)
  Row   5:          1  fifoif.empty_0        (fifoif.rd_en && fifoif.wr_en)
  Row   6:          1  fifoif.empty_1        (fifoif.rd_en && fifoif.wr_en)

----------------Focused Condition View-------------------
Line       64 Item    1  ((fifoif.rd_en && fifoif.wr_en) && fifoif.full)
Condition totals: 3 of 3 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.rd_en         Y
  fifoif.wr_en         Y
   fifoif.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.rd_en_0        -                             
  Row   2:          1  fifoif.rd_en_1        (fifoif.full && fifoif.wr_en) 
  Row   3:          1  fifoif.wr_en_0        fifoif.rd_en                  
  Row   4:          1  fifoif.wr_en_1        (fifoif.full && fifoif.rd_en) 
  Row   5:          1  fifoif.full_0         (fifoif.rd_en && fifoif.wr_en)
  Row   6:          1  fifoif.full_1         (fifoif.rd_en && fifoif.wr_en)

----------------Focused Condition View-------------------
Line       69 Item    1  (count == fifoif.FIFO_DEPTH)
Condition totals: 1 of 1 input term covered = 100.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (count == fifoif.FIFO_DEPTH)         Y

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  (count == fifoif.FIFO_DEPTH)_0  -                             
  Row   2:          1  (count == fifoif.FIFO_DEPTH)_1  -                             

----------------Focused Condition View-------------------
Line       70 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       71 Item    1  (count == (fifoif.FIFO_DEPTH - 1))
Condition totals: 1 of 1 input term covered = 100.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (count == (fifoif.FIFO_DEPTH - 1))         Y

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:          1  (count == (fifoif.FIFO_DEPTH - 1))_0  -                             
  Row   2:          1  (count == (fifoif.FIFO_DEPTH - 1))_1  -                             

----------------Focused Condition View-------------------
Line       72 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             



Directive Coverage:
    Directives                      11        11         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/Top/DUT/cover_full_p                    FIFO   Verilog  SVA  FIFO.sv(78)     23608 Covered   
/Top/DUT/cover_empty_p                   FIFO   Verilog  SVA  FIFO.sv(85)     7599 Covered   
/Top/DUT/cover_almostfull_p              FIFO   Verilog  SVA  FIFO.sv(92)     17009 Covered   
/Top/DUT/cover_almostempty_p             FIFO   Verilog  SVA  FIFO.sv(99)     9468 Covered   
/Top/DUT/cover_count_1                   FIFO   Verilog  SVA  FIFO.sv(107)    33104 Covered   
/Top/DUT/cover_count_2                   FIFO   Verilog  SVA  FIFO.sv(114)    7484 Covered   
/Top/DUT/cover_count_3                   FIFO   Verilog  SVA  FIFO.sv(121)    1555 Covered   
/Top/DUT/cover_count_4                   FIFO   Verilog  SVA  FIFO.sv(129)    4766 Covered   
/Top/DUT/cover_underflow_1               FIFO   Verilog  SVA  FIFO.sv(136)    2178 Covered   
/Top/DUT/cover_overflow_1                FIFO   Verilog  SVA  FIFO.sv(143)    15653 Covered   
/Top/DUT/cover_wr_ack_1                  FIFO   Verilog  SVA  FIFO.sv(150)    47523 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      25        25         0   100.00%

================================Statement Details================================

Statement Coverage for instance /Top/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
    9                                                module FIFO(fifo_if.DUT fifoif);
    10                                                   
    11                                                   localparam max_fifo_addr = $clog2(fifoif.FIFO_DEPTH);
    12                                                   
    13                                                   reg [fifoif.FIFO_WIDTH-1:0] mem [fifoif.FIFO_DEPTH-1:0];
    14                                                   
    15                                                   reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    16                                                   reg [max_fifo_addr:0] count;
    17                                               
    18              1                     104689         always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
    19                                                       if (!fifoif.rst_n) begin
    20              1                       9622                 wr_ptr <= 0;
    21                                                       end
    22                                                       else if (fifoif.wr_en && count < fifoif.FIFO_DEPTH) begin
    23              1                      50008                 mem[wr_ptr] <= fifoif.data_in;
    24              1                      50008                 fifoif.wr_ack <= 1;
    25              1                      50008                 wr_ptr <= wr_ptr + 1;
    26                                                       end
    27                                                       else begin 
    28              1                      45059                 fifoif.wr_ack <= 0; 
    29                                                           if (fifoif.full && fifoif.wr_en)
    30              1                      16434                 fifoif.overflow <= 1;
    31                                                           else
    32              1                      28625                 fifoif.overflow <= 0;
    33                                                       end
    34                                                   end
    35                                                   
    36              1                     104689         always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
    37                                                       if (!fifoif.rst_n) begin
    38              1                       9622                 rd_ptr <= 0;
    39              1                       9622                 fifoif.data_out <=0;
    40                                                       end
    41                                                       else if (fifoif.rd_en && count != 0) begin
    42              1                      26411                 fifoif.data_out <= mem[rd_ptr];
    43              1                      26411                 rd_ptr <= rd_ptr + 1;
    44                                                       end
    45                                                       else begin
    46                                                           if(fifoif.empty && fifoif.rd_en)
    47              1                       2322                 fifoif.underflow <=1;
    48                                                           else
    49              1                      66334                 fifoif.underflow <=0;
    50                                                       end 
    51                                                   end
    52                                                   
    53              1                      92505         always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
    54                                                       if (!fifoif.rst_n) begin
    55              1                       9555                 count <= 0;
    56                                                       end
    57                                                       else begin
    58                                                           if	( ({fifoif.wr_en, fifoif.rd_en} == 2'b10) && !fifoif.full) 
    59              1                      34817                     count <= count + 1;
    60                                                           else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b01) && !fifoif.empty)
    61              1                       7864                     count <= count - 1;
    62                                                           else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.empty)
    63              1                       1657                     count <= count + 1;
    64                                                           else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.full)
    65              1                       5013                     count <= count - 1;
    66                                                       end
    67                                                   end
    68                                                   
    69              1                      53865         assign fifoif.full        = (count == fifoif.FIFO_DEPTH)? 1 : 0;
    70              1                      53865         assign fifoif.empty       = (count == 0)? 1 : 0;
    71              1                      53865         assign fifoif.almostfull  = (count == fifoif.FIFO_DEPTH-1)? 1 : 0; 
    72              1                      53865         assign fifoif.almostempty = (count == 1)? 1 : 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         20        20         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /Top/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        count[3-0]           1           1      100.00 
                                       rd_ptr[2-0]           1           1      100.00 
                                       wr_ptr[2-0]           1           1      100.00 

Total Node Count     =         10 
Toggled Node Count   =         10 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (20 of 20 bins)

=================================================================================
=== Instance: /Top/TEST
=== Design Unit: work.FIFO_tb
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      17        17         0   100.00%

================================Statement Details================================

Statement Coverage for instance /Top/TEST --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_tb.sv
    1                                                module FIFO_tb(fifo_if.TEST fifoif);
    2                                                    import scoreboard_pkg::*;
    3                                                    import transaction_pkg::*;
    4                                                    import coverage_pkg::*;
    5                                                    import shared_pkg::*;
    6                                                
    7                                                
    8               1                          1         FIFO_transaction transaction =new();
    9                                                    
    10                                                   initial begin
    11              1                          1             test_finished=0;
    12              1                          1             Assert_reset();
    13              1                          1             @(negedge fifoif.clk);
    14              1                     100000             repeat(100000) begin
    15              1                     100000              transaction.randomize();
    16              1                     100000              fifoif.rst_n          =transaction.rst_n ;
    17              1                     100000              fifoif.data_in        =transaction.data_in ;
    18              1                     100000              fifoif.wr_en          =transaction.wr_en ;
    19              1                     100000              fifoif.rd_en          =transaction.rd_en ;
    20              1                     100000              @(negedge fifoif.clk);
    21                                                      /* transaction.data_out =fifoif.data_out;
    22                                                         transaction.wr_ack =fifoif.wr_ack;
    23                                                         transaction.overflow =fifoif.overflow;
    24                                                         transaction.full =fifoif.full;
    25                                                         transaction.empty =fifoif.empty;
    26                                                         transaction.almostfull =fifoif.almostfull;
    27                                                         transaction.almostempty =fifoif.almostempty;
    28                                                         transaction.underflow =fifoif.underflow;*/
    29                                                       end
    30              1                          1              test_finished=1;
    31                                                    end
    32                                                       
    33                                               
    34                                                       task Assert_reset ();
    35              1                          1               fifoif.rst_n          =1;
    36              1                          1                 @(negedge fifoif.clk);
    37              1                          1                fifoif.rst_n          =0;
    38              1                          1                @(negedge fifoif.clk);
    39              1                          1                fifoif.rst_n          =1;


=================================================================================
=== Instance: /Top/MONITOR
=== Design Unit: work.FIFO_monitor
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /Top/MONITOR

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_monitor.sv
------------------------------------IF Branch------------------------------------
    39                                    100003     Count coming in to IF
    39              1                          1           if(test_finished==1)
                                          100002     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      25        25         0   100.00%

================================Statement Details================================

Statement Coverage for instance /Top/MONITOR --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_monitor.sv
    6                                                module FIFO_monitor (fifo_if.MONITOR fifoif );
    7                                                
    8               1                          1         FIFO_scoreboard scoreboard =new();
    9               1                          1         FIFO_transaction transaction=new();
    10              1                          1         FIFO_coverage coverage=new();
    11                                               
    12                                                   initial begin
    13              1                          1         forever begin
    14              1                     100003           @(negedge fifoif.clk);
    15                                               
    16              1                     100003             transaction.rst_n =fifoif.rst_n;
    17              1                     100003             transaction.data_in =fifoif.data_in;
    18              1                     100003             transaction.wr_en =fifoif.wr_en;
    19              1                     100003             transaction.rd_en =fifoif.rd_en;
    20              1                     100003             transaction.data_out =fifoif.data_out;
    21              1                     100003             transaction.wr_ack =fifoif.wr_ack;
    22              1                     100003             transaction.overflow =fifoif.overflow;
    23              1                     100003             transaction.full =fifoif.full;
    24              1                     100003             transaction.empty =fifoif.empty;
    25              1                     100003             transaction.almostfull =fifoif.almostfull;
    26              1                     100003             transaction.almostempty =fifoif.almostempty;
    27              1                     100003             transaction.underflow =fifoif.underflow;
    28                                               
    29                                                       fork
    30                                                           begin
    31              1                     100003                   coverage.sample_data(transaction);
    32                                                           end
    33                                                           begin
    34              1                     100003                   @(posedge fifoif.clk)
    35              1                     100003                   #10
    36              1                     100003                   scoreboard.check_data(transaction);
    37                                                           end
    38                                                       join
    39                                                     if(test_finished==1)
    40                                                     begin
    41              1                          1             $display("Test Finished.");
    42              1                          1             $display("Correct Count: %0d", correct_count);
    43              1                          1             $display("Error Count: %0d", error_count);
    44              1                          1             $finish;


=================================================================================
=== Instance: /Top
=== Design Unit: work.Top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /Top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Top.sv
    1                                                module Top();
    2                                                    bit clk =0;
    3               1                     200009         always #10 clk =~clk;
    3               2                     200008     

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /Top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /transaction_pkg
=== Design Unit: work.transaction_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /transaction_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_transaction.sv
    1                                                package transaction_pkg;
    2                                                    parameter FIFO_WIDTH = 16;
    3                                                    parameter FIFO_DEPTH = 8;
    4                                                    class FIFO_transaction;
    5                                                     bit clk;
    6                                                     rand logic rst_n;
    7                                                     rand logic wr_en;
    8                                                     rand logic rd_en;
    9                                                     rand logic [FIFO_WIDTH-1:0] data_in;
    10                                                     logic [FIFO_WIDTH-1:0] data_out;
    11                                                     logic wr_ack;
    12                                                     logic overflow;
    13                                                     logic full;
    14                                                     logic empty;
    15                                                     logic almostfull;
    16                                                     logic almostempty;
    17                                                     logic underflow;
    18                                               
    19                                                    integer RD_EN_ON_DIST;
    20                                                    integer WR_EN_ON_DIST;
    21                                               
    22                                                    constraint rst_c {rst_n dist {1:/95 , 0:/5  } ; }
    23                                                    constraint wr_en_c {wr_en dist {1:/(WR_EN_ON_DIST) , 0:/(100-WR_EN_ON_DIST)  } ; } 
    24                                                    constraint rd_en_c {rd_en dist {1:/(RD_EN_ON_DIST) , 0:/(100-RD_EN_ON_DIST)  } ; } 
    25                                               
    26                                                    function new(integer RD_dist =30,integer WR_dist=70);
    27              1                          3             this.RD_EN_ON_DIST = RD_dist;
    28              1                          3             this.WR_EN_ON_DIST = WR_dist;


=================================================================================
=== Instance: /coverage_pkg
=== Design Unit: work.coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         23        na        na        na
            Covergroup Bins         71        71         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /coverage_pkg/FIFO_coverage/g1                  100.00%        100          -    Covered              
    covered/total bins:                                    71         71          -                      
    missing/total bins:                                     0         71          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint wr_en_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     30054          1          -    Covered              
        bin auto[1]                                     69946          1          -    Covered              
    Coverpoint rd_en_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     69770          1          -    Covered              
        bin auto[1]                                     30230          1          -    Covered              
    Coverpoint wr_ack_cp                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     47383          1          -    Covered              
        bin auto[1]                                     52620          1          -    Covered              
    Coverpoint overflow_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     75878          1          -    Covered              
        bin auto[1]                                     24125          1          -    Covered              
    Coverpoint full_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     75228          1          -    Covered              
        bin auto[1]                                     24774          1          -    Covered              
    Coverpoint empty_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     91979          1          -    Covered              
        bin auto[1]                                      8023          1          -    Covered              
    Coverpoint almostfull_cp                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     82098          1          -    Covered              
        bin auto[1]                                     17904          1          -    Covered              
    Coverpoint almostempty_cp                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     90015          1          -    Covered              
        bin auto[1]                                      9987          1          -    Covered              
    Coverpoint underflow_cp                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     96897          1          -    Covered              
        bin auto[1]                                      3106          1          -    Covered              
    Cross wr_full_cp                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                       19760          1          -    Covered              
            bin <auto[0],auto[1]>                        5014          1          -    Covered              
            bin <auto[1],auto[0]>                       50186          1          -    Covered              
            bin <auto[0],auto[0]>                       25040          1          -    Covered              
    Cross wr_wr_ack_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                       51864          1          -    Covered              
            bin <auto[1],auto[0]>                       18082          1          -    Covered              
            bin <auto[0],auto[0]>                       29298          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin wr_en0_wr_ack1                     756                     -    Occurred             
    Cross wr_overflow_cp                              100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                       23796          1          -    Covered              
            bin <auto[1],auto[0]>                       46150          1          -    Covered              
            bin <auto[0],auto[0]>                       29725          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin wr_en0_overflow1                   329                     -    Occurred             
    Cross wr_empty_cp                                 100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        3505          1          -    Covered              
            bin <auto[0],auto[1]>                        4516          1          -    Covered              
            bin <auto[1],auto[0]>                       66441          1          -    Covered              
            bin <auto[0],auto[0]>                       25538          1          -    Covered              
    Cross wr_almostfull_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                       12186          1          -    Covered              
            bin <auto[0],auto[1]>                        5718          1          -    Covered              
            bin <auto[1],auto[0]>                       57760          1          -    Covered              
            bin <auto[0],auto[0]>                       24336          1          -    Covered              
    Cross wr_almostempty_cp                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        7327          1          -    Covered              
            bin <auto[0],auto[1]>                        2660          1          -    Covered              
            bin <auto[1],auto[0]>                       62619          1          -    Covered              
            bin <auto[0],auto[0]>                       27394          1          -    Covered              
    Cross wr_underflow_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        2219          1          -    Covered              
            bin <auto[0],auto[1]>                         887          1          -    Covered              
            bin <auto[1],auto[0]>                       67727          1          -    Covered              
            bin <auto[0],auto[0]>                       29167          1          -    Covered              
    Cross rd_full_cp                                  100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[0]>                       30230          1          -    Covered              
            bin <auto[0],auto[1]>                       24774          1          -    Covered              
            bin <auto[0],auto[0]>                       44996          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin rd_full_1                            0                     -    ZERO                 
    Cross rd_wr_ack_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                       16004          1          -    Covered              
            bin <auto[0],auto[1]>                       36616          1          -    Covered              
            bin <auto[1],auto[0]>                       14226          1          -    Covered              
            bin <auto[0],auto[0]>                       33154          1          -    Covered              
    Cross rd_overflow_cp                              100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        7324          1          -    Covered              
            bin <auto[0],auto[1]>                       16801          1          -    Covered              
            bin <auto[1],auto[0]>                       22906          1          -    Covered              
            bin <auto[0],auto[0]>                       52969          1          -    Covered              
    Cross rd_empty_cp                                 100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        3001          1          -    Covered              
            bin <auto[0],auto[1]>                        5020          1          -    Covered              
            bin <auto[1],auto[0]>                       27229          1          -    Covered              
            bin <auto[0],auto[0]>                       64750          1          -    Covered              
    Cross rd_almostfull_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                       10737          1          -    Covered              
            bin <auto[0],auto[1]>                        7167          1          -    Covered              
            bin <auto[1],auto[0]>                       19493          1          -    Covered              
            bin <auto[0],auto[0]>                       62603          1          -    Covered              
    Cross rd_almostempty_cp                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        4359          1          -    Covered              
            bin <auto[0],auto[1]>                        5628          1          -    Covered              
            bin <auto[1],auto[0]>                       25871          1          -    Covered              
            bin <auto[0],auto[0]>                       64142          1          -    Covered              
    Cross rd_underflow_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        2982          1          -    Covered              
            bin <auto[0],auto[1]>                         124          1          -    Covered              
            bin <auto[1],auto[0]>                       27248          1          -    Covered              
            bin <auto[0],auto[0]>                       69646          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_coverage.sv
    1                                                package coverage_pkg;
    2                                                import transaction_pkg::*;
    3                                                
    4                                                    class FIFO_coverage;
    5               1                          1             FIFO_transaction F_cvg_txn =new();
    6                                                        covergroup g1 ;
    7                                                            wr_en_cp :coverpoint F_cvg_txn.wr_en;
    8                                                            rd_en_cp : coverpoint F_cvg_txn.rd_en; 
    9                                                            wr_ack_cp: coverpoint F_cvg_txn.wr_ack;
    10                                                           overflow_cp : coverpoint F_cvg_txn.overflow;
    11                                                           full_cp: coverpoint F_cvg_txn.full;
    12                                                           empty_cp: coverpoint F_cvg_txn.empty;
    13                                                           almostfull_cp: coverpoint F_cvg_txn.almostfull;
    14                                                           almostempty_cp: coverpoint F_cvg_txn.almostempty;
    15                                                           underflow_cp: coverpoint F_cvg_txn.underflow;
    16                                               
    17                                                           wr_full_cp: cross wr_en_cp, full_cp;
    18                                                           wr_wr_ack_cp: cross wr_en_cp, wr_ack_cp
    19                                                           {
    20                                                               ignore_bins wr_en0_wr_ack1 = !binsof(wr_en_cp) intersect {1} && binsof(wr_ack_cp) intersect {1};
    21                                               
    22                                                           }
    23                                                           wr_overflow_cp : cross wr_en_cp, overflow_cp
    24                                                           {
    25                                                               ignore_bins wr_en0_overflow1 = !binsof(wr_en_cp) intersect {1} && binsof(overflow_cp) intersect {1};
    26                                               
    27                                                           }
    28                                                           
    29                                                           wr_empty_cp: cross wr_en_cp, empty_cp;
    30                                                           wr_almostfull_cp: cross wr_en_cp , almostfull_cp;
    31                                                           wr_almostempty_cp: cross wr_en_cp, almostempty_cp; 
    32                                                           wr_underflow_cp: cross wr_en_cp, underflow_cp;
    33                                                           
    34                                                           rd_full_cp: cross rd_en_cp, full_cp
    35                                                           
    36                                                           {
    37                                                               ignore_bins rd_full_1 =binsof(rd_en_cp) intersect {1} && binsof(full_cp) intersect {1};
    38                                               
    39                                                           }
    40                                                           
    41                                                           
    42                                                           rd_wr_ack_cp: cross rd_en_cp, wr_ack_cp;
    43                                                           rd_overflow_cp: cross rd_en_cp, overflow_cp;
    44                                                           rd_empty_cp: cross rd_en_cp ,empty_cp;
    45                                                           rd_almostfull_cp: cross rd_en_cp, almostfull_cp;
    46                                                           rd_almostempty_cp: cross rd_en_cp, almostempty_cp;
    47                                                           rd_underflow_cp: cross rd_en_cp, underflow_cp;
    48                                               
    49                                                       endgroup : g1
    50                                               
    51                                                       function new();
    52              1                          1                 g1  =new;
    53                                                        endfunction
    54                                               
    55                                                       function void sample_data(input FIFO_transaction F_txn);
    56              1                     100003              F_cvg_txn = F_txn;
    57              1                     100003              g1.sample();


=================================================================================
=== Instance: /scoreboard_pkg
=== Design Unit: work.scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        29        28         1    96.55%

================================Branch Details================================

Branch Coverage for instance /scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_scoreboard.sv
------------------------------------IF Branch------------------------------------
    26                                    100003     Count coming in to IF
    26              1                       4937                  if(!transaction.rst_n) begin
    30              1                      95066                  else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    32                                     95066     Count coming in to IF
    32              1                      50007                   if(transaction.wr_en && count < FIFO_DEPTH) begin
    37              1                      45059                   else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    39                                     45059     Count coming in to IF
    39              1                      16434                     if(full_ref && transaction.wr_en)
    41              1                      28625                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    48                                    100003     Count coming in to IF
    48              1                       4937                  if(!transaction.rst_n) begin
    53              1                      95066                   else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    54                                     95066     Count coming in to IF
    54              1                      26410                     if(transaction.rd_en && count!=0) begin
    58              1                      68656                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    59                                     68656     Count coming in to IF
    59              1                       2322                     if(transaction.rd_en && empty_ref)
    61              1                      66334                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                    100003     Count coming in to IF
    67              1                       4937             if (!transaction.rst_n) begin
    71              1                      95066             else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    72                                     95066     Count coming in to IF
    72              1                      34817               if	( ({transaction.wr_en, transaction.rd_en} == 2'b10) && !full_ref) 
    74              1                       7864               else if ( ({transaction.wr_en, transaction.rd_en} == 2'b01) && !empty_ref)
    76              1                       1657               else if ( ({transaction.wr_en, transaction.rd_en} == 2'b11) && empty_ref)
    78              1                       5013               else if ( ({transaction.wr_en, transaction.rd_en} == 2'b11) && full_ref)
                                           45715     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    81                                    100002     Count coming in to IF
    81              1                      24774           full_ref        = (count == FIFO_DEPTH)? 1 : 0;
    81              2                      75228           full_ref        = (count == FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                    100002     Count coming in to IF
    82              1                       8023           empty_ref       = (count == 0)? 1 : 0;
    82              2                      91979           empty_ref       = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                    100002     Count coming in to IF
    83              1                      17904           almostfull_ref  = (count == FIFO_DEPTH-1)? 1 : 0; 
    83              2                      82098           almostfull_ref  = (count == FIFO_DEPTH-1)? 1 : 0; 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    84                                    100002     Count coming in to IF
    84              1                       9987           almostempty_ref = (count == 1)? 1 : 0;
    84              2                      90015           almostempty_ref = (count == 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    91                                    100003     Count coming in to IF
    91              1                    ***0***               if(obj.data_out!=data_out_ref) begin
    99              1                     100003                else
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      25        23         2    92.00%

================================Condition Details================================

Condition Coverage for instance /scoreboard_pkg --

  File FIFO_scoreboard.sv
----------------Focused Condition View-------------------
Line       32 Item    1  (transaction.wr_en && (this.count < 8))
Condition totals: 2 of 2 input terms covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  transaction.wr_en         Y
   (this.count < 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  transaction.wr_en_0   -                             
  Row   2:          1  transaction.wr_en_1   (this.count < 8)              
  Row   3:          1  (this.count < 8)_0    transaction.wr_en             
  Row   4:          1  (this.count < 8)_1    transaction.wr_en             

----------------Focused Condition View-------------------
Line       39 Item    1  (this.full_ref && transaction.wr_en)
Condition totals: 2 of 2 input terms covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
      this.full_ref         Y
  transaction.wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  this.full_ref_0       -                             
  Row   2:          1  this.full_ref_1       transaction.wr_en             
  Row   3:          1  transaction.wr_en_0   this.full_ref                 
  Row   4:          1  transaction.wr_en_1   this.full_ref                 

----------------Focused Condition View-------------------
Line       54 Item    1  (transaction.rd_en && (this.count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  transaction.rd_en         Y
  (this.count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  transaction.rd_en_0   -                             
  Row   2:          1  transaction.rd_en_1   (this.count != 0)             
  Row   3:          1  (this.count != 0)_0   transaction.rd_en             
  Row   4:          1  (this.count != 0)_1   transaction.rd_en             

----------------Focused Condition View-------------------
Line       59 Item    1  (transaction.rd_en && this.empty_ref)
Condition totals: 1 of 2 input terms covered = 50.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  transaction.rd_en         Y
     this.empty_ref         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  transaction.rd_en_0   -                             
  Row   2:          1  transaction.rd_en_1   this.empty_ref                
  Row   3:    ***0***  this.empty_ref_0      transaction.rd_en             
  Row   4:          1  this.empty_ref_1      transaction.rd_en             

----------------Focused Condition View-------------------
Line       72 Item    1  (~transaction.rd_en && transaction.wr_en && ~this.full_ref)
Condition totals: 3 of 3 input terms covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  transaction.rd_en         Y
  transaction.wr_en         Y
      this.full_ref         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  transaction.rd_en_0   (transaction.wr_en && ~this.full_ref)
  Row   2:          1  transaction.rd_en_1   -                             
  Row   3:          1  transaction.wr_en_0   ~transaction.rd_en            
  Row   4:          1  transaction.wr_en_1   (~transaction.rd_en && ~this.full_ref)
  Row   5:          1  this.full_ref_0       (~transaction.rd_en && transaction.wr_en)
  Row   6:          1  this.full_ref_1       (~transaction.rd_en && transaction.wr_en)

----------------Focused Condition View-------------------
Line       74 Item    1  (transaction.rd_en && ~transaction.wr_en && ~this.empty_ref)
Condition totals: 3 of 3 input terms covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  transaction.rd_en         Y
  transaction.wr_en         Y
     this.empty_ref         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  transaction.rd_en_0   -                             
  Row   2:          1  transaction.rd_en_1   (~transaction.wr_en && ~this.empty_ref)
  Row   3:          1  transaction.wr_en_0   (transaction.rd_en && ~this.empty_ref)
  Row   4:          1  transaction.wr_en_1   transaction.rd_en             
  Row   5:          1  this.empty_ref_0      (transaction.rd_en && ~transaction.wr_en)
  Row   6:          1  this.empty_ref_1      (transaction.rd_en && ~transaction.wr_en)

----------------Focused Condition View-------------------
Line       76 Item    1  (transaction.rd_en && transaction.wr_en && this.empty_ref)
Condition totals: 3 of 3 input terms covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  transaction.rd_en         Y
  transaction.wr_en         Y
     this.empty_ref         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  transaction.rd_en_0   -                             
  Row   2:          1  transaction.rd_en_1   (transaction.wr_en && this.empty_ref)
  Row   3:          1  transaction.wr_en_0   transaction.rd_en             
  Row   4:          1  transaction.wr_en_1   (transaction.rd_en && this.empty_ref)
  Row   5:          1  this.empty_ref_0      (transaction.rd_en && transaction.wr_en)
  Row   6:          1  this.empty_ref_1      (transaction.rd_en && transaction.wr_en)

----------------Focused Condition View-------------------
Line       78 Item    1  (transaction.rd_en && transaction.wr_en && this.full_ref)
Condition totals: 3 of 3 input terms covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  transaction.rd_en         Y
  transaction.wr_en         Y
      this.full_ref         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  transaction.rd_en_0   -                             
  Row   2:          1  transaction.rd_en_1   (transaction.wr_en && this.full_ref)
  Row   3:          1  transaction.wr_en_0   transaction.rd_en             
  Row   4:          1  transaction.wr_en_1   (transaction.rd_en && this.full_ref)
  Row   5:          1  this.full_ref_0       (transaction.rd_en && transaction.wr_en)
  Row   6:          1  this.full_ref_1       (transaction.rd_en && transaction.wr_en)

----------------Focused Condition View-------------------
Line       81 Item    1  (this.count == 8)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (this.count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count == 8)_0   -                             
  Row   2:          1  (this.count == 8)_1   -                             

----------------Focused Condition View-------------------
Line       82 Item    1  (this.count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (this.count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count == 0)_0   -                             
  Row   2:          1  (this.count == 0)_1   -                             

----------------Focused Condition View-------------------
Line       83 Item    1  (this.count == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (this.count == (8 - 1))         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (this.count == (8 - 1))_0  -                             
  Row   2:          1  (this.count == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       84 Item    1  (this.count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (this.count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count == 1)_0   -                             
  Row   2:          1  (this.count == 1)_1   -                             

----------------Focused Condition View-------------------
Line       91 Item    1  (obj.data_out != this.data_out_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
  (obj.data_out != this.data_out_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:          1  (obj.data_out != this.data_out_ref)_0  -                             
  Row   2:    ***0***  (obj.data_out != this.data_out_ref)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      31        27         4    87.09%

================================Statement Details================================

Statement Coverage for instance /scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_scoreboard.sv
    1                                                package scoreboard_pkg;
    2                                                    import transaction_pkg::*;
    3                                                    import shared_pkg::*;
    4                                                
    5                                                    class FIFO_scoreboard;
    6                                                        parameter FIFO_WIDTH = 16;
    7                                                        parameter FIFO_DEPTH = 8;
    8                                                
    9                                                
    10                                                        bit [FIFO_WIDTH-1:0] data_out_ref;
    11                                                        bit wr_ack_ref;
    12                                                        bit overflow_ref;
    13                                                        bit full_ref;
    14                                                        bit empty_ref;
    15                                                        bit almostfull_ref;
    16                                                        bit almostempty_ref;
    17                                                        bit underflow_ref;
    18                                               
    19                                                                          
    20                                                         
    21                                                          logic [FIFO_WIDTH-1:0] mem [0:FIFO_DEPTH-1];
    22                                                          logic [$clog2(FIFO_DEPTH)-1:0] wr_ptr, rd_ptr;
    23                                                          logic [$clog2(FIFO_DEPTH):0] count; 
    24                                                        function void reference_model(FIFO_transaction transaction);
    25                                                         fork begin
    26                                                            if(!transaction.rst_n) begin
    27              1                       4937                   wr_ptr = 0;
    28              1                       4937                   data_out_ref =0;
    29                                                             end
    30                                                            else begin
    31                                                           
    32                                                             if(transaction.wr_en && count < FIFO_DEPTH) begin
    33              1                      50007                     mem[wr_ptr] = transaction.data_in;
    34              1                      50007     		            wr_ack_ref = 1;
    35              1                      50007     		            wr_ptr = wr_ptr + 1;
    36                                                             end
    37                                                             else begin
    38              1                      45059                     wr_ack_ref = 0;
    39                                                               if(full_ref && transaction.wr_en)
    40              1                      16434                     overflow_ref = 1;
    41                                                               else
    42              1                      28625                     overflow_ref = 0;
    43                                                              end
    44                                                           end
    45                                                         end
    46                                               
    47                                                           begin
    48                                                            if(!transaction.rst_n) begin
    49              1                       4937                     rd_ptr = 0;
    50              1                       4937                     data_out_ref =0;
    51              1                       4937                     wr_ptr = 0;
    52                                                               end
    53                                                             else begin
    54                                                               if(transaction.rd_en && count!=0) begin
    55              1                      26410                      data_out_ref = mem[rd_ptr];
    56              1                      26410     		             rd_ptr = rd_ptr + 1;
    57                                                               end
    58                                                               else begin 
    59                                                               if(transaction.rd_en && empty_ref)
    60              1                       2322                     underflow_ref =1;
    61                                                               else
    62              1                      66334                     underflow_ref =0;
    63                                                               end
    64                                                             end
    65                                                           end
    66                                                       join
    67                                                       if (!transaction.rst_n) begin
    68              1                       4937               count = 0;
    69              1                       4937               data_out_ref =0;
    70                                                       end
    71                                                       else begin
    72                                                         if	( ({transaction.wr_en, transaction.rd_en} == 2'b10) && !full_ref) 
    73              1                      34817                   count = count + 1;
    74                                                         else if ( ({transaction.wr_en, transaction.rd_en} == 2'b01) && !empty_ref)
    75              1                       7864                   count = count - 1;
    76                                                         else if ( ({transaction.wr_en, transaction.rd_en} == 2'b11) && empty_ref)
    77              1                       1657                   count = count + 1;
    78                                                         else if ( ({transaction.wr_en, transaction.rd_en} == 2'b11) && full_ref)
    79              1                       5013                   count = count - 1;
    80                                                        end
    81              1                     100003           full_ref        = (count == FIFO_DEPTH)? 1 : 0;
    82              1                     100003           empty_ref       = (count == 0)? 1 : 0;
    83              1                     100003           almostfull_ref  = (count == FIFO_DEPTH-1)? 1 : 0; 
    84              1                     100003           almostempty_ref = (count == 1)? 1 : 0;
    85                                                           
    86                                               
    87                                                         endfunction
    88                                                        
    89                                                        function void check_data(FIFO_transaction obj);
    90              1                     100003                 reference_model(obj);
    91                                                         if(obj.data_out!=data_out_ref) begin
    92              1                    ***0***                 error_count++;
    93              1                    ***0***                 $display("Error in FIFo outputs at time %0t",$time);
    94              1                    ***0***                 $display("Expected:data_out=%h, wr_ack=%b, overflow=%b, full=%b, empty=%b, almostfull=%b, almostempty=%b, underflow=%b",
    95                                                           data_out_ref, wr_ack_ref, overflow_ref, full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref);
    96              1                    ***0***                 $display("Actual  : data_out=%h, wr_ack=%b, overflow=%b, full=%b, empty=%b, almostfull=%b, almostempty=%b, underflow=%b",
    97                                                           obj.data_out, obj.wr_ack, obj.overflow, obj.full, obj.empty, obj.almostfull, obj.almostempty, obj.underflow);
    98                                                          end
    99                                                          else
    100                                                          begin
    101             1                     100003                 correct_count++;


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /coverage_pkg/FIFO_coverage/g1                  100.00%        100          -    Covered              
    covered/total bins:                                    71         71          -                      
    missing/total bins:                                     0         71          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint wr_en_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     30054          1          -    Covered              
        bin auto[1]                                     69946          1          -    Covered              
    Coverpoint rd_en_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     69770          1          -    Covered              
        bin auto[1]                                     30230          1          -    Covered              
    Coverpoint wr_ack_cp                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     47383          1          -    Covered              
        bin auto[1]                                     52620          1          -    Covered              
    Coverpoint overflow_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     75878          1          -    Covered              
        bin auto[1]                                     24125          1          -    Covered              
    Coverpoint full_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     75228          1          -    Covered              
        bin auto[1]                                     24774          1          -    Covered              
    Coverpoint empty_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     91979          1          -    Covered              
        bin auto[1]                                      8023          1          -    Covered              
    Coverpoint almostfull_cp                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     82098          1          -    Covered              
        bin auto[1]                                     17904          1          -    Covered              
    Coverpoint almostempty_cp                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     90015          1          -    Covered              
        bin auto[1]                                      9987          1          -    Covered              
    Coverpoint underflow_cp                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     96897          1          -    Covered              
        bin auto[1]                                      3106          1          -    Covered              
    Cross wr_full_cp                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                       19760          1          -    Covered              
            bin <auto[0],auto[1]>                        5014          1          -    Covered              
            bin <auto[1],auto[0]>                       50186          1          -    Covered              
            bin <auto[0],auto[0]>                       25040          1          -    Covered              
    Cross wr_wr_ack_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                       51864          1          -    Covered              
            bin <auto[1],auto[0]>                       18082          1          -    Covered              
            bin <auto[0],auto[0]>                       29298          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin wr_en0_wr_ack1                     756                     -    Occurred             
    Cross wr_overflow_cp                              100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                       23796          1          -    Covered              
            bin <auto[1],auto[0]>                       46150          1          -    Covered              
            bin <auto[0],auto[0]>                       29725          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin wr_en0_overflow1                   329                     -    Occurred             
    Cross wr_empty_cp                                 100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        3505          1          -    Covered              
            bin <auto[0],auto[1]>                        4516          1          -    Covered              
            bin <auto[1],auto[0]>                       66441          1          -    Covered              
            bin <auto[0],auto[0]>                       25538          1          -    Covered              
    Cross wr_almostfull_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                       12186          1          -    Covered              
            bin <auto[0],auto[1]>                        5718          1          -    Covered              
            bin <auto[1],auto[0]>                       57760          1          -    Covered              
            bin <auto[0],auto[0]>                       24336          1          -    Covered              
    Cross wr_almostempty_cp                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        7327          1          -    Covered              
            bin <auto[0],auto[1]>                        2660          1          -    Covered              
            bin <auto[1],auto[0]>                       62619          1          -    Covered              
            bin <auto[0],auto[0]>                       27394          1          -    Covered              
    Cross wr_underflow_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        2219          1          -    Covered              
            bin <auto[0],auto[1]>                         887          1          -    Covered              
            bin <auto[1],auto[0]>                       67727          1          -    Covered              
            bin <auto[0],auto[0]>                       29167          1          -    Covered              
    Cross rd_full_cp                                  100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[0]>                       30230          1          -    Covered              
            bin <auto[0],auto[1]>                       24774          1          -    Covered              
            bin <auto[0],auto[0]>                       44996          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin rd_full_1                            0                     -    ZERO                 
    Cross rd_wr_ack_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                       16004          1          -    Covered              
            bin <auto[0],auto[1]>                       36616          1          -    Covered              
            bin <auto[1],auto[0]>                       14226          1          -    Covered              
            bin <auto[0],auto[0]>                       33154          1          -    Covered              
    Cross rd_overflow_cp                              100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        7324          1          -    Covered              
            bin <auto[0],auto[1]>                       16801          1          -    Covered              
            bin <auto[1],auto[0]>                       22906          1          -    Covered              
            bin <auto[0],auto[0]>                       52969          1          -    Covered              
    Cross rd_empty_cp                                 100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        3001          1          -    Covered              
            bin <auto[0],auto[1]>                        5020          1          -    Covered              
            bin <auto[1],auto[0]>                       27229          1          -    Covered              
            bin <auto[0],auto[0]>                       64750          1          -    Covered              
    Cross rd_almostfull_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                       10737          1          -    Covered              
            bin <auto[0],auto[1]>                        7167          1          -    Covered              
            bin <auto[1],auto[0]>                       19493          1          -    Covered              
            bin <auto[0],auto[0]>                       62603          1          -    Covered              
    Cross rd_almostempty_cp                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        4359          1          -    Covered              
            bin <auto[0],auto[1]>                        5628          1          -    Covered              
            bin <auto[1],auto[0]>                       25871          1          -    Covered              
            bin <auto[0],auto[0]>                       64142          1          -    Covered              
    Cross rd_underflow_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        2982          1          -    Covered              
            bin <auto[0],auto[1]>                         124          1          -    Covered              
            bin <auto[1],auto[0]>                       27248          1          -    Covered              
            bin <auto[0],auto[0]>                       69646          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/Top/DUT/cover_full_p                    FIFO   Verilog  SVA  FIFO.sv(78)     23608 Covered   
/Top/DUT/cover_empty_p                   FIFO   Verilog  SVA  FIFO.sv(85)     7599 Covered   
/Top/DUT/cover_almostfull_p              FIFO   Verilog  SVA  FIFO.sv(92)     17009 Covered   
/Top/DUT/cover_almostempty_p             FIFO   Verilog  SVA  FIFO.sv(99)     9468 Covered   
/Top/DUT/cover_count_1                   FIFO   Verilog  SVA  FIFO.sv(107)    33104 Covered   
/Top/DUT/cover_count_2                   FIFO   Verilog  SVA  FIFO.sv(114)    7484 Covered   
/Top/DUT/cover_count_3                   FIFO   Verilog  SVA  FIFO.sv(121)    1555 Covered   
/Top/DUT/cover_count_4                   FIFO   Verilog  SVA  FIFO.sv(129)    4766 Covered   
/Top/DUT/cover_underflow_1               FIFO   Verilog  SVA  FIFO.sv(136)    2178 Covered   
/Top/DUT/cover_overflow_1                FIFO   Verilog  SVA  FIFO.sv(143)    15653 Covered   
/Top/DUT/cover_wr_ack_1                  FIFO   Verilog  SVA  FIFO.sv(150)    47523 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 11

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/Top/DUT/assert_full_p
                     FIFO.sv(77)                        0          1
/Top/DUT/assert_empty_p
                     FIFO.sv(84)                        0          1
/Top/DUT/assert_almostfull_p
                     FIFO.sv(91)                        0          1
/Top/DUT/assert_almostempty_p
                     FIFO.sv(98)                        0          1
/Top/DUT/assert_count_1
                     FIFO.sv(106)                       0          1
/Top/DUT/assert_count_2
                     FIFO.sv(113)                       0          1
/Top/DUT/assert_count_3
                     FIFO.sv(120)                       0          1
/Top/DUT/assert_count_4
                     FIFO.sv(128)                       0          1
/Top/DUT/assert_underflow_1
                     FIFO.sv(135)                       0          1
/Top/DUT/assert_overflow_1
                     FIFO.sv(142)                       0          1
/Top/DUT/assert_wr_ack_1
                     FIFO.sv(149)                       0          1

Total Coverage By Instance (filtered view): 98.62%

