<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="test1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Normalizer.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Pipeline.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Pipeline_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_CaseManager_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ComparingStage_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_Pipeline_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_Pipeline_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_Pipeline_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1688287722" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1688287722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688290806" xil_pn:in_ck="-4933848870420905086" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1688290806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AdjustingStage.vhd"/>
      <outfile xil_pn:name="CaseManager.vhd"/>
      <outfile xil_pn:name="Comparator.vhd"/>
      <outfile xil_pn:name="ComparingStage.vhd"/>
      <outfile xil_pn:name="EightBitComparator.vhd"/>
      <outfile xil_pn:name="FourBitComparator.vhd"/>
      <outfile xil_pn:name="FullAdder.vhd"/>
      <outfile xil_pn:name="MantissaComparator.vhd"/>
      <outfile xil_pn:name="Normalizer.vhd"/>
      <outfile xil_pn:name="Pipeline.vhd"/>
      <outfile xil_pn:name="RCA.vhd"/>
      <outfile xil_pn:name="ReversePriorityEncoder.vhd"/>
      <outfile xil_pn:name="ShifterL.vhd"/>
      <outfile xil_pn:name="ShifterR.vhd"/>
      <outfile xil_pn:name="SpecialOutput.vhd"/>
      <outfile xil_pn:name="SummingStage.vhd"/>
      <outfile xil_pn:name="test_AdjustingStage.vhd"/>
      <outfile xil_pn:name="test_CaseManager.vhd"/>
      <outfile xil_pn:name="test_Comparator.vhd"/>
      <outfile xil_pn:name="test_ComparingStage.vhd"/>
      <outfile xil_pn:name="test_EightBitComparator.vhd"/>
      <outfile xil_pn:name="test_MantissaComparator.vhd"/>
      <outfile xil_pn:name="test_Normalizer.vhd"/>
      <outfile xil_pn:name="test_Pipeline.vhd"/>
      <outfile xil_pn:name="test_ReversePriorityEncoder.vhd"/>
      <outfile xil_pn:name="test_SummingStage.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1688290436" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5622019996839630101" xil_pn:start_ts="1688290436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688290436" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4662320146370458985" xil_pn:start_ts="1688290436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688287722" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8802210316638458921" xil_pn:start_ts="1688287722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688290806" xil_pn:in_ck="-4933848870420905086" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1688290806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AdjustingStage.vhd"/>
      <outfile xil_pn:name="CaseManager.vhd"/>
      <outfile xil_pn:name="Comparator.vhd"/>
      <outfile xil_pn:name="ComparingStage.vhd"/>
      <outfile xil_pn:name="EightBitComparator.vhd"/>
      <outfile xil_pn:name="FourBitComparator.vhd"/>
      <outfile xil_pn:name="FullAdder.vhd"/>
      <outfile xil_pn:name="MantissaComparator.vhd"/>
      <outfile xil_pn:name="Normalizer.vhd"/>
      <outfile xil_pn:name="Pipeline.vhd"/>
      <outfile xil_pn:name="RCA.vhd"/>
      <outfile xil_pn:name="ReversePriorityEncoder.vhd"/>
      <outfile xil_pn:name="ShifterL.vhd"/>
      <outfile xil_pn:name="ShifterR.vhd"/>
      <outfile xil_pn:name="SpecialOutput.vhd"/>
      <outfile xil_pn:name="SummingStage.vhd"/>
      <outfile xil_pn:name="test_AdjustingStage.vhd"/>
      <outfile xil_pn:name="test_CaseManager.vhd"/>
      <outfile xil_pn:name="test_Comparator.vhd"/>
      <outfile xil_pn:name="test_ComparingStage.vhd"/>
      <outfile xil_pn:name="test_EightBitComparator.vhd"/>
      <outfile xil_pn:name="test_MantissaComparator.vhd"/>
      <outfile xil_pn:name="test_Normalizer.vhd"/>
      <outfile xil_pn:name="test_Pipeline.vhd"/>
      <outfile xil_pn:name="test_ReversePriorityEncoder.vhd"/>
      <outfile xil_pn:name="test_SummingStage.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1688290808" xil_pn:in_ck="-4933848870420905086" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="184086970088838870" xil_pn:start_ts="1688290806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_Pipeline_beh.prj"/>
      <outfile xil_pn:name="test_Pipeline_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1688290808" xil_pn:in_ck="3187477244577366955" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5386688769899425443" xil_pn:start_ts="1688290808">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_Pipeline_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
