

================================================================
== Vitis HLS Report for 'conv1_Pipeline_OUT_ROW_COL'
================================================================
* Date:           Thu Nov  2 23:32:15 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.325 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1254652|  1254652|  12.547 ms|  12.547 ms|  1254652|  1254652|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- OUT_ROW_COL  |  1254650|  1254650|        88|         41|          1|  30600|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 41, depth = 89


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 89
* Pipeline : 1
  Pipeline-0 : II = 41, D = 89, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 91 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 92 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 93 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 94 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%indvar_flatten307 = alloca i32 1"   --->   Operation 95 'alloca' 'indvar_flatten307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 96 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 97 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 98 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten307"   --->   Operation 99 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %o"   --->   Operation 100 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 101 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %r"   --->   Operation 102 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %col"   --->   Operation 103 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body104"   --->   Operation 104 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.53>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%r_4 = load i4 %r"   --->   Operation 105 'load' 'r_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [src/conv1.cpp:41]   --->   Operation 106 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%o_2 = load i4 %o" [src/conv1.cpp:38]   --->   Operation 107 'load' 'o_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%indvar_flatten307_load = load i15 %indvar_flatten307" [src/conv1.cpp:38]   --->   Operation 108 'load' 'indvar_flatten307_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i4 %o_2" [src/conv1.cpp:38]   --->   Operation 109 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.23ns)   --->   "%mul_ln38 = mul i9 %zext_ln38, i9 22" [src/conv1.cpp:38]   --->   Operation 110 'mul' 'mul_ln38' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln38, i32 6, i32 8" [src/conv1.cpp:38]   --->   Operation 111 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%udiv_ln1_cast = zext i3 %tmp_138" [src/conv1.cpp:38]   --->   Operation 112 'zext' 'udiv_ln1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.65ns)   --->   "%empty = mul i10 %udiv_ln1_cast, i10 81" [src/conv1.cpp:38]   --->   Operation 113 'mul' 'empty' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%empty_224 = trunc i10 %empty" [src/conv1.cpp:38]   --->   Operation 114 'trunc' 'empty_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.84ns)   --->   "%icmp_ln38 = icmp_eq  i15 %indvar_flatten307_load, i15 30600" [src/conv1.cpp:38]   --->   Operation 115 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.84ns)   --->   "%add_ln38_26 = add i15 %indvar_flatten307_load, i15 1" [src/conv1.cpp:38]   --->   Operation 116 'add' 'add_ln38_26' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %for.inc141, void %BH.i.preheader.exitStub" [src/conv1.cpp:38]   --->   Operation 117 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%col_load = load i8 %col" [src/conv1.cpp:42]   --->   Operation 118 'load' 'col_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.79ns)   --->   "%add_ln38 = add i4 %o_2, i4 1" [src/conv1.cpp:38]   --->   Operation 119 'add' 'add_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.80ns)   --->   "%icmp_ln41 = icmp_eq  i12 %indvar_flatten_load, i12 3825" [src/conv1.cpp:41]   --->   Operation 120 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.39ns)   --->   "%select_ln38 = select i1 %icmp_ln41, i4 0, i4 %r_4" [src/conv1.cpp:38]   --->   Operation 121 'select' 'select_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.39ns)   --->   "%select_ln38_6 = select i1 %icmp_ln41, i4 %add_ln38, i4 %o_2" [src/conv1.cpp:38]   --->   Operation 122 'select' 'select_ln38_6' <Predicate = (!icmp_ln38)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i4 %select_ln38_6" [src/conv1.cpp:41]   --->   Operation 123 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%empty_312 = trunc i4 %select_ln38_6" [src/conv1.cpp:38]   --->   Operation 124 'trunc' 'empty_312' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_192_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_312, i4 0" [src/conv1.cpp:41]   --->   Operation 125 'bitconcatenate' 'tmp_192_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln41 = sub i7 %tmp_192_cast, i7 %zext_ln41_1" [src/conv1.cpp:41]   --->   Operation 126 'sub' 'sub_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln38)   --->   "%xor_ln38 = xor i1 %icmp_ln41, i1 1" [src/conv1.cpp:38]   --->   Operation 127 'xor' 'xor_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.76ns)   --->   "%icmp_ln42 = icmp_eq  i8 %col_load, i8 255" [src/conv1.cpp:42]   --->   Operation 128 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln38 = and i1 %icmp_ln42, i1 %xor_ln38" [src/conv1.cpp:38]   --->   Operation 129 'and' 'and_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.79ns)   --->   "%indvars_iv_next321_dup = add i4 %select_ln38, i4 1" [src/conv1.cpp:38]   --->   Operation 130 'add' 'indvars_iv_next321_dup' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%or_ln41 = or i1 %and_ln38, i1 %icmp_ln41" [src/conv1.cpp:41]   --->   Operation 131 'or' 'or_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %or_ln41, i8 0, i8 %col_load" [src/conv1.cpp:41]   --->   Operation 132 'select' 'select_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.39ns)   --->   "%select_ln41_4 = select i1 %and_ln38, i4 %indvars_iv_next321_dup, i4 %select_ln38" [src/conv1.cpp:41]   --->   Operation 133 'select' 'select_ln41_4' <Predicate = (!icmp_ln38)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i4 %select_ln41_4" [src/conv1.cpp:41]   --->   Operation 134 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln41_2 = add i7 %sub_ln41, i7 %zext_ln41_2" [src/conv1.cpp:41]   --->   Operation 135 'add' 'add_ln41_2' <Predicate = (!icmp_ln38)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i8 %select_ln41" [src/conv1.cpp:42]   --->   Operation 136 'zext' 'zext_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i8 %select_ln41" [src/conv1.cpp:42]   --->   Operation 137 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 138 [12/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 138 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_186 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln41_2, i7 %trunc_ln42" [src/conv1.cpp:41]   --->   Operation 139 'bitconcatenate' 'tmp_186' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_221_cast = zext i14 %tmp_186" [src/conv1.cpp:41]   --->   Operation 140 'zext' 'tmp_221_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6 = getelementptr i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i64 0, i64 %tmp_221_cast" [src/conv1.cpp:41]   --->   Operation 141 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7 = getelementptr i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2, i64 0, i64 %tmp_221_cast" [src/conv1.cpp:41]   --->   Operation 142 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln41, i32 7" [src/conv1.cpp:42]   --->   Operation 143 'bitselect' 'tmp_187' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.76ns)   --->   "%add_ln53 = add i8 %select_ln41, i8 1" [src/conv1.cpp:53]   --->   Operation 144 'add' 'add_ln53' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [12/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 145 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.76ns)   --->   "%add_ln53_5 = add i9 %zext_ln42, i9 2" [src/conv1.cpp:53]   --->   Operation 146 'add' 'add_ln53_5' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [13/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 147 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.76ns)   --->   "%add_ln53_6 = add i9 %zext_ln42, i9 3" [src/conv1.cpp:53]   --->   Operation 148 'add' 'add_ln53_6' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [13/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 149 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:58]   --->   Operation 150 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 151 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7" [src/conv1.cpp:58]   --->   Operation 151 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 152 [1/1] (0.42ns)   --->   "%store_ln42 = store i15 %add_ln38_26, i15 %indvar_flatten307" [src/conv1.cpp:42]   --->   Operation 152 'store' 'store_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_2 : Operation 153 [1/1] (0.42ns)   --->   "%store_ln42 = store i4 %select_ln38_6, i4 %o" [src/conv1.cpp:42]   --->   Operation 153 'store' 'store_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_2 : Operation 154 [1/1] (0.42ns)   --->   "%store_ln42 = store i4 %select_ln41_4, i4 %r" [src/conv1.cpp:42]   --->   Operation 154 'store' 'store_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_2 : Operation 155 [1/1] (0.42ns)   --->   "%store_ln42 = store i8 %add_ln53, i8 %col" [src/conv1.cpp:42]   --->   Operation 155 'store' 'store_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.88>
ST_3 : Operation 156 [8/8] (0.78ns)   --->   "%urem_ln38 = urem i4 %o_2, i4 3" [src/conv1.cpp:38]   --->   Operation 156 'urem' 'urem_ln38' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i4 %add_ln38" [src/conv1.cpp:38]   --->   Operation 157 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (1.23ns)   --->   "%mul_ln38_1 = mul i9 %zext_ln38_1, i9 22" [src/conv1.cpp:38]   --->   Operation 158 'mul' 'mul_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln38_1, i32 6, i32 8" [src/conv1.cpp:38]   --->   Operation 159 'partselect' 'tmp_139' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%udiv_ln38_mid1_cast = zext i3 %tmp_139" [src/conv1.cpp:38]   --->   Operation 160 'zext' 'udiv_ln38_mid1_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (1.65ns)   --->   "%empty_313 = mul i10 %udiv_ln38_mid1_cast, i10 81" [src/conv1.cpp:38]   --->   Operation 161 'mul' 'empty_313' <Predicate = (!icmp_ln38)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%empty_314 = trunc i10 %empty_313" [src/conv1.cpp:38]   --->   Operation 162 'trunc' 'empty_314' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 163 [8/8] (0.78ns)   --->   "%urem_ln38_1 = urem i4 %add_ln38, i4 3" [src/conv1.cpp:38]   --->   Operation 163 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [11/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 164 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [11/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 165 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [12/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 166 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [12/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 167 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.76ns)   --->   "%add_ln53_7 = add i9 %zext_ln42, i9 4" [src/conv1.cpp:53]   --->   Operation 168 'add' 'add_ln53_7' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [13/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 169 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.76ns)   --->   "%add_ln53_8 = add i9 %zext_ln42, i9 5" [src/conv1.cpp:53]   --->   Operation 170 'add' 'add_ln53_8' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [13/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 171 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:58]   --->   Operation 172 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_3 : Operation 173 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7" [src/conv1.cpp:58]   --->   Operation 173 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_3 : Operation 174 [1/1] (0.42ns)   --->   "%tmp_137 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9, i1 %tmp_187" [src/conv1.cpp:58]   --->   Operation 174 'mux' 'tmp_137' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 175 [7/8] (0.78ns)   --->   "%urem_ln38 = urem i4 %o_2, i4 3" [src/conv1.cpp:38]   --->   Operation 175 'urem' 'urem_ln38' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [7/8] (0.78ns)   --->   "%urem_ln38_1 = urem i4 %add_ln38, i4 3" [src/conv1.cpp:38]   --->   Operation 176 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i4 %select_ln41_4" [src/conv1.cpp:55]   --->   Operation 177 'zext' 'zext_ln55' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (1.65ns)   --->   "%mul_ln55_155 = mul i11 %zext_ln55, i11 88" [src/conv1.cpp:55]   --->   Operation 178 'mul' 'mul_ln55_155' <Predicate = (!icmp_ln38)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [10/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 179 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [10/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 180 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln55_80 = zext i8 %add_ln53" [src/conv1.cpp:55]   --->   Operation 181 'zext' 'zext_ln55_80' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (2.11ns)   --->   "%mul_ln55_163 = mul i17 %zext_ln55_80, i17 373" [src/conv1.cpp:55]   --->   Operation 182 'mul' 'mul_ln55_163' <Predicate = (!icmp_ln38)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln55_163, i32 15, i32 16" [src/conv1.cpp:55]   --->   Operation 183 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 184 [11/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 184 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [11/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 185 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [12/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 186 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [12/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 187 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.76ns)   --->   "%add_ln53_9 = add i9 %zext_ln42, i9 6" [src/conv1.cpp:53]   --->   Operation 188 'add' 'add_ln53_9' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [13/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 189 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.76ns)   --->   "%add_ln53_10 = add i9 %zext_ln42, i9 7" [src/conv1.cpp:53]   --->   Operation 190 'add' 'add_ln53_10' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [13/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 191 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.76ns)   --->   "%add_ln53_11 = add i9 %zext_ln42, i9 8" [src/conv1.cpp:53]   --->   Operation 192 'add' 'add_ln53_11' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [13/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 193 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.83>
ST_5 : Operation 194 [6/8] (0.78ns)   --->   "%urem_ln38 = urem i4 %o_2, i4 3" [src/conv1.cpp:38]   --->   Operation 194 'urem' 'urem_ln38' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.79ns)   --->   "%indvars_iv_next321 = add i4 %r_4, i4 1"   --->   Operation 195 'add' 'indvars_iv_next321' <Predicate = (!icmp_ln41 & !and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [6/8] (0.78ns)   --->   "%urem_ln38_1 = urem i4 %add_ln38, i4 3" [src/conv1.cpp:38]   --->   Operation 196 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_5)   --->   "%select_ln38_88 = select i1 %icmp_ln41, i4 1, i4 %indvars_iv_next321" [src/conv1.cpp:38]   --->   Operation 197 'select' 'select_ln38_88' <Predicate = (!icmp_ln38 & !and_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.79ns)   --->   "%indvars_iv_next321_mid1 = add i4 %select_ln38, i4 2" [src/conv1.cpp:38]   --->   Operation 198 'add' 'indvars_iv_next321_mid1' <Predicate = (!icmp_ln38 & and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln41_5 = select i1 %and_ln38, i4 %indvars_iv_next321_mid1, i4 %select_ln38_88" [src/conv1.cpp:41]   --->   Operation 199 'select' 'select_ln41_5' <Predicate = (!icmp_ln38)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln55_59 = zext i4 %select_ln41_5" [src/conv1.cpp:55]   --->   Operation 200 'zext' 'zext_ln55_59' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (1.65ns)   --->   "%mul_ln55_156 = mul i11 %zext_ln55_59, i11 88" [src/conv1.cpp:55]   --->   Operation 201 'mul' 'mul_ln55_156' <Predicate = (!icmp_ln38)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [9/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 202 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [9/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 203 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [10/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 204 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln55_91 = zext i9 %add_ln53_5" [src/conv1.cpp:55]   --->   Operation 205 'zext' 'zext_ln55_91' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (2.14ns)   --->   "%mul_ln55_164 = mul i19 %zext_ln55_91, i19 745" [src/conv1.cpp:55]   --->   Operation 206 'mul' 'mul_ln55_164' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln55_2 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln55_164, i32 16, i32 17" [src/conv1.cpp:55]   --->   Operation 207 'partselect' 'trunc_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 208 [10/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 208 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [11/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 209 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [11/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 210 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [12/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 211 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [12/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 212 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [12/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 213 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.14>
ST_6 : Operation 214 [5/8] (0.78ns)   --->   "%urem_ln38 = urem i4 %o_2, i4 3" [src/conv1.cpp:38]   --->   Operation 214 'urem' 'urem_ln38' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [5/8] (0.78ns)   --->   "%urem_ln38_1 = urem i4 %add_ln38, i4 3" [src/conv1.cpp:38]   --->   Operation 215 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [8/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 216 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i8 %select_ln41" [src/conv1.cpp:42]   --->   Operation 217 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (2.11ns)   --->   "%mul_ln42 = mul i17 %zext_ln42_1, i17 373" [src/conv1.cpp:42]   --->   Operation 218 'mul' 'mul_ln42' <Predicate = (!icmp_ln38)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln42, i32 15, i32 16" [src/conv1.cpp:42]   --->   Operation 219 'partselect' 'trunc_ln' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 220 [8/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 220 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [9/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 221 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [9/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 222 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln55_102 = zext i9 %add_ln53_6" [src/conv1.cpp:55]   --->   Operation 223 'zext' 'zext_ln55_102' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (2.14ns)   --->   "%mul_ln55_165 = mul i19 %zext_ln55_102, i19 745" [src/conv1.cpp:55]   --->   Operation 224 'mul' 'mul_ln55_165' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln55_3 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln55_165, i32 16, i32 17" [src/conv1.cpp:55]   --->   Operation 225 'partselect' 'trunc_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 226 [10/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 226 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [10/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 227 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [11/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 228 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [11/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 229 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [11/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 230 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.86>
ST_7 : Operation 231 [4/8] (0.78ns)   --->   "%urem_ln38 = urem i4 %o_2, i4 3" [src/conv1.cpp:38]   --->   Operation 231 'urem' 'urem_ln38' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i4 %r_4" [src/conv1.cpp:41]   --->   Operation 232 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.79ns)   --->   "%empty_305 = add i5 %zext_ln41, i5 2" [src/conv1.cpp:41]   --->   Operation 233 'add' 'empty_305' <Predicate = (!icmp_ln41 & !and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [4/8] (0.78ns)   --->   "%urem_ln38_1 = urem i4 %add_ln38, i4 3" [src/conv1.cpp:38]   --->   Operation 234 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_6)   --->   "%select_ln38_89 = select i1 %icmp_ln41, i5 2, i5 %empty_305" [src/conv1.cpp:38]   --->   Operation 235 'select' 'select_ln38_89' <Predicate = (!icmp_ln38 & !and_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i4 %indvars_iv_next321_dup" [src/conv1.cpp:41]   --->   Operation 236 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.79ns)   --->   "%p_mid1 = add i5 %zext_ln41_3, i5 2" [src/conv1.cpp:41]   --->   Operation 237 'add' 'p_mid1' <Predicate = (!icmp_ln38 & and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln41_6 = select i1 %and_ln38, i5 %p_mid1, i5 %select_ln38_89" [src/conv1.cpp:41]   --->   Operation 238 'select' 'select_ln41_6' <Predicate = (!icmp_ln38)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%select_ln41_8_cast = zext i5 %select_ln41_6" [src/conv1.cpp:41]   --->   Operation 239 'zext' 'select_ln41_8_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (1.65ns)   --->   "%mul_ln55_157 = mul i11 %select_ln41_8_cast, i11 88" [src/conv1.cpp:41]   --->   Operation 240 'mul' 'mul_ln55_157' <Predicate = (!icmp_ln38)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [7/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 241 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [7/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 242 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [8/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 243 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 244 [8/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 244 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [9/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 245 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln55_113 = zext i9 %add_ln53_7" [src/conv1.cpp:55]   --->   Operation 246 'zext' 'zext_ln55_113' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (2.14ns)   --->   "%mul_ln55_166 = mul i19 %zext_ln55_113, i19 745" [src/conv1.cpp:55]   --->   Operation 247 'mul' 'mul_ln55_166' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln55_4 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln55_166, i32 16, i32 17" [src/conv1.cpp:55]   --->   Operation 248 'partselect' 'trunc_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 249 [9/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 249 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [10/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 250 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [10/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 251 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 252 [10/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 252 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.86>
ST_8 : Operation 253 [3/8] (0.78ns)   --->   "%urem_ln38 = urem i4 %o_2, i4 3" [src/conv1.cpp:38]   --->   Operation 253 'urem' 'urem_ln38' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [1/1] (0.79ns)   --->   "%empty_306 = add i5 %zext_ln41, i5 3" [src/conv1.cpp:41]   --->   Operation 254 'add' 'empty_306' <Predicate = (!icmp_ln41 & !and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 255 [3/8] (0.78ns)   --->   "%urem_ln38_1 = urem i4 %add_ln38, i4 3" [src/conv1.cpp:38]   --->   Operation 255 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_7)   --->   "%select_ln38_90 = select i1 %icmp_ln41, i5 3, i5 %empty_306" [src/conv1.cpp:38]   --->   Operation 256 'select' 'select_ln38_90' <Predicate = (!icmp_ln38 & !and_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 257 [1/1] (0.79ns)   --->   "%p_mid18 = add i5 %zext_ln41_3, i5 3" [src/conv1.cpp:41]   --->   Operation 257 'add' 'p_mid18' <Predicate = (!icmp_ln38 & and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 258 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln41_7 = select i1 %and_ln38, i5 %p_mid18, i5 %select_ln38_90" [src/conv1.cpp:41]   --->   Operation 258 'select' 'select_ln41_7' <Predicate = (!icmp_ln38)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%select_ln41_9_cast = zext i5 %select_ln41_7" [src/conv1.cpp:41]   --->   Operation 259 'zext' 'select_ln41_9_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (1.65ns)   --->   "%mul_ln55_158 = mul i11 %select_ln41_9_cast, i11 88" [src/conv1.cpp:41]   --->   Operation 260 'mul' 'mul_ln55_158' <Predicate = (!icmp_ln38)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 261 [6/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 261 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [6/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 262 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [7/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 263 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 264 [7/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 264 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [8/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 265 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [8/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 266 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln55_124 = zext i9 %add_ln53_8" [src/conv1.cpp:55]   --->   Operation 267 'zext' 'zext_ln55_124' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (2.14ns)   --->   "%mul_ln55_167 = mul i19 %zext_ln55_124, i19 745" [src/conv1.cpp:55]   --->   Operation 268 'mul' 'mul_ln55_167' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln55_5 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln55_167, i32 16, i32 17" [src/conv1.cpp:55]   --->   Operation 269 'partselect' 'trunc_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 270 [9/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 270 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 271 [9/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 271 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 272 [9/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 272 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.14>
ST_9 : Operation 273 [2/8] (0.78ns)   --->   "%urem_ln38 = urem i4 %o_2, i4 3" [src/conv1.cpp:38]   --->   Operation 273 'urem' 'urem_ln38' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 274 [2/8] (0.78ns)   --->   "%urem_ln38_1 = urem i4 %add_ln38, i4 3" [src/conv1.cpp:38]   --->   Operation 274 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 275 [5/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 275 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 276 [5/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 276 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 277 [6/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 277 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [6/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 278 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 279 [7/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 279 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 280 [7/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 280 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 281 [8/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 281 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln55_135 = zext i9 %add_ln53_9" [src/conv1.cpp:55]   --->   Operation 282 'zext' 'zext_ln55_135' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (2.14ns)   --->   "%mul_ln55_168 = mul i19 %zext_ln55_135, i19 745" [src/conv1.cpp:55]   --->   Operation 283 'mul' 'mul_ln55_168' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln55_6 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln55_168, i32 16, i32 17" [src/conv1.cpp:55]   --->   Operation 284 'partselect' 'trunc_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 285 [8/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 285 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln55_146 = zext i9 %add_ln53_10" [src/conv1.cpp:55]   --->   Operation 286 'zext' 'zext_ln55_146' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 287 [1/1] (2.14ns)   --->   "%mul_ln55_169 = mul i19 %zext_ln55_146, i19 745" [src/conv1.cpp:55]   --->   Operation 287 'mul' 'mul_ln55_169' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln55_7 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln55_169, i32 16, i32 17" [src/conv1.cpp:55]   --->   Operation 288 'partselect' 'trunc_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 289 [8/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 289 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.86>
ST_10 : Operation 290 [1/8] (0.78ns)   --->   "%urem_ln38 = urem i4 %o_2, i4 3" [src/conv1.cpp:38]   --->   Operation 290 'urem' 'urem_ln38' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i2 %urem_ln38" [src/conv1.cpp:38]   --->   Operation 291 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (0.79ns)   --->   "%empty_307 = add i5 %zext_ln41, i5 4" [src/conv1.cpp:41]   --->   Operation 292 'add' 'empty_307' <Predicate = (!icmp_ln41 & !and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 293 [1/8] (0.78ns)   --->   "%urem_ln38_1 = urem i4 %add_ln38, i4 3" [src/conv1.cpp:38]   --->   Operation 293 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = trunc i2 %urem_ln38_1" [src/conv1.cpp:38]   --->   Operation 294 'trunc' 'trunc_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_8)   --->   "%select_ln38_91 = select i1 %icmp_ln41, i5 4, i5 %empty_307" [src/conv1.cpp:38]   --->   Operation 295 'select' 'select_ln38_91' <Predicate = (!icmp_ln38 & !and_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 296 [1/1] (0.79ns)   --->   "%p_mid110 = add i5 %zext_ln41_3, i5 4" [src/conv1.cpp:41]   --->   Operation 296 'add' 'p_mid110' <Predicate = (!icmp_ln38 & and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 297 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln41_8 = select i1 %and_ln38, i5 %p_mid110, i5 %select_ln38_91" [src/conv1.cpp:41]   --->   Operation 297 'select' 'select_ln41_8' <Predicate = (!icmp_ln38)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 298 [1/1] (0.00ns)   --->   "%select_ln41_10_cast = zext i5 %select_ln41_8" [src/conv1.cpp:41]   --->   Operation 298 'zext' 'select_ln41_10_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 299 [1/1] (1.65ns)   --->   "%mul_ln55_159 = mul i11 %select_ln41_10_cast, i11 88" [src/conv1.cpp:41]   --->   Operation 299 'mul' 'mul_ln55_159' <Predicate = (!icmp_ln38)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 300 [4/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 300 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 301 [4/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 301 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 302 [5/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 302 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 303 [5/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 303 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 304 [6/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 304 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 305 [6/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 305 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 306 [7/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 306 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 307 [7/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 307 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 308 [7/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 308 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln55_157 = zext i9 %add_ln53_11" [src/conv1.cpp:55]   --->   Operation 309 'zext' 'zext_ln55_157' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 310 [1/1] (2.14ns)   --->   "%mul_ln55_170 = mul i19 %zext_ln55_157, i19 745" [src/conv1.cpp:55]   --->   Operation 310 'mul' 'mul_ln55_170' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln55_8 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln55_170, i32 16, i32 17" [src/conv1.cpp:55]   --->   Operation 311 'partselect' 'trunc_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.86>
ST_11 : Operation 312 [1/1] (0.76ns)   --->   "%empty_225 = add i8 %empty_224, i8 1" [src/conv1.cpp:38]   --->   Operation 312 'add' 'empty_225' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 313 [1/1] (0.00ns)   --->   "%p_cast5 = zext i8 %empty_225" [src/conv1.cpp:38]   --->   Operation 313 'zext' 'p_cast5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_7 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast5" [src/conv1.cpp:38]   --->   Operation 314 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 315 [1/1] (0.76ns)   --->   "%empty_226 = add i8 %empty_224, i8 2" [src/conv1.cpp:38]   --->   Operation 315 'add' 'empty_226' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 316 [1/1] (0.00ns)   --->   "%p_cast6 = zext i8 %empty_226" [src/conv1.cpp:38]   --->   Operation 316 'zext' 'p_cast6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_8 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast6" [src/conv1.cpp:38]   --->   Operation 317 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_88 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast5" [src/conv1.cpp:38]   --->   Operation 318 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_88' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_89 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast6" [src/conv1.cpp:38]   --->   Operation 319 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_89' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 320 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_169 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast5" [src/conv1.cpp:38]   --->   Operation 320 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_169' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 321 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_170 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast6" [src/conv1.cpp:38]   --->   Operation 321 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_170' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 322 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_252 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_7" [src/conv1.cpp:38]   --->   Operation 322 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_252' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_11 : Operation 323 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_253 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_88" [src/conv1.cpp:38]   --->   Operation 323 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_253' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_11 : Operation 324 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_254 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_169" [src/conv1.cpp:38]   --->   Operation 324 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_254' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_11 : Operation 325 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_255 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_8" [src/conv1.cpp:38]   --->   Operation 325 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_255' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_11 : Operation 326 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_256 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_89" [src/conv1.cpp:38]   --->   Operation 326 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_256' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_11 : Operation 327 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_257 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_170" [src/conv1.cpp:38]   --->   Operation 327 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_257' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_11 : Operation 328 [1/1] (0.79ns)   --->   "%empty_308 = add i5 %zext_ln41, i5 5" [src/conv1.cpp:41]   --->   Operation 328 'add' 'empty_308' <Predicate = (!icmp_ln41 & !and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 329 [1/1] (0.79ns)   --->   "%empty_309 = add i5 %zext_ln41, i5 6" [src/conv1.cpp:41]   --->   Operation 329 'add' 'empty_309' <Predicate = (!icmp_ln41 & !and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 330 [1/1] (0.76ns)   --->   "%empty_315 = add i8 %empty_314, i8 1" [src/conv1.cpp:38]   --->   Operation 330 'add' 'empty_315' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 331 [1/1] (0.00ns)   --->   "%p_cast92 = zext i8 %empty_315" [src/conv1.cpp:38]   --->   Operation 331 'zext' 'p_cast92' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 332 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_709 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast92" [src/conv1.cpp:38]   --->   Operation 332 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_709' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 333 [1/1] (0.76ns)   --->   "%empty_316 = add i8 %empty_314, i8 2" [src/conv1.cpp:38]   --->   Operation 333 'add' 'empty_316' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 334 [1/1] (0.00ns)   --->   "%p_cast93 = zext i8 %empty_316" [src/conv1.cpp:38]   --->   Operation 334 'zext' 'p_cast93' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 335 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_710 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast93" [src/conv1.cpp:38]   --->   Operation 335 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_710' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 336 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_790 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast92" [src/conv1.cpp:38]   --->   Operation 336 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_790' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 337 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_791 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast93" [src/conv1.cpp:38]   --->   Operation 337 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_791' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 338 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_871 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast92" [src/conv1.cpp:38]   --->   Operation 338 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_871' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 339 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_872 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast93" [src/conv1.cpp:38]   --->   Operation 339 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_872' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 340 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_954 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_709" [src/conv1.cpp:38]   --->   Operation 340 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_954' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_11 : Operation 341 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_955 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_790" [src/conv1.cpp:38]   --->   Operation 341 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_955' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_11 : Operation 342 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_956 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_871" [src/conv1.cpp:38]   --->   Operation 342 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_956' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_11 : Operation 343 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_957 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_710" [src/conv1.cpp:38]   --->   Operation 343 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_957' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_11 : Operation 344 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_958 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_791" [src/conv1.cpp:38]   --->   Operation 344 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_958' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_11 : Operation 345 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_959 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_872" [src/conv1.cpp:38]   --->   Operation 345 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_959' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_11 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_9)   --->   "%select_ln38_92 = select i1 %icmp_ln41, i5 5, i5 %empty_308" [src/conv1.cpp:38]   --->   Operation 346 'select' 'select_ln38_92' <Predicate = (!icmp_ln38 & !and_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_10)   --->   "%select_ln38_93 = select i1 %icmp_ln41, i5 6, i5 %empty_309" [src/conv1.cpp:38]   --->   Operation 347 'select' 'select_ln38_93' <Predicate = (!icmp_ln38 & !and_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 348 [1/1] (0.79ns)   --->   "%p_mid112 = add i5 %zext_ln41_3, i5 5" [src/conv1.cpp:41]   --->   Operation 348 'add' 'p_mid112' <Predicate = (!icmp_ln38 & and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 349 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln41_9 = select i1 %and_ln38, i5 %p_mid112, i5 %select_ln38_92" [src/conv1.cpp:41]   --->   Operation 349 'select' 'select_ln41_9' <Predicate = (!icmp_ln38)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 350 [1/1] (0.00ns)   --->   "%select_ln41_11_cast = zext i5 %select_ln41_9" [src/conv1.cpp:41]   --->   Operation 350 'zext' 'select_ln41_11_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 351 [1/1] (1.65ns)   --->   "%mul_ln55_160 = mul i11 %select_ln41_11_cast, i11 88" [src/conv1.cpp:41]   --->   Operation 351 'mul' 'mul_ln55_160' <Predicate = (!icmp_ln38)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 352 [1/1] (0.79ns)   --->   "%p_mid114 = add i5 %zext_ln41_3, i5 6" [src/conv1.cpp:41]   --->   Operation 352 'add' 'p_mid114' <Predicate = (!icmp_ln38 & and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 353 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln41_10 = select i1 %and_ln38, i5 %p_mid114, i5 %select_ln38_93" [src/conv1.cpp:41]   --->   Operation 353 'select' 'select_ln41_10' <Predicate = (!icmp_ln38)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 354 [1/1] (0.00ns)   --->   "%select_ln41_12_cast = zext i5 %select_ln41_10" [src/conv1.cpp:41]   --->   Operation 354 'zext' 'select_ln41_12_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 355 [1/1] (1.65ns)   --->   "%mul_ln55_161 = mul i11 %select_ln41_12_cast, i11 88" [src/conv1.cpp:41]   --->   Operation 355 'mul' 'mul_ln55_161' <Predicate = (!icmp_ln38)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 356 [3/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 356 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 357 [3/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 357 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 358 [4/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 358 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 359 [4/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 359 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 360 [5/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 360 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 361 [5/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 361 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 362 [6/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 362 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 363 [6/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 363 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 364 [6/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 364 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.86>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%p_cast4 = zext i10 %empty" [src/conv1.cpp:38]   --->   Operation 365 'zext' 'p_cast4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 366 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_6 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast4" [src/conv1.cpp:38]   --->   Operation 366 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 367 [1/1] (0.76ns)   --->   "%empty_227 = add i8 %empty_224, i8 3" [src/conv1.cpp:38]   --->   Operation 367 'add' 'empty_227' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 368 [1/1] (0.00ns)   --->   "%p_cast7 = zext i8 %empty_227" [src/conv1.cpp:38]   --->   Operation 368 'zext' 'p_cast7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_9 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast7" [src/conv1.cpp:38]   --->   Operation 369 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 370 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_87 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast4" [src/conv1.cpp:38]   --->   Operation 370 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_87' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 371 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_90 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast7" [src/conv1.cpp:38]   --->   Operation 371 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_90' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 372 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_168 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast4" [src/conv1.cpp:38]   --->   Operation 372 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_168' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 373 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_171 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast7" [src/conv1.cpp:38]   --->   Operation 373 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_171' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 374 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_249 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_6" [src/conv1.cpp:38]   --->   Operation 374 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_249' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 375 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_250 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_87" [src/conv1.cpp:38]   --->   Operation 375 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_250' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 376 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_251 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_168" [src/conv1.cpp:38]   --->   Operation 376 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_251' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 377 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_252 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_7" [src/conv1.cpp:38]   --->   Operation 377 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_252' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 378 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_253 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_88" [src/conv1.cpp:38]   --->   Operation 378 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_253' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 379 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_254 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_169" [src/conv1.cpp:38]   --->   Operation 379 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_254' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 380 [1/1] (0.47ns)   --->   "%tmp_s = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_252, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_253, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_254, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 380 'mux' 'tmp_s' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 381 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_255 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_8" [src/conv1.cpp:38]   --->   Operation 381 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_255' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 382 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_256 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_89" [src/conv1.cpp:38]   --->   Operation 382 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_256' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 383 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_257 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_170" [src/conv1.cpp:38]   --->   Operation 383 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_257' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 384 [1/1] (0.47ns)   --->   "%tmp_49 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_255, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_256, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_257, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 384 'mux' 'tmp_49' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 385 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_258 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_9" [src/conv1.cpp:38]   --->   Operation 385 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_258' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 386 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_259 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_90" [src/conv1.cpp:38]   --->   Operation 386 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_259' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 387 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_260 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_171" [src/conv1.cpp:38]   --->   Operation 387 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_260' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 388 [1/1] (0.79ns)   --->   "%empty_310 = add i5 %zext_ln41, i5 7" [src/conv1.cpp:41]   --->   Operation 388 'add' 'empty_310' <Predicate = (!icmp_ln41 & !and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 389 [1/1] (0.78ns)   --->   "%empty_311 = add i5 %zext_ln41, i5 8" [src/conv1.cpp:41]   --->   Operation 389 'add' 'empty_311' <Predicate = (!icmp_ln41 & !and_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 390 [1/1] (0.00ns)   --->   "%p_cast91 = zext i10 %empty_313" [src/conv1.cpp:38]   --->   Operation 390 'zext' 'p_cast91' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 391 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_708 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast91" [src/conv1.cpp:38]   --->   Operation 391 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_708' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 392 [1/1] (0.76ns)   --->   "%empty_317 = add i8 %empty_314, i8 3" [src/conv1.cpp:38]   --->   Operation 392 'add' 'empty_317' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 393 [1/1] (0.00ns)   --->   "%p_cast94 = zext i8 %empty_317" [src/conv1.cpp:38]   --->   Operation 393 'zext' 'p_cast94' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 394 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_711 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast94" [src/conv1.cpp:38]   --->   Operation 394 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_711' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 395 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_789 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast91" [src/conv1.cpp:38]   --->   Operation 395 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_789' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 396 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_792 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast94" [src/conv1.cpp:38]   --->   Operation 396 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_792' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 397 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_870 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast91" [src/conv1.cpp:38]   --->   Operation 397 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_870' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 398 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_873 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast94" [src/conv1.cpp:38]   --->   Operation 398 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_873' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 399 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_951 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_708" [src/conv1.cpp:38]   --->   Operation 399 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_951' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 400 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_952 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_789" [src/conv1.cpp:38]   --->   Operation 400 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_952' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 401 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_953 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_870" [src/conv1.cpp:38]   --->   Operation 401 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_953' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 402 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_954 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_709" [src/conv1.cpp:38]   --->   Operation 402 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_954' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 403 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_955 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_790" [src/conv1.cpp:38]   --->   Operation 403 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_955' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 404 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_956 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_871" [src/conv1.cpp:38]   --->   Operation 404 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_956' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 405 [1/1] (0.47ns)   --->   "%tmp_mid1_395 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_954, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_955, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_956, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 405 'mux' 'tmp_mid1_395' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 406 [1/1] (0.37ns)   --->   "%select_ln38_8 = select i1 %icmp_ln41, i12 %tmp_mid1_395, i12 %tmp_s" [src/conv1.cpp:38]   --->   Operation 406 'select' 'select_ln38_8' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 407 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_957 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_710" [src/conv1.cpp:38]   --->   Operation 407 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_957' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 408 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_958 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_791" [src/conv1.cpp:38]   --->   Operation 408 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_958' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 409 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_959 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_872" [src/conv1.cpp:38]   --->   Operation 409 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_959' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 410 [1/1] (0.47ns)   --->   "%tmp_49_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_957, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_958, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_959, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 410 'mux' 'tmp_49_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 411 [1/1] (0.37ns)   --->   "%select_ln38_9 = select i1 %icmp_ln41, i12 %tmp_49_mid1, i12 %tmp_49" [src/conv1.cpp:38]   --->   Operation 411 'select' 'select_ln38_9' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 412 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_960 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_711" [src/conv1.cpp:38]   --->   Operation 412 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_960' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 413 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_961 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_792" [src/conv1.cpp:38]   --->   Operation 413 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_961' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 414 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_962 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_873" [src/conv1.cpp:38]   --->   Operation 414 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_962' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_12 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_11)   --->   "%select_ln38_94 = select i1 %icmp_ln41, i5 7, i5 %empty_310" [src/conv1.cpp:38]   --->   Operation 415 'select' 'select_ln38_94' <Predicate = (!icmp_ln38 & !and_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_12)   --->   "%select_ln38_95 = select i1 %icmp_ln41, i5 8, i5 %empty_311" [src/conv1.cpp:38]   --->   Operation 416 'select' 'select_ln38_95' <Predicate = (!icmp_ln38 & !and_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 417 [1/1] (0.79ns)   --->   "%p_mid116 = add i5 %zext_ln41_3, i5 7" [src/conv1.cpp:41]   --->   Operation 417 'add' 'p_mid116' <Predicate = (!icmp_ln38 & and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 418 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln41_11 = select i1 %and_ln38, i5 %p_mid116, i5 %select_ln38_94" [src/conv1.cpp:41]   --->   Operation 418 'select' 'select_ln41_11' <Predicate = (!icmp_ln38)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 419 [1/1] (0.00ns)   --->   "%select_ln41_13_cast = zext i5 %select_ln41_11" [src/conv1.cpp:41]   --->   Operation 419 'zext' 'select_ln41_13_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 420 [1/1] (1.65ns)   --->   "%mul_ln55_162 = mul i11 %select_ln41_13_cast, i11 88" [src/conv1.cpp:41]   --->   Operation 420 'mul' 'mul_ln55_162' <Predicate = (!icmp_ln38)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 421 [1/1] (0.78ns)   --->   "%p_mid118 = add i5 %zext_ln41_3, i5 8" [src/conv1.cpp:41]   --->   Operation 421 'add' 'p_mid118' <Predicate = (!icmp_ln38 & and_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 422 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln41_12 = select i1 %and_ln38, i5 %p_mid118, i5 %select_ln38_95" [src/conv1.cpp:41]   --->   Operation 422 'select' 'select_ln41_12' <Predicate = (!icmp_ln38)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i5 %select_ln41_12" [src/conv1.cpp:41]   --->   Operation 423 'zext' 'zext_ln41_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 424 [1/1] (1.65ns)   --->   "%mul_ln41 = mul i11 %zext_ln41_4, i11 88" [src/conv1.cpp:41]   --->   Operation 424 'mul' 'mul_ln41' <Predicate = (!icmp_ln38)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 425 [2/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 425 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 426 [2/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 426 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 427 [3/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 427 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 428 [3/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 428 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 429 [4/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 429 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 430 [4/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 430 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 431 [5/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 431 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 432 [5/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 432 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 433 [5/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 433 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.92>
ST_13 : Operation 434 [1/1] (0.76ns)   --->   "%empty_228 = add i8 %empty_224, i8 4" [src/conv1.cpp:38]   --->   Operation 434 'add' 'empty_228' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 435 [1/1] (0.00ns)   --->   "%p_cast8 = zext i8 %empty_228" [src/conv1.cpp:38]   --->   Operation 435 'zext' 'p_cast8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 436 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_10 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast8" [src/conv1.cpp:38]   --->   Operation 436 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 437 [1/1] (0.76ns)   --->   "%empty_234 = add i8 %empty_224, i8 10" [src/conv1.cpp:38]   --->   Operation 437 'add' 'empty_234' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 438 [1/1] (0.00ns)   --->   "%p_cast14 = zext i8 %empty_234" [src/conv1.cpp:38]   --->   Operation 438 'zext' 'p_cast14' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 439 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_16 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast14" [src/conv1.cpp:38]   --->   Operation 439 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_16' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 440 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_91 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast8" [src/conv1.cpp:38]   --->   Operation 440 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_91' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 441 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_97 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast14" [src/conv1.cpp:38]   --->   Operation 441 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_97' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 442 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_172 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast8" [src/conv1.cpp:38]   --->   Operation 442 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_172' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 443 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_178 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast14" [src/conv1.cpp:38]   --->   Operation 443 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_178' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 444 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_249 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_6" [src/conv1.cpp:38]   --->   Operation 444 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_249' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 445 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_250 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_87" [src/conv1.cpp:38]   --->   Operation 445 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_250' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 446 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_251 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_168" [src/conv1.cpp:38]   --->   Operation 446 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_251' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 447 [1/1] (0.47ns)   --->   "%tmp = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_249, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_250, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_251, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 447 'mux' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 448 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_258 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_9" [src/conv1.cpp:38]   --->   Operation 448 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_258' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 449 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_259 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_90" [src/conv1.cpp:38]   --->   Operation 449 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_259' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 450 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_260 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_171" [src/conv1.cpp:38]   --->   Operation 450 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_260' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 451 [1/1] (0.47ns)   --->   "%tmp_50 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_258, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_259, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_260, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 451 'mux' 'tmp_50' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 452 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_261 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_10" [src/conv1.cpp:38]   --->   Operation 452 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_261' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 453 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_262 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_91" [src/conv1.cpp:38]   --->   Operation 453 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_262' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 454 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_263 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_172" [src/conv1.cpp:38]   --->   Operation 454 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_263' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 455 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_279 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_16" [src/conv1.cpp:38]   --->   Operation 455 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_279' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 456 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_280 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_97" [src/conv1.cpp:38]   --->   Operation 456 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_280' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 457 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_281 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_178" [src/conv1.cpp:38]   --->   Operation 457 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_281' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 458 [1/1] (0.76ns)   --->   "%empty_318 = add i8 %empty_314, i8 4" [src/conv1.cpp:38]   --->   Operation 458 'add' 'empty_318' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 459 [1/1] (0.00ns)   --->   "%p_cast95 = zext i8 %empty_318" [src/conv1.cpp:38]   --->   Operation 459 'zext' 'p_cast95' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 460 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_712 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast95" [src/conv1.cpp:38]   --->   Operation 460 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_712' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 461 [1/1] (0.76ns)   --->   "%empty_324 = add i8 %empty_314, i8 10" [src/conv1.cpp:38]   --->   Operation 461 'add' 'empty_324' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 462 [1/1] (0.00ns)   --->   "%p_cast101 = zext i8 %empty_324" [src/conv1.cpp:38]   --->   Operation 462 'zext' 'p_cast101' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 463 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_718 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast101" [src/conv1.cpp:38]   --->   Operation 463 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_718' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 464 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_793 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast95" [src/conv1.cpp:38]   --->   Operation 464 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_793' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 465 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_799 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast101" [src/conv1.cpp:38]   --->   Operation 465 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_799' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 466 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_874 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast95" [src/conv1.cpp:38]   --->   Operation 466 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_874' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 467 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_880 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast101" [src/conv1.cpp:38]   --->   Operation 467 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_880' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 468 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_951 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_708" [src/conv1.cpp:38]   --->   Operation 468 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_951' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 469 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_952 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_789" [src/conv1.cpp:38]   --->   Operation 469 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_952' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 470 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_953 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_870" [src/conv1.cpp:38]   --->   Operation 470 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_953' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 471 [1/1] (0.47ns)   --->   "%tmp_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_951, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_952, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_953, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 471 'mux' 'tmp_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 472 [1/1] (0.37ns)   --->   "%select_ln38_7 = select i1 %icmp_ln41, i12 %tmp_mid1, i12 %tmp" [src/conv1.cpp:38]   --->   Operation 472 'select' 'select_ln38_7' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 473 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_960 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_711" [src/conv1.cpp:38]   --->   Operation 473 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_960' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 474 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_961 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_792" [src/conv1.cpp:38]   --->   Operation 474 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_961' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 475 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_962 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_873" [src/conv1.cpp:38]   --->   Operation 475 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_962' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 476 [1/1] (0.47ns)   --->   "%tmp_50_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_960, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_961, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_962, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 476 'mux' 'tmp_50_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 477 [1/1] (0.37ns)   --->   "%select_ln38_10 = select i1 %icmp_ln41, i12 %tmp_50_mid1, i12 %tmp_50" [src/conv1.cpp:38]   --->   Operation 477 'select' 'select_ln38_10' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 478 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_963 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_712" [src/conv1.cpp:38]   --->   Operation 478 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_963' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 479 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_964 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_793" [src/conv1.cpp:38]   --->   Operation 479 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_964' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 480 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_965 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_874" [src/conv1.cpp:38]   --->   Operation 480 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_965' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 481 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_981 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_718" [src/conv1.cpp:38]   --->   Operation 481 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_981' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 482 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_982 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_799" [src/conv1.cpp:38]   --->   Operation 482 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_982' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 483 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_983 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_880" [src/conv1.cpp:38]   --->   Operation 483 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_983' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_13 : Operation 484 [1/12] (1.89ns)   --->   "%urem_ln42 = urem i8 %select_ln41, i8 88" [src/conv1.cpp:42]   --->   Operation 484 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln55_60 = zext i8 %urem_ln42" [src/conv1.cpp:55]   --->   Operation 485 'zext' 'zext_ln55_60' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 486 [1/1] (0.79ns)   --->   "%add_ln55_131 = add i11 %mul_ln55_155, i11 %zext_ln55_60" [src/conv1.cpp:55]   --->   Operation 486 'add' 'add_ln55_131' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln55_61 = zext i11 %add_ln55_131" [src/conv1.cpp:55]   --->   Operation 487 'zext' 'zext_ln55_61' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 488 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1194 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_61" [src/conv1.cpp:55]   --->   Operation 488 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1194' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 489 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1203 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_61" [src/conv1.cpp:55]   --->   Operation 489 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1203' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 490 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1212 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_61" [src/conv1.cpp:55]   --->   Operation 490 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1212' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 491 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1221 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1194" [src/conv1.cpp:55]   --->   Operation 491 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1221' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_13 : Operation 492 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1222 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1203" [src/conv1.cpp:55]   --->   Operation 492 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1222' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_13 : Operation 493 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1223 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1212" [src/conv1.cpp:55]   --->   Operation 493 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1223' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_13 : Operation 494 [1/12] (1.89ns)   --->   "%urem_ln55 = urem i8 %add_ln53, i8 88" [src/conv1.cpp:55]   --->   Operation 494 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln55_70 = zext i8 %urem_ln55" [src/conv1.cpp:55]   --->   Operation 495 'zext' 'zext_ln55_70' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 496 [1/1] (0.79ns)   --->   "%add_ln55_140 = add i11 %mul_ln55_155, i11 %zext_ln55_70" [src/conv1.cpp:55]   --->   Operation 496 'add' 'add_ln55_140' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln55_71 = zext i11 %add_ln55_140" [src/conv1.cpp:55]   --->   Operation 497 'zext' 'zext_ln55_71' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 498 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1224 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_71" [src/conv1.cpp:55]   --->   Operation 498 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1224' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 499 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1233 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_71" [src/conv1.cpp:55]   --->   Operation 499 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1233' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 500 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1242 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_71" [src/conv1.cpp:55]   --->   Operation 500 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1242' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 501 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1251 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1224" [src/conv1.cpp:55]   --->   Operation 501 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1251' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_13 : Operation 502 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1252 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1233" [src/conv1.cpp:55]   --->   Operation 502 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1252' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_13 : Operation 503 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1253 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1242" [src/conv1.cpp:55]   --->   Operation 503 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1253' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_13 : Operation 504 [2/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 504 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 505 [2/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 505 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 506 [3/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 506 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 507 [3/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 507 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 508 [4/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 508 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 509 [4/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 509 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 510 [4/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 510 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.67>
ST_14 : Operation 511 [1/1] (0.76ns)   --->   "%empty_229 = add i8 %empty_224, i8 5" [src/conv1.cpp:38]   --->   Operation 511 'add' 'empty_229' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 512 [1/1] (0.00ns)   --->   "%p_cast9 = zext i8 %empty_229" [src/conv1.cpp:38]   --->   Operation 512 'zext' 'p_cast9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 513 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_11 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast9" [src/conv1.cpp:38]   --->   Operation 513 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 514 [1/1] (0.76ns)   --->   "%empty_235 = add i8 %empty_224, i8 11" [src/conv1.cpp:38]   --->   Operation 514 'add' 'empty_235' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 515 [1/1] (0.00ns)   --->   "%p_cast15 = zext i8 %empty_235" [src/conv1.cpp:38]   --->   Operation 515 'zext' 'p_cast15' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 516 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_17 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast15" [src/conv1.cpp:38]   --->   Operation 516 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_17' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 517 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_92 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast9" [src/conv1.cpp:38]   --->   Operation 517 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_92' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 518 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_98 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast15" [src/conv1.cpp:38]   --->   Operation 518 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_98' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 519 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_173 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast9" [src/conv1.cpp:38]   --->   Operation 519 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_173' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 520 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_179 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast15" [src/conv1.cpp:38]   --->   Operation 520 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_179' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 521 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_261 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_10" [src/conv1.cpp:38]   --->   Operation 521 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_261' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 522 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_262 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_91" [src/conv1.cpp:38]   --->   Operation 522 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_262' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 523 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_263 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_172" [src/conv1.cpp:38]   --->   Operation 523 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_263' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 524 [1/1] (0.47ns)   --->   "%tmp_51 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_261, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_262, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_263, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 524 'mux' 'tmp_51' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 525 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_264 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_11" [src/conv1.cpp:38]   --->   Operation 525 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_264' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 526 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_265 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_92" [src/conv1.cpp:38]   --->   Operation 526 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_265' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 527 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_266 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_173" [src/conv1.cpp:38]   --->   Operation 527 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_266' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 528 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_279 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_16" [src/conv1.cpp:38]   --->   Operation 528 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_279' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 529 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_280 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_97" [src/conv1.cpp:38]   --->   Operation 529 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_280' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 530 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_281 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_178" [src/conv1.cpp:38]   --->   Operation 530 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_281' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 531 [1/1] (0.47ns)   --->   "%tmp_57 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_279, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_280, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_281, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 531 'mux' 'tmp_57' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 532 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_282 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_17" [src/conv1.cpp:38]   --->   Operation 532 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_282' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 533 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_283 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_98" [src/conv1.cpp:38]   --->   Operation 533 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_283' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 534 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_284 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_179" [src/conv1.cpp:38]   --->   Operation 534 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_284' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 535 [1/1] (0.76ns)   --->   "%empty_319 = add i8 %empty_314, i8 5" [src/conv1.cpp:38]   --->   Operation 535 'add' 'empty_319' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 536 [1/1] (0.00ns)   --->   "%p_cast96 = zext i8 %empty_319" [src/conv1.cpp:38]   --->   Operation 536 'zext' 'p_cast96' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 537 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_713 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast96" [src/conv1.cpp:38]   --->   Operation 537 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_713' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 538 [1/1] (0.76ns)   --->   "%empty_325 = add i8 %empty_314, i8 11" [src/conv1.cpp:38]   --->   Operation 538 'add' 'empty_325' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 539 [1/1] (0.00ns)   --->   "%p_cast102 = zext i8 %empty_325" [src/conv1.cpp:38]   --->   Operation 539 'zext' 'p_cast102' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 540 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_719 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast102" [src/conv1.cpp:38]   --->   Operation 540 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_719' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 541 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_794 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast96" [src/conv1.cpp:38]   --->   Operation 541 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_794' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 542 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_800 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast102" [src/conv1.cpp:38]   --->   Operation 542 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_800' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 543 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_875 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast96" [src/conv1.cpp:38]   --->   Operation 543 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_875' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 544 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_881 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast102" [src/conv1.cpp:38]   --->   Operation 544 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_881' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i12 %select_ln38_7" [src/conv1.cpp:38]   --->   Operation 545 'sext' 'sext_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln38_25 = sext i12 %select_ln38_8" [src/conv1.cpp:38]   --->   Operation 546 'sext' 'sext_ln38_25' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 547 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_963 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_712" [src/conv1.cpp:38]   --->   Operation 547 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_963' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 548 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_964 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_793" [src/conv1.cpp:38]   --->   Operation 548 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_964' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 549 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_965 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_874" [src/conv1.cpp:38]   --->   Operation 549 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_965' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 550 [1/1] (0.47ns)   --->   "%tmp_51_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_963, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_964, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_965, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 550 'mux' 'tmp_51_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 551 [1/1] (0.37ns)   --->   "%select_ln38_11 = select i1 %icmp_ln41, i12 %tmp_51_mid1, i12 %tmp_51" [src/conv1.cpp:38]   --->   Operation 551 'select' 'select_ln38_11' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 552 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_966 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_713" [src/conv1.cpp:38]   --->   Operation 552 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_966' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 553 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_967 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_794" [src/conv1.cpp:38]   --->   Operation 553 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_967' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 554 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_968 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_875" [src/conv1.cpp:38]   --->   Operation 554 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_968' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 555 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_981 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_718" [src/conv1.cpp:38]   --->   Operation 555 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_981' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 556 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_982 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_799" [src/conv1.cpp:38]   --->   Operation 556 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_982' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 557 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_983 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_880" [src/conv1.cpp:38]   --->   Operation 557 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_983' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 558 [1/1] (0.47ns)   --->   "%tmp_57_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_981, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_982, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_983, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 558 'mux' 'tmp_57_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 559 [1/1] (0.37ns)   --->   "%select_ln38_17 = select i1 %icmp_ln41, i12 %tmp_57_mid1, i12 %tmp_57" [src/conv1.cpp:38]   --->   Operation 559 'select' 'select_ln38_17' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 560 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_984 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_719" [src/conv1.cpp:38]   --->   Operation 560 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_984' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 561 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_985 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_800" [src/conv1.cpp:38]   --->   Operation 561 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_985' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 562 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_986 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_881" [src/conv1.cpp:38]   --->   Operation 562 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_986' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_14 : Operation 563 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1221 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1194" [src/conv1.cpp:55]   --->   Operation 563 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1221' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_14 : Operation 564 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1222 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1203" [src/conv1.cpp:55]   --->   Operation 564 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1222' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_14 : Operation 565 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1223 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1212" [src/conv1.cpp:55]   --->   Operation 565 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1223' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_14 : Operation 566 [1/1] (0.47ns)   --->   "%tmp_128 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1221, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1222, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1223, i2 %trunc_ln" [src/conv1.cpp:55]   --->   Operation 566 'mux' 'tmp_128' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i24 %tmp_128" [src/conv1.cpp:55]   --->   Operation 567 'sext' 'sext_ln55' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 568 [1/1] (2.96ns)   --->   "%mul_ln55 = mul i35 %sext_ln55, i35 %sext_ln38" [src/conv1.cpp:55]   --->   Operation 568 'mul' 'mul_ln55' <Predicate = (!icmp_ln38)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 569 [1/1] (0.79ns)   --->   "%add_ln55_141 = add i11 %mul_ln55_156, i11 %zext_ln55_70" [src/conv1.cpp:55]   --->   Operation 569 'add' 'add_ln55_141' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln55_72 = zext i11 %add_ln55_141" [src/conv1.cpp:55]   --->   Operation 570 'zext' 'zext_ln55_72' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 571 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1225 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_72" [src/conv1.cpp:55]   --->   Operation 571 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1225' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 572 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1234 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_72" [src/conv1.cpp:55]   --->   Operation 572 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1234' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 573 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1243 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_72" [src/conv1.cpp:55]   --->   Operation 573 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1243' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 574 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1251 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1224" [src/conv1.cpp:55]   --->   Operation 574 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1251' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_14 : Operation 575 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1252 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1233" [src/conv1.cpp:55]   --->   Operation 575 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1252' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_14 : Operation 576 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1253 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1242" [src/conv1.cpp:55]   --->   Operation 576 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1253' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_14 : Operation 577 [1/1] (0.47ns)   --->   "%tmp_129 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1251, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1252, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1253, i2 %trunc_ln2" [src/conv1.cpp:55]   --->   Operation 577 'mux' 'tmp_129' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln55_35 = sext i24 %tmp_129" [src/conv1.cpp:55]   --->   Operation 578 'sext' 'sext_ln55_35' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 579 [3/3] (0.99ns) (grouped into DSP with root node add_ln55)   --->   "%mul_ln55_75 = mul i35 %sext_ln55_35, i35 %sext_ln38_25" [src/conv1.cpp:55]   --->   Operation 579 'mul' 'mul_ln55_75' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_188 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln55, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 580 'partselect' 'tmp_188' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 581 [1/13] (1.53ns)   --->   "%urem_ln55_2 = urem i9 %add_ln53_5, i9 88" [src/conv1.cpp:55]   --->   Operation 581 'urem' 'urem_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln55_81 = zext i9 %urem_ln55_2" [src/conv1.cpp:55]   --->   Operation 582 'zext' 'zext_ln55_81' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 583 [1/1] (0.79ns)   --->   "%add_ln55_149 = add i11 %mul_ln55_155, i11 %zext_ln55_81" [src/conv1.cpp:55]   --->   Operation 583 'add' 'add_ln55_149' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln55_82 = zext i11 %add_ln55_149" [src/conv1.cpp:55]   --->   Operation 584 'zext' 'zext_ln55_82' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 585 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1254 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_82" [src/conv1.cpp:55]   --->   Operation 585 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1254' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 586 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1263 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_82" [src/conv1.cpp:55]   --->   Operation 586 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1263' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 587 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1272 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_82" [src/conv1.cpp:55]   --->   Operation 587 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1272' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 588 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1281 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1254" [src/conv1.cpp:55]   --->   Operation 588 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1281' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_14 : Operation 589 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1282 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1263" [src/conv1.cpp:55]   --->   Operation 589 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1282' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_14 : Operation 590 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1283 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1272" [src/conv1.cpp:55]   --->   Operation 590 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1283' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_14 : Operation 591 [1/13] (1.53ns)   --->   "%urem_ln55_3 = urem i9 %add_ln53_6, i9 88" [src/conv1.cpp:55]   --->   Operation 591 'urem' 'urem_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 592 [2/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 592 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 593 [2/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 593 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 594 [3/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 594 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 595 [3/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 595 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 596 [3/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 596 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 597 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_684 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1225" [src/conv1.cpp:55]   --->   Operation 597 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_684' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_14 : Operation 598 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_685 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1234" [src/conv1.cpp:55]   --->   Operation 598 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_685' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_14 : Operation 599 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_686 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1243" [src/conv1.cpp:55]   --->   Operation 599 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_686' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 15 <SV = 14> <Delay = 3.56>
ST_15 : Operation 600 [1/1] (0.76ns)   --->   "%empty_233 = add i8 %empty_224, i8 9" [src/conv1.cpp:38]   --->   Operation 600 'add' 'empty_233' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 601 [1/1] (0.00ns)   --->   "%p_cast13 = zext i8 %empty_233" [src/conv1.cpp:38]   --->   Operation 601 'zext' 'p_cast13' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 602 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_15 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast13" [src/conv1.cpp:38]   --->   Operation 602 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_15' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 603 [1/1] (0.76ns)   --->   "%empty_236 = add i8 %empty_224, i8 12" [src/conv1.cpp:38]   --->   Operation 603 'add' 'empty_236' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 604 [1/1] (0.00ns)   --->   "%p_cast16 = zext i8 %empty_236" [src/conv1.cpp:38]   --->   Operation 604 'zext' 'p_cast16' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 605 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_18 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast16" [src/conv1.cpp:38]   --->   Operation 605 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 606 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_96 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast13" [src/conv1.cpp:38]   --->   Operation 606 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_96' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 607 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_99 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast16" [src/conv1.cpp:38]   --->   Operation 607 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_99' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 608 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_177 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast13" [src/conv1.cpp:38]   --->   Operation 608 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_177' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 609 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_180 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast16" [src/conv1.cpp:38]   --->   Operation 609 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_180' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 610 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_264 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_11" [src/conv1.cpp:38]   --->   Operation 610 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_264' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 611 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_265 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_92" [src/conv1.cpp:38]   --->   Operation 611 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_265' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 612 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_266 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_173" [src/conv1.cpp:38]   --->   Operation 612 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_266' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 613 [1/1] (0.47ns)   --->   "%tmp_52 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_264, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_265, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_266, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 613 'mux' 'tmp_52' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 614 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_276 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_15" [src/conv1.cpp:38]   --->   Operation 614 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_276' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 615 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_277 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_96" [src/conv1.cpp:38]   --->   Operation 615 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_277' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 616 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_278 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_177" [src/conv1.cpp:38]   --->   Operation 616 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_278' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 617 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_282 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_17" [src/conv1.cpp:38]   --->   Operation 617 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_282' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 618 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_283 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_98" [src/conv1.cpp:38]   --->   Operation 618 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_283' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 619 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_284 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_179" [src/conv1.cpp:38]   --->   Operation 619 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_284' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 620 [1/1] (0.47ns)   --->   "%tmp_58 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_282, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_283, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_284, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 620 'mux' 'tmp_58' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 621 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_285 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_18" [src/conv1.cpp:38]   --->   Operation 621 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_285' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 622 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_286 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_99" [src/conv1.cpp:38]   --->   Operation 622 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_286' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 623 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_287 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_180" [src/conv1.cpp:38]   --->   Operation 623 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_287' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 624 [1/1] (0.76ns)   --->   "%empty_323 = add i8 %empty_314, i8 9" [src/conv1.cpp:38]   --->   Operation 624 'add' 'empty_323' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 625 [1/1] (0.00ns)   --->   "%p_cast100 = zext i8 %empty_323" [src/conv1.cpp:38]   --->   Operation 625 'zext' 'p_cast100' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 626 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_717 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast100" [src/conv1.cpp:38]   --->   Operation 626 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_717' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 627 [1/1] (0.76ns)   --->   "%empty_326 = add i8 %empty_314, i8 12" [src/conv1.cpp:38]   --->   Operation 627 'add' 'empty_326' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 628 [1/1] (0.00ns)   --->   "%p_cast103 = zext i8 %empty_326" [src/conv1.cpp:38]   --->   Operation 628 'zext' 'p_cast103' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 629 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_720 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast103" [src/conv1.cpp:38]   --->   Operation 629 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_720' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 630 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_798 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast100" [src/conv1.cpp:38]   --->   Operation 630 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_798' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 631 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_801 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast103" [src/conv1.cpp:38]   --->   Operation 631 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_801' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 632 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_879 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast100" [src/conv1.cpp:38]   --->   Operation 632 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_879' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 633 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_882 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast103" [src/conv1.cpp:38]   --->   Operation 633 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_882' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln38_26 = sext i12 %select_ln38_9" [src/conv1.cpp:38]   --->   Operation 634 'sext' 'sext_ln38_26' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 635 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_966 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_713" [src/conv1.cpp:38]   --->   Operation 635 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_966' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 636 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_967 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_794" [src/conv1.cpp:38]   --->   Operation 636 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_967' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 637 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_968 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_875" [src/conv1.cpp:38]   --->   Operation 637 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_968' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 638 [1/1] (0.47ns)   --->   "%tmp_52_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_966, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_967, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_968, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 638 'mux' 'tmp_52_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 639 [1/1] (0.37ns)   --->   "%select_ln38_12 = select i1 %icmp_ln41, i12 %tmp_52_mid1, i12 %tmp_52" [src/conv1.cpp:38]   --->   Operation 639 'select' 'select_ln38_12' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 640 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_978 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_717" [src/conv1.cpp:38]   --->   Operation 640 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_978' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 641 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_979 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_798" [src/conv1.cpp:38]   --->   Operation 641 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_979' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 642 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_980 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_879" [src/conv1.cpp:38]   --->   Operation 642 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_980' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln38_34 = sext i12 %select_ln38_17" [src/conv1.cpp:38]   --->   Operation 643 'sext' 'sext_ln38_34' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 644 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_984 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_719" [src/conv1.cpp:38]   --->   Operation 644 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_984' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 645 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_985 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_800" [src/conv1.cpp:38]   --->   Operation 645 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_985' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 646 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_986 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_881" [src/conv1.cpp:38]   --->   Operation 646 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_986' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 647 [1/1] (0.47ns)   --->   "%tmp_58_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_984, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_985, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_986, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 647 'mux' 'tmp_58_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 648 [1/1] (0.37ns)   --->   "%select_ln38_18 = select i1 %icmp_ln41, i12 %tmp_58_mid1, i12 %tmp_58" [src/conv1.cpp:38]   --->   Operation 648 'select' 'select_ln38_18' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 649 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_987 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_720" [src/conv1.cpp:38]   --->   Operation 649 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_987' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 650 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_988 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_801" [src/conv1.cpp:38]   --->   Operation 650 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_988' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 651 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_989 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_882" [src/conv1.cpp:38]   --->   Operation 651 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_989' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_15 : Operation 652 [2/3] (0.99ns) (grouped into DSP with root node add_ln55)   --->   "%mul_ln55_75 = mul i35 %sext_ln55_35, i35 %sext_ln38_25" [src/conv1.cpp:55]   --->   Operation 652 'mul' 'mul_ln55_75' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 653 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1281 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1254" [src/conv1.cpp:55]   --->   Operation 653 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1281' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 654 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1282 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1263" [src/conv1.cpp:55]   --->   Operation 654 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1282' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 655 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1283 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1272" [src/conv1.cpp:55]   --->   Operation 655 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1283' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 656 [1/1] (0.47ns)   --->   "%tmp_130 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1281, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1282, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1283, i2 %trunc_ln55_2" [src/conv1.cpp:55]   --->   Operation 656 'mux' 'tmp_130' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln55_36 = sext i24 %tmp_130" [src/conv1.cpp:55]   --->   Operation 657 'sext' 'sext_ln55_36' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 658 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_60)   --->   "%mul_ln55_76 = mul i35 %sext_ln55_36, i35 %sext_ln38_26" [src/conv1.cpp:55]   --->   Operation 658 'mul' 'mul_ln55_76' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln55_92 = zext i9 %urem_ln55_3" [src/conv1.cpp:55]   --->   Operation 659 'zext' 'zext_ln55_92' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 660 [1/1] (0.79ns)   --->   "%add_ln55_158 = add i11 %mul_ln55_155, i11 %zext_ln55_92" [src/conv1.cpp:55]   --->   Operation 660 'add' 'add_ln55_158' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln55_93 = zext i11 %add_ln55_158" [src/conv1.cpp:55]   --->   Operation 661 'zext' 'zext_ln55_93' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 662 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1284 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_93" [src/conv1.cpp:55]   --->   Operation 662 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1284' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 663 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1293 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_93" [src/conv1.cpp:55]   --->   Operation 663 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1293' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 664 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1302 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_93" [src/conv1.cpp:55]   --->   Operation 664 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1302' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 665 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1311 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1284" [src/conv1.cpp:55]   --->   Operation 665 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1311' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 666 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1312 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1293" [src/conv1.cpp:55]   --->   Operation 666 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1312' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 667 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1313 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1302" [src/conv1.cpp:55]   --->   Operation 667 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1313' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 668 [1/13] (1.53ns)   --->   "%urem_ln55_4 = urem i9 %add_ln53_7, i9 88" [src/conv1.cpp:55]   --->   Operation 668 'urem' 'urem_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln55_103 = zext i9 %urem_ln55_4" [src/conv1.cpp:55]   --->   Operation 669 'zext' 'zext_ln55_103' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 670 [1/1] (0.79ns)   --->   "%add_ln55_167 = add i11 %mul_ln55_155, i11 %zext_ln55_103" [src/conv1.cpp:55]   --->   Operation 670 'add' 'add_ln55_167' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln55_104 = zext i11 %add_ln55_167" [src/conv1.cpp:55]   --->   Operation 671 'zext' 'zext_ln55_104' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 672 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1314 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_104" [src/conv1.cpp:55]   --->   Operation 672 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1314' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 673 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1323 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_104" [src/conv1.cpp:55]   --->   Operation 673 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1323' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 674 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1332 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_104" [src/conv1.cpp:55]   --->   Operation 674 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1332' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 675 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1341 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1314" [src/conv1.cpp:55]   --->   Operation 675 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1341' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 676 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1342 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1323" [src/conv1.cpp:55]   --->   Operation 676 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1342' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 677 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1343 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1332" [src/conv1.cpp:55]   --->   Operation 677 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1343' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 678 [1/13] (1.53ns)   --->   "%urem_ln55_5 = urem i9 %add_ln53_8, i9 88" [src/conv1.cpp:55]   --->   Operation 678 'urem' 'urem_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 679 [2/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 679 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 680 [2/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 680 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 681 [2/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 681 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 682 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_684 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1225" [src/conv1.cpp:55]   --->   Operation 682 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_684' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 683 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_685 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1234" [src/conv1.cpp:55]   --->   Operation 683 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_685' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 684 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_686 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1243" [src/conv1.cpp:55]   --->   Operation 684 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_686' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_15 : Operation 685 [1/1] (0.47ns)   --->   "%tmp_141 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_684, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_685, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_686, i2 %trunc_ln2" [src/conv1.cpp:55]   --->   Operation 685 'mux' 'tmp_141' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln55_44 = sext i24 %tmp_141" [src/conv1.cpp:55]   --->   Operation 686 'sext' 'sext_ln55_44' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 687 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_67)   --->   "%mul_ln55_84 = mul i35 %sext_ln55_44, i35 %sext_ln38_34" [src/conv1.cpp:55]   --->   Operation 687 'mul' 'mul_ln55_84' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 2.70>
ST_16 : Operation 688 [1/1] (0.76ns)   --->   "%empty_230 = add i8 %empty_224, i8 6" [src/conv1.cpp:38]   --->   Operation 688 'add' 'empty_230' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 689 [1/1] (0.00ns)   --->   "%p_cast10 = zext i8 %empty_230" [src/conv1.cpp:38]   --->   Operation 689 'zext' 'p_cast10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 690 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_12 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast10" [src/conv1.cpp:38]   --->   Operation 690 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_12' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 691 [1/1] (0.76ns)   --->   "%empty_243 = add i8 %empty_224, i8 19" [src/conv1.cpp:38]   --->   Operation 691 'add' 'empty_243' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 692 [1/1] (0.00ns)   --->   "%p_cast29 = zext i8 %empty_243" [src/conv1.cpp:38]   --->   Operation 692 'zext' 'p_cast29' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 693 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_25 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast29" [src/conv1.cpp:38]   --->   Operation 693 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_25' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 694 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_93 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast10" [src/conv1.cpp:38]   --->   Operation 694 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_93' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 695 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_106 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast29" [src/conv1.cpp:38]   --->   Operation 695 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_106' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 696 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_174 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast10" [src/conv1.cpp:38]   --->   Operation 696 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_174' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 697 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_187 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast29" [src/conv1.cpp:38]   --->   Operation 697 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_187' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 698 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_267 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_12" [src/conv1.cpp:38]   --->   Operation 698 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_267' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 699 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_268 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_93" [src/conv1.cpp:38]   --->   Operation 699 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_268' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 700 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_269 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_174" [src/conv1.cpp:38]   --->   Operation 700 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_269' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 701 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_276 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_15" [src/conv1.cpp:38]   --->   Operation 701 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_276' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 702 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_277 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_96" [src/conv1.cpp:38]   --->   Operation 702 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_277' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 703 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_278 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_177" [src/conv1.cpp:38]   --->   Operation 703 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_278' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 704 [1/1] (0.47ns)   --->   "%tmp_56 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_276, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_277, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_278, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 704 'mux' 'tmp_56' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 705 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_285 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_18" [src/conv1.cpp:38]   --->   Operation 705 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_285' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 706 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_286 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_99" [src/conv1.cpp:38]   --->   Operation 706 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_286' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 707 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_287 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_180" [src/conv1.cpp:38]   --->   Operation 707 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_287' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 708 [1/1] (0.47ns)   --->   "%tmp_59 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_285, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_286, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_287, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 708 'mux' 'tmp_59' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 709 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_306 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_25" [src/conv1.cpp:38]   --->   Operation 709 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_306' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 710 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_307 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_106" [src/conv1.cpp:38]   --->   Operation 710 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_307' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 711 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_308 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_187" [src/conv1.cpp:38]   --->   Operation 711 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_308' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 712 [1/1] (0.76ns)   --->   "%empty_320 = add i8 %empty_314, i8 6" [src/conv1.cpp:38]   --->   Operation 712 'add' 'empty_320' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 713 [1/1] (0.00ns)   --->   "%p_cast97 = zext i8 %empty_320" [src/conv1.cpp:38]   --->   Operation 713 'zext' 'p_cast97' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 714 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_714 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast97" [src/conv1.cpp:38]   --->   Operation 714 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_714' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 715 [1/1] (0.76ns)   --->   "%empty_333 = add i8 %empty_314, i8 19" [src/conv1.cpp:38]   --->   Operation 715 'add' 'empty_333' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 716 [1/1] (0.00ns)   --->   "%p_cast110 = zext i8 %empty_333" [src/conv1.cpp:38]   --->   Operation 716 'zext' 'p_cast110' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 717 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_727 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast110" [src/conv1.cpp:38]   --->   Operation 717 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_727' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 718 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_795 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast97" [src/conv1.cpp:38]   --->   Operation 718 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_795' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 719 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_808 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast110" [src/conv1.cpp:38]   --->   Operation 719 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_808' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 720 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_876 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast97" [src/conv1.cpp:38]   --->   Operation 720 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_876' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 721 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_889 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast110" [src/conv1.cpp:38]   --->   Operation 721 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_889' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln38_27 = sext i12 %select_ln38_10" [src/conv1.cpp:38]   --->   Operation 722 'sext' 'sext_ln38_27' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 723 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_969 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_714" [src/conv1.cpp:38]   --->   Operation 723 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_969' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 724 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_970 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_795" [src/conv1.cpp:38]   --->   Operation 724 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_970' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 725 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_971 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_876" [src/conv1.cpp:38]   --->   Operation 725 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_971' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 726 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_978 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_717" [src/conv1.cpp:38]   --->   Operation 726 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_978' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 727 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_979 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_798" [src/conv1.cpp:38]   --->   Operation 727 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_979' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 728 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_980 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_879" [src/conv1.cpp:38]   --->   Operation 728 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_980' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 729 [1/1] (0.47ns)   --->   "%tmp_56_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_978, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_979, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_980, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 729 'mux' 'tmp_56_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 730 [1/1] (0.37ns)   --->   "%select_ln38_16 = select i1 %icmp_ln41, i12 %tmp_56_mid1, i12 %tmp_56" [src/conv1.cpp:38]   --->   Operation 730 'select' 'select_ln38_16' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 731 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_987 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_720" [src/conv1.cpp:38]   --->   Operation 731 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_987' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 732 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_988 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_801" [src/conv1.cpp:38]   --->   Operation 732 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_988' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 733 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_989 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_882" [src/conv1.cpp:38]   --->   Operation 733 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_989' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 734 [1/1] (0.47ns)   --->   "%tmp_59_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_987, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_988, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_989, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 734 'mux' 'tmp_59_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 735 [1/1] (0.37ns)   --->   "%select_ln38_19 = select i1 %icmp_ln41, i12 %tmp_59_mid1, i12 %tmp_59" [src/conv1.cpp:38]   --->   Operation 735 'select' 'select_ln38_19' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 736 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1008 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_727" [src/conv1.cpp:38]   --->   Operation 736 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1008' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 737 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1009 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_808" [src/conv1.cpp:38]   --->   Operation 737 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1009' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 738 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1010 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_889" [src/conv1.cpp:38]   --->   Operation 738 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1010' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_16 : Operation 739 [1/1] (0.79ns)   --->   "%add_ln55_132 = add i11 %mul_ln55_156, i11 %zext_ln55_60" [src/conv1.cpp:55]   --->   Operation 739 'add' 'add_ln55_132' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln55_62 = zext i11 %add_ln55_132" [src/conv1.cpp:55]   --->   Operation 740 'zext' 'zext_ln55_62' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 741 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1195 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_62" [src/conv1.cpp:55]   --->   Operation 741 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1195' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 742 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1204 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_62" [src/conv1.cpp:55]   --->   Operation 742 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1204' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 743 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1213 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_62" [src/conv1.cpp:55]   --->   Operation 743 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1213' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 744 [1/3] (0.00ns) (grouped into DSP with root node add_ln55)   --->   "%mul_ln55_75 = mul i35 %sext_ln55_35, i35 %sext_ln38_25" [src/conv1.cpp:55]   --->   Operation 744 'mul' 'mul_ln55_75' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 745 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_188, i3 0" [src/conv1.cpp:55]   --->   Operation 745 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 746 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55 = add i35 %shl_ln6, i35 %mul_ln55_75" [src/conv1.cpp:55]   --->   Operation 746 'add' 'add_ln55' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 747 [1/1] (0.79ns)   --->   "%add_ln55_150 = add i11 %mul_ln55_156, i11 %zext_ln55_81" [src/conv1.cpp:55]   --->   Operation 747 'add' 'add_ln55_150' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln55_83 = zext i11 %add_ln55_150" [src/conv1.cpp:55]   --->   Operation 748 'zext' 'zext_ln55_83' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 749 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1255 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_83" [src/conv1.cpp:55]   --->   Operation 749 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1255' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 750 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1264 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_83" [src/conv1.cpp:55]   --->   Operation 750 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1264' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 751 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1273 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_83" [src/conv1.cpp:55]   --->   Operation 751 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1273' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 752 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_60)   --->   "%mul_ln55_76 = mul i35 %sext_ln55_36, i35 %sext_ln38_26" [src/conv1.cpp:55]   --->   Operation 752 'mul' 'mul_ln55_76' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 753 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1311 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1284" [src/conv1.cpp:55]   --->   Operation 753 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1311' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 754 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1312 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1293" [src/conv1.cpp:55]   --->   Operation 754 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1312' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 755 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1313 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1302" [src/conv1.cpp:55]   --->   Operation 755 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1313' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 756 [1/1] (0.47ns)   --->   "%tmp_131 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1311, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1312, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1313, i2 %trunc_ln55_3" [src/conv1.cpp:55]   --->   Operation 756 'mux' 'tmp_131' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln55_37 = sext i24 %tmp_131" [src/conv1.cpp:55]   --->   Operation 757 'sext' 'sext_ln55_37' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 758 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_61)   --->   "%mul_ln55_77 = mul i35 %sext_ln55_37, i35 %sext_ln38_27" [src/conv1.cpp:55]   --->   Operation 758 'mul' 'mul_ln55_77' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 759 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1341 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1314" [src/conv1.cpp:55]   --->   Operation 759 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1341' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 760 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1342 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1323" [src/conv1.cpp:55]   --->   Operation 760 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1342' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 761 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1343 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1332" [src/conv1.cpp:55]   --->   Operation 761 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1343' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 762 [1/1] (0.47ns)   --->   "%tmp_132 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1341, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1342, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1343, i2 %trunc_ln55_4" [src/conv1.cpp:55]   --->   Operation 762 'mux' 'tmp_132' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 763 [1/13] (1.53ns)   --->   "%urem_ln55_6 = urem i9 %add_ln53_9, i9 88" [src/conv1.cpp:55]   --->   Operation 763 'urem' 'urem_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 764 [1/13] (1.53ns)   --->   "%urem_ln55_7 = urem i9 %add_ln53_10, i9 88" [src/conv1.cpp:55]   --->   Operation 764 'urem' 'urem_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 765 [1/13] (1.53ns)   --->   "%urem_ln55_8 = urem i9 %add_ln53_11, i9 88" [src/conv1.cpp:55]   --->   Operation 765 'urem' 'urem_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 766 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_681 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1195" [src/conv1.cpp:55]   --->   Operation 766 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_681' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 767 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_682 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1204" [src/conv1.cpp:55]   --->   Operation 767 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_682' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 768 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_683 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1213" [src/conv1.cpp:55]   --->   Operation 768 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_683' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 769 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_67)   --->   "%mul_ln55_84 = mul i35 %sext_ln55_44, i35 %sext_ln38_34" [src/conv1.cpp:55]   --->   Operation 769 'mul' 'mul_ln55_84' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 770 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_687 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1255" [src/conv1.cpp:55]   --->   Operation 770 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_687' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 771 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_688 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1264" [src/conv1.cpp:55]   --->   Operation 771 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_688' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_16 : Operation 772 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_689 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1273" [src/conv1.cpp:55]   --->   Operation 772 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_689' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 17 <SV = 16> <Delay = 5.32>
ST_17 : Operation 773 [1/1] (0.76ns)   --->   "%empty_237 = add i8 %empty_224, i8 13" [src/conv1.cpp:38]   --->   Operation 773 'add' 'empty_237' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 774 [1/1] (0.00ns)   --->   "%p_cast17 = zext i8 %empty_237" [src/conv1.cpp:38]   --->   Operation 774 'zext' 'p_cast17' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 775 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_19 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast17" [src/conv1.cpp:38]   --->   Operation 775 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_19' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 776 [1/1] (0.76ns)   --->   "%empty_244 = add i8 %empty_224, i8 20" [src/conv1.cpp:38]   --->   Operation 776 'add' 'empty_244' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 777 [1/1] (0.00ns)   --->   "%p_cast30 = zext i8 %empty_244" [src/conv1.cpp:38]   --->   Operation 777 'zext' 'p_cast30' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 778 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_26 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast30" [src/conv1.cpp:38]   --->   Operation 778 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_26' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 779 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_100 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast17" [src/conv1.cpp:38]   --->   Operation 779 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_100' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 780 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_107 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast30" [src/conv1.cpp:38]   --->   Operation 780 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_107' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 781 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_181 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast17" [src/conv1.cpp:38]   --->   Operation 781 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_181' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 782 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_188 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast30" [src/conv1.cpp:38]   --->   Operation 782 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_188' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 783 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_267 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_12" [src/conv1.cpp:38]   --->   Operation 783 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_267' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 784 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_268 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_93" [src/conv1.cpp:38]   --->   Operation 784 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_268' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 785 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_269 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_174" [src/conv1.cpp:38]   --->   Operation 785 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_269' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 786 [1/1] (0.47ns)   --->   "%tmp_53 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_267, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_268, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_269, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 786 'mux' 'tmp_53' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 787 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_288 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_19" [src/conv1.cpp:38]   --->   Operation 787 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_288' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 788 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_289 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_100" [src/conv1.cpp:38]   --->   Operation 788 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_289' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 789 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_290 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_181" [src/conv1.cpp:38]   --->   Operation 789 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_290' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 790 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_306 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_25" [src/conv1.cpp:38]   --->   Operation 790 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_306' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 791 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_307 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_106" [src/conv1.cpp:38]   --->   Operation 791 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_307' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 792 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_308 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_187" [src/conv1.cpp:38]   --->   Operation 792 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_308' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 793 [1/1] (0.47ns)   --->   "%tmp_66 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_306, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_307, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_308, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 793 'mux' 'tmp_66' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 794 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_309 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_26" [src/conv1.cpp:38]   --->   Operation 794 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_309' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 795 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_310 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_107" [src/conv1.cpp:38]   --->   Operation 795 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_310' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 796 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_311 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_188" [src/conv1.cpp:38]   --->   Operation 796 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_311' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 797 [1/1] (0.76ns)   --->   "%empty_327 = add i8 %empty_314, i8 13" [src/conv1.cpp:38]   --->   Operation 797 'add' 'empty_327' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 798 [1/1] (0.00ns)   --->   "%p_cast104 = zext i8 %empty_327" [src/conv1.cpp:38]   --->   Operation 798 'zext' 'p_cast104' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 799 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_721 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast104" [src/conv1.cpp:38]   --->   Operation 799 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_721' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 800 [1/1] (0.76ns)   --->   "%empty_334 = add i8 %empty_314, i8 20" [src/conv1.cpp:38]   --->   Operation 800 'add' 'empty_334' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 801 [1/1] (0.00ns)   --->   "%p_cast111 = zext i8 %empty_334" [src/conv1.cpp:38]   --->   Operation 801 'zext' 'p_cast111' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 802 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_728 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast111" [src/conv1.cpp:38]   --->   Operation 802 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_728' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 803 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_802 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast104" [src/conv1.cpp:38]   --->   Operation 803 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_802' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 804 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_809 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast111" [src/conv1.cpp:38]   --->   Operation 804 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_809' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 805 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_883 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast104" [src/conv1.cpp:38]   --->   Operation 805 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_883' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 806 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_890 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast111" [src/conv1.cpp:38]   --->   Operation 806 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_890' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln38_28 = sext i12 %select_ln38_11" [src/conv1.cpp:38]   --->   Operation 807 'sext' 'sext_ln38_28' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 808 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_969 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_714" [src/conv1.cpp:38]   --->   Operation 808 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_969' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 809 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_970 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_795" [src/conv1.cpp:38]   --->   Operation 809 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_970' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 810 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_971 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_876" [src/conv1.cpp:38]   --->   Operation 810 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_971' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 811 [1/1] (0.47ns)   --->   "%tmp_53_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_969, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_970, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_971, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 811 'mux' 'tmp_53_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 812 [1/1] (0.37ns)   --->   "%select_ln38_13 = select i1 %icmp_ln41, i12 %tmp_53_mid1, i12 %tmp_53" [src/conv1.cpp:38]   --->   Operation 812 'select' 'select_ln38_13' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln38_33 = sext i12 %select_ln38_16" [src/conv1.cpp:38]   --->   Operation 813 'sext' 'sext_ln38_33' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln38_35 = sext i12 %select_ln38_18" [src/conv1.cpp:38]   --->   Operation 814 'sext' 'sext_ln38_35' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 815 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_990 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_721" [src/conv1.cpp:38]   --->   Operation 815 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_990' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 816 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_991 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_802" [src/conv1.cpp:38]   --->   Operation 816 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_991' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 817 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_992 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_883" [src/conv1.cpp:38]   --->   Operation 817 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_992' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 818 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1008 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_727" [src/conv1.cpp:38]   --->   Operation 818 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1008' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 819 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1009 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_808" [src/conv1.cpp:38]   --->   Operation 819 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1009' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 820 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1010 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_889" [src/conv1.cpp:38]   --->   Operation 820 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1010' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 821 [1/1] (0.47ns)   --->   "%tmp_66_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1008, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1009, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1010, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 821 'mux' 'tmp_66_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 822 [1/1] (0.37ns)   --->   "%select_ln38_26 = select i1 %icmp_ln41, i12 %tmp_66_mid1, i12 %tmp_66" [src/conv1.cpp:38]   --->   Operation 822 'select' 'select_ln38_26' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 823 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1011 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_728" [src/conv1.cpp:38]   --->   Operation 823 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1011' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 824 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1012 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_809" [src/conv1.cpp:38]   --->   Operation 824 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1012' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 825 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1013 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_890" [src/conv1.cpp:38]   --->   Operation 825 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1013' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_17 : Operation 826 [1/1] (0.79ns)   --->   "%add_ln55_142 = add i11 %mul_ln55_157, i11 %zext_ln55_70" [src/conv1.cpp:55]   --->   Operation 826 'add' 'add_ln55_142' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln55_73 = zext i11 %add_ln55_142" [src/conv1.cpp:55]   --->   Operation 827 'zext' 'zext_ln55_73' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 828 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1226 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_73" [src/conv1.cpp:55]   --->   Operation 828 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1226' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 829 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1235 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_73" [src/conv1.cpp:55]   --->   Operation 829 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1235' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 830 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1244 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_73" [src/conv1.cpp:55]   --->   Operation 830 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1244' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 831 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55 = add i35 %shl_ln6, i35 %mul_ln55_75" [src/conv1.cpp:55]   --->   Operation 831 'add' 'add_ln55' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 832 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_60)   --->   "%mul_ln55_76 = mul i35 %sext_ln55_36, i35 %sext_ln38_26" [src/conv1.cpp:55]   --->   Operation 832 'mul' 'mul_ln55_76' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 833 'partselect' 'tmp_189' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 834 [1/1] (0.00ns)   --->   "%shl_ln55_s = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_189, i3 0" [src/conv1.cpp:55]   --->   Operation 834 'bitconcatenate' 'shl_ln55_s' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 835 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_60 = add i35 %shl_ln55_s, i35 %mul_ln55_76" [src/conv1.cpp:55]   --->   Operation 835 'add' 'add_ln55_60' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 836 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_61)   --->   "%mul_ln55_77 = mul i35 %sext_ln55_37, i35 %sext_ln38_27" [src/conv1.cpp:55]   --->   Operation 836 'mul' 'mul_ln55_77' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln55_38 = sext i24 %tmp_132" [src/conv1.cpp:55]   --->   Operation 837 'sext' 'sext_ln55_38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 838 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_62)   --->   "%mul_ln55_78 = mul i35 %sext_ln55_38, i35 %sext_ln38_28" [src/conv1.cpp:55]   --->   Operation 838 'mul' 'mul_ln55_78' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln55_114 = zext i9 %urem_ln55_5" [src/conv1.cpp:55]   --->   Operation 839 'zext' 'zext_ln55_114' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 840 [1/1] (0.79ns)   --->   "%add_ln55_176 = add i11 %mul_ln55_155, i11 %zext_ln55_114" [src/conv1.cpp:55]   --->   Operation 840 'add' 'add_ln55_176' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln55_115 = zext i11 %add_ln55_176" [src/conv1.cpp:55]   --->   Operation 841 'zext' 'zext_ln55_115' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 842 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1344 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_115" [src/conv1.cpp:55]   --->   Operation 842 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1344' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 843 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1353 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_115" [src/conv1.cpp:55]   --->   Operation 843 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1353' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 844 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1362 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_115" [src/conv1.cpp:55]   --->   Operation 844 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1362' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 845 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1371 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1344" [src/conv1.cpp:55]   --->   Operation 845 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1371' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 846 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1372 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1353" [src/conv1.cpp:55]   --->   Operation 846 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1372' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 847 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1373 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1362" [src/conv1.cpp:55]   --->   Operation 847 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1373' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 848 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_681 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1195" [src/conv1.cpp:55]   --->   Operation 848 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_681' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 849 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_682 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1204" [src/conv1.cpp:55]   --->   Operation 849 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_682' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 850 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_683 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1213" [src/conv1.cpp:55]   --->   Operation 850 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_683' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 851 [1/1] (0.47ns)   --->   "%tmp_140 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_681, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_682, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_683, i2 %trunc_ln" [src/conv1.cpp:55]   --->   Operation 851 'mux' 'tmp_140' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln55_43 = sext i24 %tmp_140" [src/conv1.cpp:55]   --->   Operation 852 'sext' 'sext_ln55_43' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 853 [1/1] (2.96ns)   --->   "%mul_ln55_83 = mul i35 %sext_ln55_43, i35 %sext_ln38_33" [src/conv1.cpp:55]   --->   Operation 853 'mul' 'mul_ln55_83' <Predicate = (!icmp_ln38)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_223 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln55_83, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 854 'partselect' 'tmp_223' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 855 [1/1] (0.00ns)   --->   "%shl_ln55_65 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_223, i3 0" [src/conv1.cpp:55]   --->   Operation 855 'bitconcatenate' 'shl_ln55_65' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 856 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_67)   --->   "%mul_ln55_84 = mul i35 %sext_ln55_44, i35 %sext_ln38_34" [src/conv1.cpp:55]   --->   Operation 856 'mul' 'mul_ln55_84' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 857 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_67 = add i35 %shl_ln55_65, i35 %mul_ln55_84" [src/conv1.cpp:55]   --->   Operation 857 'add' 'add_ln55_67' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 858 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_687 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1255" [src/conv1.cpp:55]   --->   Operation 858 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_687' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 859 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_688 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1264" [src/conv1.cpp:55]   --->   Operation 859 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_688' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 860 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_689 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1273" [src/conv1.cpp:55]   --->   Operation 860 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_689' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 861 [1/1] (0.47ns)   --->   "%tmp_142 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_687, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_688, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_689, i2 %trunc_ln55_2" [src/conv1.cpp:55]   --->   Operation 861 'mux' 'tmp_142' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln55_45 = sext i24 %tmp_142" [src/conv1.cpp:55]   --->   Operation 862 'sext' 'sext_ln55_45' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 863 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_68)   --->   "%mul_ln55_85 = mul i35 %sext_ln55_45, i35 %sext_ln38_35" [src/conv1.cpp:55]   --->   Operation 863 'mul' 'mul_ln55_85' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 864 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_657 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1226" [src/conv1.cpp:55]   --->   Operation 864 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_657' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 865 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_658 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1235" [src/conv1.cpp:55]   --->   Operation 865 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_658' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_17 : Operation 866 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_659 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1244" [src/conv1.cpp:55]   --->   Operation 866 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_659' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 18 <SV = 17> <Delay = 2.70>
ST_18 : Operation 867 [1/1] (0.76ns)   --->   "%empty_231 = add i8 %empty_224, i8 7" [src/conv1.cpp:38]   --->   Operation 867 'add' 'empty_231' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 868 [1/1] (0.00ns)   --->   "%p_cast11 = zext i8 %empty_231" [src/conv1.cpp:38]   --->   Operation 868 'zext' 'p_cast11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 869 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_13 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast11" [src/conv1.cpp:38]   --->   Operation 869 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_13' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 870 [1/1] (0.76ns)   --->   "%empty_238 = add i8 %empty_224, i8 14" [src/conv1.cpp:38]   --->   Operation 870 'add' 'empty_238' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 871 [1/1] (0.00ns)   --->   "%p_cast18 = zext i8 %empty_238" [src/conv1.cpp:38]   --->   Operation 871 'zext' 'p_cast18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 872 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_20 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast18" [src/conv1.cpp:38]   --->   Operation 872 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_20' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 873 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_94 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast11" [src/conv1.cpp:38]   --->   Operation 873 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_94' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 874 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_101 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast18" [src/conv1.cpp:38]   --->   Operation 874 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_101' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 875 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_175 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast11" [src/conv1.cpp:38]   --->   Operation 875 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_175' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 876 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_182 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast18" [src/conv1.cpp:38]   --->   Operation 876 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_182' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 877 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_270 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_13" [src/conv1.cpp:38]   --->   Operation 877 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_270' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 878 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_271 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_94" [src/conv1.cpp:38]   --->   Operation 878 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_271' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 879 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_272 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_175" [src/conv1.cpp:38]   --->   Operation 879 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_272' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 880 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_288 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_19" [src/conv1.cpp:38]   --->   Operation 880 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_288' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 881 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_289 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_100" [src/conv1.cpp:38]   --->   Operation 881 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_289' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 882 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_290 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_181" [src/conv1.cpp:38]   --->   Operation 882 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_290' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 883 [1/1] (0.47ns)   --->   "%tmp_60 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_288, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_289, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_290, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 883 'mux' 'tmp_60' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 884 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_291 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_20" [src/conv1.cpp:38]   --->   Operation 884 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_291' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 885 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_292 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_101" [src/conv1.cpp:38]   --->   Operation 885 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_292' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 886 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_293 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_182" [src/conv1.cpp:38]   --->   Operation 886 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_293' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 887 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_309 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_26" [src/conv1.cpp:38]   --->   Operation 887 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_309' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 888 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_310 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_107" [src/conv1.cpp:38]   --->   Operation 888 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_310' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 889 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_311 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_188" [src/conv1.cpp:38]   --->   Operation 889 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_311' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 890 [1/1] (0.47ns)   --->   "%tmp_67 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_309, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_310, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_311, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 890 'mux' 'tmp_67' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 891 [1/1] (0.76ns)   --->   "%empty_321 = add i8 %empty_314, i8 7" [src/conv1.cpp:38]   --->   Operation 891 'add' 'empty_321' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 892 [1/1] (0.00ns)   --->   "%p_cast98 = zext i8 %empty_321" [src/conv1.cpp:38]   --->   Operation 892 'zext' 'p_cast98' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 893 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_715 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast98" [src/conv1.cpp:38]   --->   Operation 893 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_715' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 894 [1/1] (0.76ns)   --->   "%empty_328 = add i8 %empty_314, i8 14" [src/conv1.cpp:38]   --->   Operation 894 'add' 'empty_328' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 895 [1/1] (0.00ns)   --->   "%p_cast105 = zext i8 %empty_328" [src/conv1.cpp:38]   --->   Operation 895 'zext' 'p_cast105' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 896 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_722 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast105" [src/conv1.cpp:38]   --->   Operation 896 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_722' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 897 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_796 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast98" [src/conv1.cpp:38]   --->   Operation 897 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_796' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 898 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_803 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast105" [src/conv1.cpp:38]   --->   Operation 898 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_803' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 899 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_877 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast98" [src/conv1.cpp:38]   --->   Operation 899 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_877' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 900 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_884 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast105" [src/conv1.cpp:38]   --->   Operation 900 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_884' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln38_29 = sext i12 %select_ln38_12" [src/conv1.cpp:38]   --->   Operation 901 'sext' 'sext_ln38_29' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 902 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_972 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_715" [src/conv1.cpp:38]   --->   Operation 902 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_972' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 903 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_973 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_796" [src/conv1.cpp:38]   --->   Operation 903 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_973' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 904 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_974 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_877" [src/conv1.cpp:38]   --->   Operation 904 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_974' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 905 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_990 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_721" [src/conv1.cpp:38]   --->   Operation 905 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_990' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 906 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_991 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_802" [src/conv1.cpp:38]   --->   Operation 906 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_991' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 907 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_992 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_883" [src/conv1.cpp:38]   --->   Operation 907 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_992' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 908 [1/1] (0.47ns)   --->   "%tmp_60_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_990, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_991, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_992, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 908 'mux' 'tmp_60_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 909 [1/1] (0.37ns)   --->   "%select_ln38_20 = select i1 %icmp_ln41, i12 %tmp_60_mid1, i12 %tmp_60" [src/conv1.cpp:38]   --->   Operation 909 'select' 'select_ln38_20' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 910 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_993 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_722" [src/conv1.cpp:38]   --->   Operation 910 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_993' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 911 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_994 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_803" [src/conv1.cpp:38]   --->   Operation 911 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_994' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 912 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_995 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_884" [src/conv1.cpp:38]   --->   Operation 912 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_995' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 913 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1011 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_728" [src/conv1.cpp:38]   --->   Operation 913 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1011' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 914 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1012 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_809" [src/conv1.cpp:38]   --->   Operation 914 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1012' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 915 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1013 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_890" [src/conv1.cpp:38]   --->   Operation 915 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1013' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_18 : Operation 916 [1/1] (0.47ns)   --->   "%tmp_67_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1011, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1012, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1013, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 916 'mux' 'tmp_67_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 917 [1/1] (0.37ns)   --->   "%select_ln38_27 = select i1 %icmp_ln41, i12 %tmp_67_mid1, i12 %tmp_67" [src/conv1.cpp:38]   --->   Operation 917 'select' 'select_ln38_27' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 918 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_60 = add i35 %shl_ln55_s, i35 %mul_ln55_76" [src/conv1.cpp:55]   --->   Operation 918 'add' 'add_ln55_60' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 919 [1/1] (0.79ns)   --->   "%add_ln55_159 = add i11 %mul_ln55_156, i11 %zext_ln55_92" [src/conv1.cpp:55]   --->   Operation 919 'add' 'add_ln55_159' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln55_94 = zext i11 %add_ln55_159" [src/conv1.cpp:55]   --->   Operation 920 'zext' 'zext_ln55_94' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 921 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1285 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_94" [src/conv1.cpp:55]   --->   Operation 921 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1285' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 922 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1294 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_94" [src/conv1.cpp:55]   --->   Operation 922 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1294' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 923 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1303 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_94" [src/conv1.cpp:55]   --->   Operation 923 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1303' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 924 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_61)   --->   "%mul_ln55_77 = mul i35 %sext_ln55_37, i35 %sext_ln38_27" [src/conv1.cpp:55]   --->   Operation 924 'mul' 'mul_ln55_77' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 925 [1/1] (0.00ns)   --->   "%tmp_190 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_60, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 925 'partselect' 'tmp_190' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 926 [1/1] (0.00ns)   --->   "%shl_ln55_59 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_190, i3 0" [src/conv1.cpp:55]   --->   Operation 926 'bitconcatenate' 'shl_ln55_59' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 927 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_61 = add i35 %shl_ln55_59, i35 %mul_ln55_77" [src/conv1.cpp:55]   --->   Operation 927 'add' 'add_ln55_61' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 928 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_62)   --->   "%mul_ln55_78 = mul i35 %sext_ln55_38, i35 %sext_ln38_28" [src/conv1.cpp:55]   --->   Operation 928 'mul' 'mul_ln55_78' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 929 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1371 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1344" [src/conv1.cpp:55]   --->   Operation 929 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1371' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 930 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1372 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1353" [src/conv1.cpp:55]   --->   Operation 930 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1372' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 931 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1373 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1362" [src/conv1.cpp:55]   --->   Operation 931 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1373' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 932 [1/1] (0.47ns)   --->   "%tmp_133 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1371, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1372, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1373, i2 %trunc_ln55_5" [src/conv1.cpp:55]   --->   Operation 932 'mux' 'tmp_133' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln55_39 = sext i24 %tmp_133" [src/conv1.cpp:55]   --->   Operation 933 'sext' 'sext_ln55_39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 934 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_63)   --->   "%mul_ln55_79 = mul i35 %sext_ln55_39, i35 %sext_ln38_29" [src/conv1.cpp:55]   --->   Operation 934 'mul' 'mul_ln55_79' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln55_125 = zext i9 %urem_ln55_6" [src/conv1.cpp:55]   --->   Operation 935 'zext' 'zext_ln55_125' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 936 [1/1] (0.79ns)   --->   "%add_ln55_185 = add i11 %mul_ln55_155, i11 %zext_ln55_125" [src/conv1.cpp:55]   --->   Operation 936 'add' 'add_ln55_185' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln55_126 = zext i11 %add_ln55_185" [src/conv1.cpp:55]   --->   Operation 937 'zext' 'zext_ln55_126' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 938 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1374 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_126" [src/conv1.cpp:55]   --->   Operation 938 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1374' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 939 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1383 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_126" [src/conv1.cpp:55]   --->   Operation 939 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1383' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 940 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1392 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_126" [src/conv1.cpp:55]   --->   Operation 940 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1392' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 941 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1401 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1374" [src/conv1.cpp:55]   --->   Operation 941 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1401' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 942 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1402 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1383" [src/conv1.cpp:55]   --->   Operation 942 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1402' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 943 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1403 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1392" [src/conv1.cpp:55]   --->   Operation 943 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1403' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 944 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_67 = add i35 %shl_ln55_65, i35 %mul_ln55_84" [src/conv1.cpp:55]   --->   Operation 944 'add' 'add_ln55_67' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_224 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_67, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 945 'partselect' 'tmp_224' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 946 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_68)   --->   "%mul_ln55_85 = mul i35 %sext_ln55_45, i35 %sext_ln38_35" [src/conv1.cpp:55]   --->   Operation 946 'mul' 'mul_ln55_85' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 947 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_690 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1285" [src/conv1.cpp:55]   --->   Operation 947 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_690' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 948 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_691 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1294" [src/conv1.cpp:55]   --->   Operation 948 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_691' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 949 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_692 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1303" [src/conv1.cpp:55]   --->   Operation 949 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_692' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 950 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_657 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1226" [src/conv1.cpp:55]   --->   Operation 950 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_657' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 951 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_658 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1235" [src/conv1.cpp:55]   --->   Operation 951 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_658' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 952 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_659 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1244" [src/conv1.cpp:55]   --->   Operation 952 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_659' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_18 : Operation 953 [1/1] (0.47ns)   --->   "%tmp_150 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_657, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_658, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_659, i2 %trunc_ln2" [src/conv1.cpp:55]   --->   Operation 953 'mux' 'tmp_150' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.70>
ST_19 : Operation 954 [1/1] (0.76ns)   --->   "%empty_242 = add i8 %empty_224, i8 18" [src/conv1.cpp:38]   --->   Operation 954 'add' 'empty_242' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 955 [1/1] (0.00ns)   --->   "%p_cast28 = zext i8 %empty_242" [src/conv1.cpp:38]   --->   Operation 955 'zext' 'p_cast28' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 956 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_24 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast28" [src/conv1.cpp:38]   --->   Operation 956 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_24' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 957 [1/1] (0.76ns)   --->   "%empty_245 = add i8 %empty_224, i8 21" [src/conv1.cpp:38]   --->   Operation 957 'add' 'empty_245' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 958 [1/1] (0.00ns)   --->   "%p_cast31 = zext i8 %empty_245" [src/conv1.cpp:38]   --->   Operation 958 'zext' 'p_cast31' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 959 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_27 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast31" [src/conv1.cpp:38]   --->   Operation 959 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_27' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 960 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_105 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast28" [src/conv1.cpp:38]   --->   Operation 960 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_105' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 961 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_108 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast31" [src/conv1.cpp:38]   --->   Operation 961 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_108' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 962 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_186 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast28" [src/conv1.cpp:38]   --->   Operation 962 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_186' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 963 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_189 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast31" [src/conv1.cpp:38]   --->   Operation 963 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_189' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 964 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_270 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_13" [src/conv1.cpp:38]   --->   Operation 964 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_270' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 965 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_271 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_94" [src/conv1.cpp:38]   --->   Operation 965 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_271' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 966 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_272 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_175" [src/conv1.cpp:38]   --->   Operation 966 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_272' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 967 [1/1] (0.47ns)   --->   "%tmp_54 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_270, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_271, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_272, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 967 'mux' 'tmp_54' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 968 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_291 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_20" [src/conv1.cpp:38]   --->   Operation 968 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_291' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 969 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_292 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_101" [src/conv1.cpp:38]   --->   Operation 969 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_292' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 970 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_293 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_182" [src/conv1.cpp:38]   --->   Operation 970 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_293' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 971 [1/1] (0.47ns)   --->   "%tmp_61 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_291, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_292, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_293, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 971 'mux' 'tmp_61' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 972 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_303 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_24" [src/conv1.cpp:38]   --->   Operation 972 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_303' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 973 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_304 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_105" [src/conv1.cpp:38]   --->   Operation 973 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_304' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 974 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_305 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_186" [src/conv1.cpp:38]   --->   Operation 974 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_305' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 975 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_312 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_27" [src/conv1.cpp:38]   --->   Operation 975 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_312' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 976 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_313 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_108" [src/conv1.cpp:38]   --->   Operation 976 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_313' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 977 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_314 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_189" [src/conv1.cpp:38]   --->   Operation 977 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_314' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 978 [1/1] (0.76ns)   --->   "%empty_332 = add i8 %empty_314, i8 18" [src/conv1.cpp:38]   --->   Operation 978 'add' 'empty_332' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 979 [1/1] (0.00ns)   --->   "%p_cast109 = zext i8 %empty_332" [src/conv1.cpp:38]   --->   Operation 979 'zext' 'p_cast109' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 980 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_726 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast109" [src/conv1.cpp:38]   --->   Operation 980 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_726' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 981 [1/1] (0.76ns)   --->   "%empty_335 = add i8 %empty_314, i8 21" [src/conv1.cpp:38]   --->   Operation 981 'add' 'empty_335' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 982 [1/1] (0.00ns)   --->   "%p_cast112 = zext i8 %empty_335" [src/conv1.cpp:38]   --->   Operation 982 'zext' 'p_cast112' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 983 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_729 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast112" [src/conv1.cpp:38]   --->   Operation 983 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_729' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 984 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_807 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast109" [src/conv1.cpp:38]   --->   Operation 984 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_807' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 985 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_810 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast112" [src/conv1.cpp:38]   --->   Operation 985 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_810' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 986 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_888 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast109" [src/conv1.cpp:38]   --->   Operation 986 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_888' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 987 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_891 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast112" [src/conv1.cpp:38]   --->   Operation 987 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_891' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 988 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_972 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_715" [src/conv1.cpp:38]   --->   Operation 988 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_972' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 989 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_973 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_796" [src/conv1.cpp:38]   --->   Operation 989 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_973' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 990 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_974 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_877" [src/conv1.cpp:38]   --->   Operation 990 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_974' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 991 [1/1] (0.47ns)   --->   "%tmp_54_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_972, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_973, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_974, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 991 'mux' 'tmp_54_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 992 [1/1] (0.37ns)   --->   "%select_ln38_14 = select i1 %icmp_ln41, i12 %tmp_54_mid1, i12 %tmp_54" [src/conv1.cpp:38]   --->   Operation 992 'select' 'select_ln38_14' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln38_36 = sext i12 %select_ln38_19" [src/conv1.cpp:38]   --->   Operation 993 'sext' 'sext_ln38_36' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 994 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_993 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_722" [src/conv1.cpp:38]   --->   Operation 994 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_993' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 995 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_994 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_803" [src/conv1.cpp:38]   --->   Operation 995 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_994' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 996 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_995 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_884" [src/conv1.cpp:38]   --->   Operation 996 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_995' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 997 [1/1] (0.47ns)   --->   "%tmp_61_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_993, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_994, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_995, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 997 'mux' 'tmp_61_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 998 [1/1] (0.37ns)   --->   "%select_ln38_21 = select i1 %icmp_ln41, i12 %tmp_61_mid1, i12 %tmp_61" [src/conv1.cpp:38]   --->   Operation 998 'select' 'select_ln38_21' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 999 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1005 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_726" [src/conv1.cpp:38]   --->   Operation 999 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1005' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 1000 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1006 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_807" [src/conv1.cpp:38]   --->   Operation 1000 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1006' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 1001 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1007 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_888" [src/conv1.cpp:38]   --->   Operation 1001 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1007' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln38_43 = sext i12 %select_ln38_26" [src/conv1.cpp:38]   --->   Operation 1002 'sext' 'sext_ln38_43' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1003 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1014 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_729" [src/conv1.cpp:38]   --->   Operation 1003 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1014' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 1004 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1015 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_810" [src/conv1.cpp:38]   --->   Operation 1004 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1015' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 1005 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1016 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_891" [src/conv1.cpp:38]   --->   Operation 1005 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1016' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_19 : Operation 1006 [1/1] (0.79ns)   --->   "%add_ln55_151 = add i11 %mul_ln55_157, i11 %zext_ln55_81" [src/conv1.cpp:55]   --->   Operation 1006 'add' 'add_ln55_151' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1007 [1/1] (0.00ns)   --->   "%zext_ln55_84 = zext i11 %add_ln55_151" [src/conv1.cpp:55]   --->   Operation 1007 'zext' 'zext_ln55_84' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1008 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1256 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_84" [src/conv1.cpp:55]   --->   Operation 1008 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1256' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1009 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1265 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_84" [src/conv1.cpp:55]   --->   Operation 1009 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1265' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1010 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1274 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_84" [src/conv1.cpp:55]   --->   Operation 1010 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1274' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1011 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_61 = add i35 %shl_ln55_59, i35 %mul_ln55_77" [src/conv1.cpp:55]   --->   Operation 1011 'add' 'add_ln55_61' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1012 [1/1] (0.79ns)   --->   "%add_ln55_168 = add i11 %mul_ln55_156, i11 %zext_ln55_103" [src/conv1.cpp:55]   --->   Operation 1012 'add' 'add_ln55_168' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln55_105 = zext i11 %add_ln55_168" [src/conv1.cpp:55]   --->   Operation 1013 'zext' 'zext_ln55_105' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1014 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1315 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_105" [src/conv1.cpp:55]   --->   Operation 1014 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1315' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1015 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1324 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_105" [src/conv1.cpp:55]   --->   Operation 1015 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1324' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1016 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1333 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_105" [src/conv1.cpp:55]   --->   Operation 1016 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1333' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1017 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_62)   --->   "%mul_ln55_78 = mul i35 %sext_ln55_38, i35 %sext_ln38_28" [src/conv1.cpp:55]   --->   Operation 1017 'mul' 'mul_ln55_78' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_61, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 1018 'partselect' 'tmp_191' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1019 [1/1] (0.00ns)   --->   "%shl_ln55_60 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_191, i3 0" [src/conv1.cpp:55]   --->   Operation 1019 'bitconcatenate' 'shl_ln55_60' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1020 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_62 = add i35 %shl_ln55_60, i35 %mul_ln55_78" [src/conv1.cpp:55]   --->   Operation 1020 'add' 'add_ln55_62' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1021 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_63)   --->   "%mul_ln55_79 = mul i35 %sext_ln55_39, i35 %sext_ln38_29" [src/conv1.cpp:55]   --->   Operation 1021 'mul' 'mul_ln55_79' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1022 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1401 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1374" [src/conv1.cpp:55]   --->   Operation 1022 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1401' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 1023 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1402 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1383" [src/conv1.cpp:55]   --->   Operation 1023 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1402' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 1024 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1403 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1392" [src/conv1.cpp:55]   --->   Operation 1024 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1403' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 1025 [1/1] (0.47ns)   --->   "%tmp_134 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1401, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1402, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1403, i2 %trunc_ln55_6" [src/conv1.cpp:55]   --->   Operation 1025 'mux' 'tmp_134' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1026 [1/1] (0.00ns)   --->   "%shl_ln55_66 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_224, i3 0" [src/conv1.cpp:55]   --->   Operation 1026 'bitconcatenate' 'shl_ln55_66' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1027 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_68)   --->   "%mul_ln55_85 = mul i35 %sext_ln55_45, i35 %sext_ln38_35" [src/conv1.cpp:55]   --->   Operation 1027 'mul' 'mul_ln55_85' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1028 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_68 = add i35 %shl_ln55_66, i35 %mul_ln55_85" [src/conv1.cpp:55]   --->   Operation 1028 'add' 'add_ln55_68' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1029 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_690 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1285" [src/conv1.cpp:55]   --->   Operation 1029 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_690' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 1030 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_691 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1294" [src/conv1.cpp:55]   --->   Operation 1030 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_691' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 1031 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_692 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1303" [src/conv1.cpp:55]   --->   Operation 1031 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_692' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 1032 [1/1] (0.47ns)   --->   "%tmp_143 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_690, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_691, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_692, i2 %trunc_ln55_3" [src/conv1.cpp:55]   --->   Operation 1032 'mux' 'tmp_143' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1033 [1/1] (0.00ns)   --->   "%sext_ln55_46 = sext i24 %tmp_143" [src/conv1.cpp:55]   --->   Operation 1033 'sext' 'sext_ln55_46' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1034 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_69)   --->   "%mul_ln55_86 = mul i35 %sext_ln55_46, i35 %sext_ln38_36" [src/conv1.cpp:55]   --->   Operation 1034 'mul' 'mul_ln55_86' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1035 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_693 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1315" [src/conv1.cpp:55]   --->   Operation 1035 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_693' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 1036 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_694 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1324" [src/conv1.cpp:55]   --->   Operation 1036 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_694' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 1037 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_695 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1333" [src/conv1.cpp:55]   --->   Operation 1037 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_695' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 1038 [1/1] (0.00ns)   --->   "%sext_ln55_53 = sext i24 %tmp_150" [src/conv1.cpp:55]   --->   Operation 1038 'sext' 'sext_ln55_53' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1039 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_75)   --->   "%mul_ln55_93 = mul i35 %sext_ln55_53, i35 %sext_ln38_43" [src/conv1.cpp:55]   --->   Operation 1039 'mul' 'mul_ln55_93' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1040 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_660 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1256" [src/conv1.cpp:55]   --->   Operation 1040 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_660' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 1041 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_661 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1265" [src/conv1.cpp:55]   --->   Operation 1041 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_661' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_19 : Operation 1042 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_662 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1274" [src/conv1.cpp:55]   --->   Operation 1042 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_662' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 20 <SV = 19> <Delay = 2.70>
ST_20 : Operation 1043 [1/1] (0.76ns)   --->   "%empty_232 = add i8 %empty_224, i8 8" [src/conv1.cpp:38]   --->   Operation 1043 'add' 'empty_232' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1044 [1/1] (0.00ns)   --->   "%p_cast12 = zext i8 %empty_232" [src/conv1.cpp:38]   --->   Operation 1044 'zext' 'p_cast12' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1045 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_14 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast12" [src/conv1.cpp:38]   --->   Operation 1045 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_14' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1046 [1/1] (0.76ns)   --->   "%empty_252 = add i8 %empty_224, i8 28" [src/conv1.cpp:38]   --->   Operation 1046 'add' 'empty_252' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1047 [1/1] (0.00ns)   --->   "%p_cast38 = zext i8 %empty_252" [src/conv1.cpp:38]   --->   Operation 1047 'zext' 'p_cast38' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1048 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_34 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast38" [src/conv1.cpp:38]   --->   Operation 1048 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_34' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1049 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_95 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast12" [src/conv1.cpp:38]   --->   Operation 1049 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_95' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1050 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_115 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast38" [src/conv1.cpp:38]   --->   Operation 1050 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_115' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1051 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_176 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast12" [src/conv1.cpp:38]   --->   Operation 1051 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_176' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1052 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_196 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast38" [src/conv1.cpp:38]   --->   Operation 1052 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_196' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1053 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_273 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_14" [src/conv1.cpp:38]   --->   Operation 1053 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_273' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1054 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_274 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_95" [src/conv1.cpp:38]   --->   Operation 1054 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_274' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1055 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_275 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_176" [src/conv1.cpp:38]   --->   Operation 1055 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_275' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1056 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_303 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_24" [src/conv1.cpp:38]   --->   Operation 1056 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_303' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1057 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_304 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_105" [src/conv1.cpp:38]   --->   Operation 1057 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_304' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1058 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_305 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_186" [src/conv1.cpp:38]   --->   Operation 1058 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_305' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1059 [1/1] (0.47ns)   --->   "%tmp_65 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_303, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_304, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_305, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1059 'mux' 'tmp_65' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1060 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_312 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_27" [src/conv1.cpp:38]   --->   Operation 1060 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_312' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1061 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_313 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_108" [src/conv1.cpp:38]   --->   Operation 1061 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_313' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1062 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_314 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_189" [src/conv1.cpp:38]   --->   Operation 1062 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_314' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1063 [1/1] (0.47ns)   --->   "%tmp_68 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_312, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_313, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_314, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1063 'mux' 'tmp_68' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1064 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_333 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_34" [src/conv1.cpp:38]   --->   Operation 1064 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_333' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1065 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_334 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_115" [src/conv1.cpp:38]   --->   Operation 1065 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_334' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1066 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_335 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_196" [src/conv1.cpp:38]   --->   Operation 1066 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_335' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1067 [1/1] (0.76ns)   --->   "%empty_322 = add i8 %empty_314, i8 8" [src/conv1.cpp:38]   --->   Operation 1067 'add' 'empty_322' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1068 [1/1] (0.00ns)   --->   "%p_cast99 = zext i8 %empty_322" [src/conv1.cpp:38]   --->   Operation 1068 'zext' 'p_cast99' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1069 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_716 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast99" [src/conv1.cpp:38]   --->   Operation 1069 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_716' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1070 [1/1] (0.76ns)   --->   "%empty_342 = add i8 %empty_314, i8 28" [src/conv1.cpp:38]   --->   Operation 1070 'add' 'empty_342' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1071 [1/1] (0.00ns)   --->   "%p_cast119 = zext i8 %empty_342" [src/conv1.cpp:38]   --->   Operation 1071 'zext' 'p_cast119' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1072 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_736 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast119" [src/conv1.cpp:38]   --->   Operation 1072 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_736' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1073 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_797 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast99" [src/conv1.cpp:38]   --->   Operation 1073 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_797' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1074 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_817 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast119" [src/conv1.cpp:38]   --->   Operation 1074 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_817' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1075 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_878 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast99" [src/conv1.cpp:38]   --->   Operation 1075 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_878' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1076 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_898 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast119" [src/conv1.cpp:38]   --->   Operation 1076 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_898' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 1077 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_975 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_716" [src/conv1.cpp:38]   --->   Operation 1077 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_975' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1078 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_976 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_797" [src/conv1.cpp:38]   --->   Operation 1078 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_976' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1079 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_977 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_878" [src/conv1.cpp:38]   --->   Operation 1079 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_977' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln38_37 = sext i12 %select_ln38_20" [src/conv1.cpp:38]   --->   Operation 1080 'sext' 'sext_ln38_37' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1081 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1005 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_726" [src/conv1.cpp:38]   --->   Operation 1081 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1005' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1082 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1006 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_807" [src/conv1.cpp:38]   --->   Operation 1082 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1006' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1083 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1007 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_888" [src/conv1.cpp:38]   --->   Operation 1083 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1007' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1084 [1/1] (0.47ns)   --->   "%tmp_65_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1005, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1006, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1007, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1084 'mux' 'tmp_65_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1085 [1/1] (0.37ns)   --->   "%select_ln38_25 = select i1 %icmp_ln41, i12 %tmp_65_mid1, i12 %tmp_65" [src/conv1.cpp:38]   --->   Operation 1085 'select' 'select_ln38_25' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln38_44 = sext i12 %select_ln38_27" [src/conv1.cpp:38]   --->   Operation 1086 'sext' 'sext_ln38_44' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1087 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1014 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_729" [src/conv1.cpp:38]   --->   Operation 1087 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1014' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1088 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1015 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_810" [src/conv1.cpp:38]   --->   Operation 1088 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1015' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1089 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1016 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_891" [src/conv1.cpp:38]   --->   Operation 1089 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1016' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1090 [1/1] (0.47ns)   --->   "%tmp_68_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1014, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1015, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1016, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1090 'mux' 'tmp_68_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1091 [1/1] (0.37ns)   --->   "%select_ln38_28 = select i1 %icmp_ln41, i12 %tmp_68_mid1, i12 %tmp_68" [src/conv1.cpp:38]   --->   Operation 1091 'select' 'select_ln38_28' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1092 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1035 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_736" [src/conv1.cpp:38]   --->   Operation 1092 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1035' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1093 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1036 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_817" [src/conv1.cpp:38]   --->   Operation 1093 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1036' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1094 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1037 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_898" [src/conv1.cpp:38]   --->   Operation 1094 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1037' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_20 : Operation 1095 [1/1] (0.79ns)   --->   "%add_ln55_133 = add i11 %mul_ln55_157, i11 %zext_ln55_60" [src/conv1.cpp:55]   --->   Operation 1095 'add' 'add_ln55_133' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln55_63 = zext i11 %add_ln55_133" [src/conv1.cpp:55]   --->   Operation 1096 'zext' 'zext_ln55_63' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1097 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1196 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_63" [src/conv1.cpp:55]   --->   Operation 1097 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1196' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1098 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1205 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_63" [src/conv1.cpp:55]   --->   Operation 1098 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1205' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1099 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1214 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_63" [src/conv1.cpp:55]   --->   Operation 1099 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1214' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1100 [1/1] (0.79ns)   --->   "%add_ln55_143 = add i11 %mul_ln55_158, i11 %zext_ln55_70" [src/conv1.cpp:55]   --->   Operation 1100 'add' 'add_ln55_143' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln55_74 = zext i11 %add_ln55_143" [src/conv1.cpp:55]   --->   Operation 1101 'zext' 'zext_ln55_74' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1102 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1227 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_74" [src/conv1.cpp:55]   --->   Operation 1102 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1227' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1103 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1236 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_74" [src/conv1.cpp:55]   --->   Operation 1103 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1236' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1104 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1245 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_74" [src/conv1.cpp:55]   --->   Operation 1104 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1245' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1105 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_62 = add i35 %shl_ln55_60, i35 %mul_ln55_78" [src/conv1.cpp:55]   --->   Operation 1105 'add' 'add_ln55_62' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1106 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_63)   --->   "%mul_ln55_79 = mul i35 %sext_ln55_39, i35 %sext_ln38_29" [src/conv1.cpp:55]   --->   Operation 1106 'mul' 'mul_ln55_79' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1107 [1/1] (0.00ns)   --->   "%tmp_192 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_62, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 1107 'partselect' 'tmp_192' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1108 [1/1] (0.00ns)   --->   "%shl_ln55_61 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_192, i3 0" [src/conv1.cpp:55]   --->   Operation 1108 'bitconcatenate' 'shl_ln55_61' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1109 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_63 = add i35 %shl_ln55_61, i35 %mul_ln55_79" [src/conv1.cpp:55]   --->   Operation 1109 'add' 'add_ln55_63' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1110 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_68 = add i35 %shl_ln55_66, i35 %mul_ln55_85" [src/conv1.cpp:55]   --->   Operation 1110 'add' 'add_ln55_68' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_225 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_68, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 1111 'partselect' 'tmp_225' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1112 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_69)   --->   "%mul_ln55_86 = mul i35 %sext_ln55_46, i35 %sext_ln38_36" [src/conv1.cpp:55]   --->   Operation 1112 'mul' 'mul_ln55_86' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1113 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_693 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1315" [src/conv1.cpp:55]   --->   Operation 1113 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_693' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 1114 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_694 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1324" [src/conv1.cpp:55]   --->   Operation 1114 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_694' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 1115 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_695 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1333" [src/conv1.cpp:55]   --->   Operation 1115 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_695' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 1116 [1/1] (0.47ns)   --->   "%tmp_144 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_693, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_694, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_695, i2 %trunc_ln55_4" [src/conv1.cpp:55]   --->   Operation 1116 'mux' 'tmp_144' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln55_47 = sext i24 %tmp_144" [src/conv1.cpp:55]   --->   Operation 1117 'sext' 'sext_ln55_47' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1118 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_70)   --->   "%mul_ln55_87 = mul i35 %sext_ln55_47, i35 %sext_ln38_37" [src/conv1.cpp:55]   --->   Operation 1118 'mul' 'mul_ln55_87' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1119 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_654 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1196" [src/conv1.cpp:55]   --->   Operation 1119 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_654' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 1120 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_655 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1205" [src/conv1.cpp:55]   --->   Operation 1120 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_655' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 1121 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_656 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1214" [src/conv1.cpp:55]   --->   Operation 1121 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_656' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 1122 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_75)   --->   "%mul_ln55_93 = mul i35 %sext_ln55_53, i35 %sext_ln38_43" [src/conv1.cpp:55]   --->   Operation 1122 'mul' 'mul_ln55_93' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1123 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_660 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1256" [src/conv1.cpp:55]   --->   Operation 1123 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_660' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 1124 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_661 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1265" [src/conv1.cpp:55]   --->   Operation 1124 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_661' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 1125 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_662 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1274" [src/conv1.cpp:55]   --->   Operation 1125 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_662' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 1126 [1/1] (0.47ns)   --->   "%tmp_151 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_660, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_661, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_662, i2 %trunc_ln55_2" [src/conv1.cpp:55]   --->   Operation 1126 'mux' 'tmp_151' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln55_54 = sext i24 %tmp_151" [src/conv1.cpp:55]   --->   Operation 1127 'sext' 'sext_ln55_54' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 1128 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_76)   --->   "%mul_ln55_94 = mul i35 %sext_ln55_54, i35 %sext_ln38_44" [src/conv1.cpp:55]   --->   Operation 1128 'mul' 'mul_ln55_94' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1129 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_630 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1227" [src/conv1.cpp:55]   --->   Operation 1129 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_630' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 1130 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_631 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1236" [src/conv1.cpp:55]   --->   Operation 1130 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_631' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_20 : Operation 1131 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_632 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1245" [src/conv1.cpp:55]   --->   Operation 1131 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_632' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 21 <SV = 20> <Delay = 5.32>
ST_21 : Operation 1132 [1/1] (0.76ns)   --->   "%empty_239 = add i8 %empty_224, i8 15" [src/conv1.cpp:38]   --->   Operation 1132 'add' 'empty_239' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1133 [1/1] (0.00ns)   --->   "%p_cast25 = zext i8 %empty_239" [src/conv1.cpp:38]   --->   Operation 1133 'zext' 'p_cast25' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1134 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_21 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast25" [src/conv1.cpp:38]   --->   Operation 1134 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_21' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1135 [1/1] (0.76ns)   --->   "%empty_246 = add i8 %empty_224, i8 22" [src/conv1.cpp:38]   --->   Operation 1135 'add' 'empty_246' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1136 [1/1] (0.00ns)   --->   "%p_cast32 = zext i8 %empty_246" [src/conv1.cpp:38]   --->   Operation 1136 'zext' 'p_cast32' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1137 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_28 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast32" [src/conv1.cpp:38]   --->   Operation 1137 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_28' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1138 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_102 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast25" [src/conv1.cpp:38]   --->   Operation 1138 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_102' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1139 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_109 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast32" [src/conv1.cpp:38]   --->   Operation 1139 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_109' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1140 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_183 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast25" [src/conv1.cpp:38]   --->   Operation 1140 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_183' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1141 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_190 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast32" [src/conv1.cpp:38]   --->   Operation 1141 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_190' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1142 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_273 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_14" [src/conv1.cpp:38]   --->   Operation 1142 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_273' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1143 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_274 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_95" [src/conv1.cpp:38]   --->   Operation 1143 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_274' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1144 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_275 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_176" [src/conv1.cpp:38]   --->   Operation 1144 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_275' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1145 [1/1] (0.47ns)   --->   "%tmp_55 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_273, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_274, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_275, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1145 'mux' 'tmp_55' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1146 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_294 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_21" [src/conv1.cpp:38]   --->   Operation 1146 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_294' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1147 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_295 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_102" [src/conv1.cpp:38]   --->   Operation 1147 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_295' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1148 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_296 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_183" [src/conv1.cpp:38]   --->   Operation 1148 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_296' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1149 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_315 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_28" [src/conv1.cpp:38]   --->   Operation 1149 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_315' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1150 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_316 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_109" [src/conv1.cpp:38]   --->   Operation 1150 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_316' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1151 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_317 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_190" [src/conv1.cpp:38]   --->   Operation 1151 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_317' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1152 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_333 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_34" [src/conv1.cpp:38]   --->   Operation 1152 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_333' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1153 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_334 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_115" [src/conv1.cpp:38]   --->   Operation 1153 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_334' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1154 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_335 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_196" [src/conv1.cpp:38]   --->   Operation 1154 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_335' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1155 [1/1] (0.47ns)   --->   "%tmp_75 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_333, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_334, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_335, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1155 'mux' 'tmp_75' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1156 [1/1] (0.76ns)   --->   "%empty_329 = add i8 %empty_314, i8 15" [src/conv1.cpp:38]   --->   Operation 1156 'add' 'empty_329' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1157 [1/1] (0.00ns)   --->   "%p_cast106 = zext i8 %empty_329" [src/conv1.cpp:38]   --->   Operation 1157 'zext' 'p_cast106' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1158 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_723 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast106" [src/conv1.cpp:38]   --->   Operation 1158 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_723' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1159 [1/1] (0.76ns)   --->   "%empty_336 = add i8 %empty_314, i8 22" [src/conv1.cpp:38]   --->   Operation 1159 'add' 'empty_336' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1160 [1/1] (0.00ns)   --->   "%p_cast113 = zext i8 %empty_336" [src/conv1.cpp:38]   --->   Operation 1160 'zext' 'p_cast113' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1161 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_730 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast113" [src/conv1.cpp:38]   --->   Operation 1161 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_730' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1162 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_804 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast106" [src/conv1.cpp:38]   --->   Operation 1162 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_804' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1163 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_811 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast113" [src/conv1.cpp:38]   --->   Operation 1163 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_811' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1164 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_885 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast106" [src/conv1.cpp:38]   --->   Operation 1164 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_885' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1165 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_892 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast113" [src/conv1.cpp:38]   --->   Operation 1165 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_892' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln38_30 = sext i12 %select_ln38_13" [src/conv1.cpp:38]   --->   Operation 1166 'sext' 'sext_ln38_30' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1167 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_975 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_716" [src/conv1.cpp:38]   --->   Operation 1167 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_975' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1168 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_976 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_797" [src/conv1.cpp:38]   --->   Operation 1168 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_976' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1169 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_977 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_878" [src/conv1.cpp:38]   --->   Operation 1169 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_977' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1170 [1/1] (0.47ns)   --->   "%tmp_55_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_975, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_976, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_977, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1170 'mux' 'tmp_55_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1171 [1/1] (0.37ns)   --->   "%select_ln38_15 = select i1 %icmp_ln41, i12 %tmp_55_mid1, i12 %tmp_55" [src/conv1.cpp:38]   --->   Operation 1171 'select' 'select_ln38_15' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1172 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_996 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_723" [src/conv1.cpp:38]   --->   Operation 1172 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_996' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1173 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_997 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_804" [src/conv1.cpp:38]   --->   Operation 1173 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_997' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1174 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_998 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_885" [src/conv1.cpp:38]   --->   Operation 1174 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_998' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln38_42 = sext i12 %select_ln38_25" [src/conv1.cpp:38]   --->   Operation 1175 'sext' 'sext_ln38_42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1176 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1017 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_730" [src/conv1.cpp:38]   --->   Operation 1176 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1017' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1177 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1018 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_811" [src/conv1.cpp:38]   --->   Operation 1177 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1018' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1178 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1019 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_892" [src/conv1.cpp:38]   --->   Operation 1178 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1019' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1179 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1035 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_736" [src/conv1.cpp:38]   --->   Operation 1179 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1035' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1180 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1036 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_817" [src/conv1.cpp:38]   --->   Operation 1180 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1036' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1181 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1037 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_898" [src/conv1.cpp:38]   --->   Operation 1181 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1037' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_21 : Operation 1182 [1/1] (0.47ns)   --->   "%tmp_75_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1035, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1036, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1037, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1182 'mux' 'tmp_75_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1183 [1/1] (0.37ns)   --->   "%select_ln38_35 = select i1 %icmp_ln41, i12 %tmp_75_mid1, i12 %tmp_75" [src/conv1.cpp:38]   --->   Operation 1183 'select' 'select_ln38_35' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1184 [1/1] (0.79ns)   --->   "%add_ln55_177 = add i11 %mul_ln55_156, i11 %zext_ln55_114" [src/conv1.cpp:55]   --->   Operation 1184 'add' 'add_ln55_177' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1185 [1/1] (0.00ns)   --->   "%zext_ln55_116 = zext i11 %add_ln55_177" [src/conv1.cpp:55]   --->   Operation 1185 'zext' 'zext_ln55_116' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1186 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1345 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_116" [src/conv1.cpp:55]   --->   Operation 1186 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1345' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1187 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1354 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_116" [src/conv1.cpp:55]   --->   Operation 1187 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1354' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1188 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1363 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_116" [src/conv1.cpp:55]   --->   Operation 1188 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1363' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1189 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_63 = add i35 %shl_ln55_61, i35 %mul_ln55_79" [src/conv1.cpp:55]   --->   Operation 1189 'add' 'add_ln55_63' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1190 [1/1] (0.00ns)   --->   "%sext_ln55_40 = sext i24 %tmp_134" [src/conv1.cpp:55]   --->   Operation 1190 'sext' 'sext_ln55_40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1191 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_64)   --->   "%mul_ln55_80 = mul i35 %sext_ln55_40, i35 %sext_ln38_30" [src/conv1.cpp:55]   --->   Operation 1191 'mul' 'mul_ln55_80' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_193 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_63, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 1192 'partselect' 'tmp_193' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1193 [1/1] (0.00ns)   --->   "%zext_ln55_136 = zext i9 %urem_ln55_7" [src/conv1.cpp:55]   --->   Operation 1193 'zext' 'zext_ln55_136' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1194 [1/1] (0.79ns)   --->   "%add_ln55_194 = add i11 %mul_ln55_155, i11 %zext_ln55_136" [src/conv1.cpp:55]   --->   Operation 1194 'add' 'add_ln55_194' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1195 [1/1] (0.00ns)   --->   "%zext_ln55_137 = zext i11 %add_ln55_194" [src/conv1.cpp:55]   --->   Operation 1195 'zext' 'zext_ln55_137' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1196 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1404 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_137" [src/conv1.cpp:55]   --->   Operation 1196 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1404' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1197 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1413 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_137" [src/conv1.cpp:55]   --->   Operation 1197 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1413' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1198 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1422 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_137" [src/conv1.cpp:55]   --->   Operation 1198 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1422' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1199 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1431 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1404" [src/conv1.cpp:55]   --->   Operation 1199 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1431' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 1200 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1432 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1413" [src/conv1.cpp:55]   --->   Operation 1200 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1432' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 1201 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1433 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1422" [src/conv1.cpp:55]   --->   Operation 1201 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1433' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 1202 [1/1] (0.00ns)   --->   "%shl_ln55_67 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_225, i3 0" [src/conv1.cpp:55]   --->   Operation 1202 'bitconcatenate' 'shl_ln55_67' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1203 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_69)   --->   "%mul_ln55_86 = mul i35 %sext_ln55_46, i35 %sext_ln38_36" [src/conv1.cpp:55]   --->   Operation 1203 'mul' 'mul_ln55_86' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1204 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_69 = add i35 %shl_ln55_67, i35 %mul_ln55_86" [src/conv1.cpp:55]   --->   Operation 1204 'add' 'add_ln55_69' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1205 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_70)   --->   "%mul_ln55_87 = mul i35 %sext_ln55_47, i35 %sext_ln38_37" [src/conv1.cpp:55]   --->   Operation 1205 'mul' 'mul_ln55_87' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1206 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_696 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1345" [src/conv1.cpp:55]   --->   Operation 1206 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_696' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 1207 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_697 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1354" [src/conv1.cpp:55]   --->   Operation 1207 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_697' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 1208 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_698 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1363" [src/conv1.cpp:55]   --->   Operation 1208 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_698' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 1209 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_654 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1196" [src/conv1.cpp:55]   --->   Operation 1209 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_654' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 1210 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_655 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1205" [src/conv1.cpp:55]   --->   Operation 1210 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_655' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 1211 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_656 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1214" [src/conv1.cpp:55]   --->   Operation 1211 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_656' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 1212 [1/1] (0.47ns)   --->   "%tmp_149 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_654, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_655, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_656, i2 %trunc_ln" [src/conv1.cpp:55]   --->   Operation 1212 'mux' 'tmp_149' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1213 [1/1] (0.00ns)   --->   "%sext_ln55_52 = sext i24 %tmp_149" [src/conv1.cpp:55]   --->   Operation 1213 'sext' 'sext_ln55_52' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1214 [1/1] (2.96ns)   --->   "%mul_ln55_92 = mul i35 %sext_ln55_52, i35 %sext_ln38_42" [src/conv1.cpp:55]   --->   Operation 1214 'mul' 'mul_ln55_92' <Predicate = (!icmp_ln38)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_232 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln55_92, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 1215 'partselect' 'tmp_232' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1216 [1/1] (0.00ns)   --->   "%shl_ln55_73 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_232, i3 0" [src/conv1.cpp:55]   --->   Operation 1216 'bitconcatenate' 'shl_ln55_73' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 1217 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_75)   --->   "%mul_ln55_93 = mul i35 %sext_ln55_53, i35 %sext_ln38_43" [src/conv1.cpp:55]   --->   Operation 1217 'mul' 'mul_ln55_93' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1218 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_75 = add i35 %shl_ln55_73, i35 %mul_ln55_93" [src/conv1.cpp:55]   --->   Operation 1218 'add' 'add_ln55_75' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1219 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_76)   --->   "%mul_ln55_94 = mul i35 %sext_ln55_54, i35 %sext_ln38_44" [src/conv1.cpp:55]   --->   Operation 1219 'mul' 'mul_ln55_94' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1220 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_630 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1227" [src/conv1.cpp:55]   --->   Operation 1220 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_630' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 1221 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_631 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1236" [src/conv1.cpp:55]   --->   Operation 1221 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_631' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 1222 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_632 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1245" [src/conv1.cpp:55]   --->   Operation 1222 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_632' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_21 : Operation 1223 [1/1] (0.47ns)   --->   "%tmp_159 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_630, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_631, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_632, i2 %trunc_ln2" [src/conv1.cpp:55]   --->   Operation 1223 'mux' 'tmp_159' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.70>
ST_22 : Operation 1224 [1/1] (0.76ns)   --->   "%empty_240 = add i8 %empty_224, i8 16" [src/conv1.cpp:38]   --->   Operation 1224 'add' 'empty_240' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1225 [1/1] (0.00ns)   --->   "%p_cast26 = zext i8 %empty_240" [src/conv1.cpp:38]   --->   Operation 1225 'zext' 'p_cast26' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1226 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_22 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast26" [src/conv1.cpp:38]   --->   Operation 1226 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_22' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1227 [1/1] (0.76ns)   --->   "%empty_253 = add i8 %empty_224, i8 29" [src/conv1.cpp:38]   --->   Operation 1227 'add' 'empty_253' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1228 [1/1] (0.00ns)   --->   "%p_cast39 = zext i8 %empty_253" [src/conv1.cpp:38]   --->   Operation 1228 'zext' 'p_cast39' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1229 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_35 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast39" [src/conv1.cpp:38]   --->   Operation 1229 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_35' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1230 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_103 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast26" [src/conv1.cpp:38]   --->   Operation 1230 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_103' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1231 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_116 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast39" [src/conv1.cpp:38]   --->   Operation 1231 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_116' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1232 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_184 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast26" [src/conv1.cpp:38]   --->   Operation 1232 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_184' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1233 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_197 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast39" [src/conv1.cpp:38]   --->   Operation 1233 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_197' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1234 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_294 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_21" [src/conv1.cpp:38]   --->   Operation 1234 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_294' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1235 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_295 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_102" [src/conv1.cpp:38]   --->   Operation 1235 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_295' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1236 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_296 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_183" [src/conv1.cpp:38]   --->   Operation 1236 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_296' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1237 [1/1] (0.47ns)   --->   "%tmp_62 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_294, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_295, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_296, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1237 'mux' 'tmp_62' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1238 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_297 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_22" [src/conv1.cpp:38]   --->   Operation 1238 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_297' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1239 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_298 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_103" [src/conv1.cpp:38]   --->   Operation 1239 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_298' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1240 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_299 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_184" [src/conv1.cpp:38]   --->   Operation 1240 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_299' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1241 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_315 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_28" [src/conv1.cpp:38]   --->   Operation 1241 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_315' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1242 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_316 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_109" [src/conv1.cpp:38]   --->   Operation 1242 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_316' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1243 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_317 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_190" [src/conv1.cpp:38]   --->   Operation 1243 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_317' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1244 [1/1] (0.47ns)   --->   "%tmp_69 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_315, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_316, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_317, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1244 'mux' 'tmp_69' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1245 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_336 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_35" [src/conv1.cpp:38]   --->   Operation 1245 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_336' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1246 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_337 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_116" [src/conv1.cpp:38]   --->   Operation 1246 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_337' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1247 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_338 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_197" [src/conv1.cpp:38]   --->   Operation 1247 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_338' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1248 [1/1] (0.76ns)   --->   "%empty_330 = add i8 %empty_314, i8 16" [src/conv1.cpp:38]   --->   Operation 1248 'add' 'empty_330' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1249 [1/1] (0.00ns)   --->   "%p_cast107 = zext i8 %empty_330" [src/conv1.cpp:38]   --->   Operation 1249 'zext' 'p_cast107' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1250 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_724 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast107" [src/conv1.cpp:38]   --->   Operation 1250 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_724' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1251 [1/1] (0.76ns)   --->   "%empty_343 = add i8 %empty_314, i8 29" [src/conv1.cpp:38]   --->   Operation 1251 'add' 'empty_343' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1252 [1/1] (0.00ns)   --->   "%p_cast120 = zext i8 %empty_343" [src/conv1.cpp:38]   --->   Operation 1252 'zext' 'p_cast120' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1253 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_737 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast120" [src/conv1.cpp:38]   --->   Operation 1253 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_737' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1254 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_805 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast107" [src/conv1.cpp:38]   --->   Operation 1254 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_805' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1255 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_818 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast120" [src/conv1.cpp:38]   --->   Operation 1255 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_818' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1256 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_886 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast107" [src/conv1.cpp:38]   --->   Operation 1256 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_886' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1257 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_899 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast120" [src/conv1.cpp:38]   --->   Operation 1257 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_899' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 1258 [1/1] (0.00ns)   --->   "%sext_ln38_31 = sext i12 %select_ln38_14" [src/conv1.cpp:38]   --->   Operation 1258 'sext' 'sext_ln38_31' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln38_38 = sext i12 %select_ln38_21" [src/conv1.cpp:38]   --->   Operation 1259 'sext' 'sext_ln38_38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1260 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_996 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_723" [src/conv1.cpp:38]   --->   Operation 1260 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_996' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1261 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_997 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_804" [src/conv1.cpp:38]   --->   Operation 1261 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_997' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1262 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_998 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_885" [src/conv1.cpp:38]   --->   Operation 1262 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_998' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1263 [1/1] (0.47ns)   --->   "%tmp_62_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_996, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_997, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_998, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1263 'mux' 'tmp_62_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1264 [1/1] (0.37ns)   --->   "%select_ln38_22 = select i1 %icmp_ln41, i12 %tmp_62_mid1, i12 %tmp_62" [src/conv1.cpp:38]   --->   Operation 1264 'select' 'select_ln38_22' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1265 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_999 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_724" [src/conv1.cpp:38]   --->   Operation 1265 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_999' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1266 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1000 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_805" [src/conv1.cpp:38]   --->   Operation 1266 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1000' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1267 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1001 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_886" [src/conv1.cpp:38]   --->   Operation 1267 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1001' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1268 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1017 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_730" [src/conv1.cpp:38]   --->   Operation 1268 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1017' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1269 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1018 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_811" [src/conv1.cpp:38]   --->   Operation 1269 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1018' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1270 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1019 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_892" [src/conv1.cpp:38]   --->   Operation 1270 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1019' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1271 [1/1] (0.47ns)   --->   "%tmp_69_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1017, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1018, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1019, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1271 'mux' 'tmp_69_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1272 [1/1] (0.37ns)   --->   "%select_ln38_29 = select i1 %icmp_ln41, i12 %tmp_69_mid1, i12 %tmp_69" [src/conv1.cpp:38]   --->   Operation 1272 'select' 'select_ln38_29' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1273 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1038 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_737" [src/conv1.cpp:38]   --->   Operation 1273 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1038' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1274 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1039 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_818" [src/conv1.cpp:38]   --->   Operation 1274 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1039' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1275 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1040 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_899" [src/conv1.cpp:38]   --->   Operation 1275 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1040' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_22 : Operation 1276 [1/1] (0.79ns)   --->   "%add_ln55_160 = add i11 %mul_ln55_157, i11 %zext_ln55_92" [src/conv1.cpp:55]   --->   Operation 1276 'add' 'add_ln55_160' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln55_95 = zext i11 %add_ln55_160" [src/conv1.cpp:55]   --->   Operation 1277 'zext' 'zext_ln55_95' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1278 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1286 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_95" [src/conv1.cpp:55]   --->   Operation 1278 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1286' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1279 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1295 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_95" [src/conv1.cpp:55]   --->   Operation 1279 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1295' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1280 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1304 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_95" [src/conv1.cpp:55]   --->   Operation 1280 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1304' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1281 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_64)   --->   "%mul_ln55_80 = mul i35 %sext_ln55_40, i35 %sext_ln38_30" [src/conv1.cpp:55]   --->   Operation 1281 'mul' 'mul_ln55_80' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1282 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1431 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1404" [src/conv1.cpp:55]   --->   Operation 1282 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1431' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 1283 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1432 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1413" [src/conv1.cpp:55]   --->   Operation 1283 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1432' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 1284 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1433 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1422" [src/conv1.cpp:55]   --->   Operation 1284 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1433' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 1285 [1/1] (0.47ns)   --->   "%tmp_135 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1431, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1432, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1433, i2 %trunc_ln55_7" [src/conv1.cpp:55]   --->   Operation 1285 'mux' 'tmp_135' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln55_41 = sext i24 %tmp_135" [src/conv1.cpp:55]   --->   Operation 1286 'sext' 'sext_ln55_41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1287 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_65)   --->   "%mul_ln55_81 = mul i35 %sext_ln55_41, i35 %sext_ln38_31" [src/conv1.cpp:55]   --->   Operation 1287 'mul' 'mul_ln55_81' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1288 [1/1] (0.00ns)   --->   "%zext_ln55_147 = zext i9 %urem_ln55_8" [src/conv1.cpp:55]   --->   Operation 1288 'zext' 'zext_ln55_147' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1289 [1/1] (0.79ns)   --->   "%add_ln55_203 = add i11 %mul_ln55_155, i11 %zext_ln55_147" [src/conv1.cpp:55]   --->   Operation 1289 'add' 'add_ln55_203' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1290 [1/1] (0.00ns)   --->   "%zext_ln55_148 = zext i11 %add_ln55_203" [src/conv1.cpp:55]   --->   Operation 1290 'zext' 'zext_ln55_148' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1291 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1434 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_148" [src/conv1.cpp:55]   --->   Operation 1291 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1434' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1292 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1443 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_148" [src/conv1.cpp:55]   --->   Operation 1292 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1443' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1293 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1452 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_148" [src/conv1.cpp:55]   --->   Operation 1293 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1452' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1294 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1461 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1434" [src/conv1.cpp:55]   --->   Operation 1294 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1461' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 1295 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1462 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1443" [src/conv1.cpp:55]   --->   Operation 1295 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1462' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 1296 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1463 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1452" [src/conv1.cpp:55]   --->   Operation 1296 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1463' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 1297 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_69 = add i35 %shl_ln55_67, i35 %mul_ln55_86" [src/conv1.cpp:55]   --->   Operation 1297 'add' 'add_ln55_69' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp_226 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_69, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 1298 'partselect' 'tmp_226' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1299 [1/1] (0.00ns)   --->   "%shl_ln55_68 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_226, i3 0" [src/conv1.cpp:55]   --->   Operation 1299 'bitconcatenate' 'shl_ln55_68' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1300 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_70)   --->   "%mul_ln55_87 = mul i35 %sext_ln55_47, i35 %sext_ln38_37" [src/conv1.cpp:55]   --->   Operation 1300 'mul' 'mul_ln55_87' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1301 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_70 = add i35 %shl_ln55_68, i35 %mul_ln55_87" [src/conv1.cpp:55]   --->   Operation 1301 'add' 'add_ln55_70' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1302 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_696 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1345" [src/conv1.cpp:55]   --->   Operation 1302 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_696' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 1303 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_697 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1354" [src/conv1.cpp:55]   --->   Operation 1303 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_697' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 1304 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_698 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1363" [src/conv1.cpp:55]   --->   Operation 1304 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_698' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 1305 [1/1] (0.47ns)   --->   "%tmp_145 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_696, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_697, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_698, i2 %trunc_ln55_5" [src/conv1.cpp:55]   --->   Operation 1305 'mux' 'tmp_145' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1306 [1/1] (0.00ns)   --->   "%sext_ln55_48 = sext i24 %tmp_145" [src/conv1.cpp:55]   --->   Operation 1306 'sext' 'sext_ln55_48' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1307 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_71)   --->   "%mul_ln55_88 = mul i35 %sext_ln55_48, i35 %sext_ln38_38" [src/conv1.cpp:55]   --->   Operation 1307 'mul' 'mul_ln55_88' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1308 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_75 = add i35 %shl_ln55_73, i35 %mul_ln55_93" [src/conv1.cpp:55]   --->   Operation 1308 'add' 'add_ln55_75' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1309 [1/1] (0.00ns)   --->   "%tmp_233 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_75, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 1309 'partselect' 'tmp_233' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1310 [1/1] (0.00ns)   --->   "%shl_ln55_74 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_233, i3 0" [src/conv1.cpp:55]   --->   Operation 1310 'bitconcatenate' 'shl_ln55_74' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 1311 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_76)   --->   "%mul_ln55_94 = mul i35 %sext_ln55_54, i35 %sext_ln38_44" [src/conv1.cpp:55]   --->   Operation 1311 'mul' 'mul_ln55_94' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1312 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_76 = add i35 %shl_ln55_74, i35 %mul_ln55_94" [src/conv1.cpp:55]   --->   Operation 1312 'add' 'add_ln55_76' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1313 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_663 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1286" [src/conv1.cpp:55]   --->   Operation 1313 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_663' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 1314 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_664 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1295" [src/conv1.cpp:55]   --->   Operation 1314 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_664' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_22 : Operation 1315 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_665 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1304" [src/conv1.cpp:55]   --->   Operation 1315 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_665' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 23 <SV = 22> <Delay = 2.70>
ST_23 : Operation 1316 [1/1] (0.76ns)   --->   "%empty_247 = add i8 %empty_224, i8 23" [src/conv1.cpp:38]   --->   Operation 1316 'add' 'empty_247' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1317 [1/1] (0.00ns)   --->   "%p_cast33 = zext i8 %empty_247" [src/conv1.cpp:38]   --->   Operation 1317 'zext' 'p_cast33' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1318 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_29 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast33" [src/conv1.cpp:38]   --->   Operation 1318 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_29' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1319 [1/1] (0.76ns)   --->   "%empty_251 = add i8 %empty_224, i8 27" [src/conv1.cpp:38]   --->   Operation 1319 'add' 'empty_251' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1320 [1/1] (0.00ns)   --->   "%p_cast37 = zext i8 %empty_251" [src/conv1.cpp:38]   --->   Operation 1320 'zext' 'p_cast37' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1321 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_33 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast37" [src/conv1.cpp:38]   --->   Operation 1321 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_33' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1322 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_110 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast33" [src/conv1.cpp:38]   --->   Operation 1322 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_110' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1323 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_114 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast37" [src/conv1.cpp:38]   --->   Operation 1323 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_114' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1324 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_191 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast33" [src/conv1.cpp:38]   --->   Operation 1324 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_191' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1325 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_195 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast37" [src/conv1.cpp:38]   --->   Operation 1325 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_195' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1326 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_297 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_22" [src/conv1.cpp:38]   --->   Operation 1326 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_297' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1327 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_298 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_103" [src/conv1.cpp:38]   --->   Operation 1327 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_298' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1328 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_299 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_184" [src/conv1.cpp:38]   --->   Operation 1328 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_299' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1329 [1/1] (0.47ns)   --->   "%tmp_63 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_297, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_298, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_299, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1329 'mux' 'tmp_63' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1330 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_318 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_29" [src/conv1.cpp:38]   --->   Operation 1330 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_318' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1331 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_319 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_110" [src/conv1.cpp:38]   --->   Operation 1331 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_319' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1332 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_320 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_191" [src/conv1.cpp:38]   --->   Operation 1332 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_320' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1333 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_330 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_33" [src/conv1.cpp:38]   --->   Operation 1333 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_330' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1334 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_331 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_114" [src/conv1.cpp:38]   --->   Operation 1334 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_331' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1335 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_332 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_195" [src/conv1.cpp:38]   --->   Operation 1335 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_332' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1336 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_336 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_35" [src/conv1.cpp:38]   --->   Operation 1336 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_336' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1337 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_337 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_116" [src/conv1.cpp:38]   --->   Operation 1337 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_337' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1338 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_338 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_197" [src/conv1.cpp:38]   --->   Operation 1338 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_338' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1339 [1/1] (0.47ns)   --->   "%tmp_76 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_336, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_337, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_338, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1339 'mux' 'tmp_76' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1340 [1/1] (0.76ns)   --->   "%empty_337 = add i8 %empty_314, i8 23" [src/conv1.cpp:38]   --->   Operation 1340 'add' 'empty_337' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1341 [1/1] (0.00ns)   --->   "%p_cast114 = zext i8 %empty_337" [src/conv1.cpp:38]   --->   Operation 1341 'zext' 'p_cast114' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1342 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_731 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast114" [src/conv1.cpp:38]   --->   Operation 1342 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_731' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1343 [1/1] (0.76ns)   --->   "%empty_341 = add i8 %empty_314, i8 27" [src/conv1.cpp:38]   --->   Operation 1343 'add' 'empty_341' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1344 [1/1] (0.00ns)   --->   "%p_cast118 = zext i8 %empty_341" [src/conv1.cpp:38]   --->   Operation 1344 'zext' 'p_cast118' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1345 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_735 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast118" [src/conv1.cpp:38]   --->   Operation 1345 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_735' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1346 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_812 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast114" [src/conv1.cpp:38]   --->   Operation 1346 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_812' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1347 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_816 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast118" [src/conv1.cpp:38]   --->   Operation 1347 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_816' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1348 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_893 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast114" [src/conv1.cpp:38]   --->   Operation 1348 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_893' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1349 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_897 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast118" [src/conv1.cpp:38]   --->   Operation 1349 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_897' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 1350 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_999 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_724" [src/conv1.cpp:38]   --->   Operation 1350 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_999' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1351 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1000 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_805" [src/conv1.cpp:38]   --->   Operation 1351 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1000' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1352 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1001 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_886" [src/conv1.cpp:38]   --->   Operation 1352 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1001' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1353 [1/1] (0.47ns)   --->   "%tmp_63_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_999, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1000, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1001, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1353 'mux' 'tmp_63_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1354 [1/1] (0.37ns)   --->   "%select_ln38_23 = select i1 %icmp_ln41, i12 %tmp_63_mid1, i12 %tmp_63" [src/conv1.cpp:38]   --->   Operation 1354 'select' 'select_ln38_23' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1355 [1/1] (0.00ns)   --->   "%sext_ln38_45 = sext i12 %select_ln38_28" [src/conv1.cpp:38]   --->   Operation 1355 'sext' 'sext_ln38_45' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1356 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1020 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_731" [src/conv1.cpp:38]   --->   Operation 1356 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1020' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1357 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1021 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_812" [src/conv1.cpp:38]   --->   Operation 1357 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1021' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1358 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1022 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_893" [src/conv1.cpp:38]   --->   Operation 1358 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1022' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1359 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1032 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_735" [src/conv1.cpp:38]   --->   Operation 1359 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1032' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1360 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1033 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_816" [src/conv1.cpp:38]   --->   Operation 1360 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1033' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1361 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1034 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_897" [src/conv1.cpp:38]   --->   Operation 1361 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1034' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln38_52 = sext i12 %select_ln38_35" [src/conv1.cpp:38]   --->   Operation 1362 'sext' 'sext_ln38_52' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1363 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1038 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_737" [src/conv1.cpp:38]   --->   Operation 1363 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1038' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1364 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1039 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_818" [src/conv1.cpp:38]   --->   Operation 1364 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1039' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1365 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1040 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_899" [src/conv1.cpp:38]   --->   Operation 1365 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1040' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_23 : Operation 1366 [1/1] (0.47ns)   --->   "%tmp_76_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1038, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1039, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1040, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1366 'mux' 'tmp_76_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1367 [1/1] (0.37ns)   --->   "%select_ln38_36 = select i1 %icmp_ln41, i12 %tmp_76_mid1, i12 %tmp_76" [src/conv1.cpp:38]   --->   Operation 1367 'select' 'select_ln38_36' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1368 [1/1] (0.79ns)   --->   "%add_ln55_169 = add i11 %mul_ln55_157, i11 %zext_ln55_103" [src/conv1.cpp:55]   --->   Operation 1368 'add' 'add_ln55_169' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1369 [1/1] (0.00ns)   --->   "%zext_ln55_106 = zext i11 %add_ln55_169" [src/conv1.cpp:55]   --->   Operation 1369 'zext' 'zext_ln55_106' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1370 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1316 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_106" [src/conv1.cpp:55]   --->   Operation 1370 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1316' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1371 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1325 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_106" [src/conv1.cpp:55]   --->   Operation 1371 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1325' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1372 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1334 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_106" [src/conv1.cpp:55]   --->   Operation 1372 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1334' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1373 [1/1] (0.79ns)   --->   "%add_ln55_186 = add i11 %mul_ln55_156, i11 %zext_ln55_125" [src/conv1.cpp:55]   --->   Operation 1373 'add' 'add_ln55_186' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1374 [1/1] (0.00ns)   --->   "%zext_ln55_127 = zext i11 %add_ln55_186" [src/conv1.cpp:55]   --->   Operation 1374 'zext' 'zext_ln55_127' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1375 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1375 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_127" [src/conv1.cpp:55]   --->   Operation 1375 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1375' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1376 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1384 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_127" [src/conv1.cpp:55]   --->   Operation 1376 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1384' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1377 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1393 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_127" [src/conv1.cpp:55]   --->   Operation 1377 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1393' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1378 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_64)   --->   "%mul_ln55_80 = mul i35 %sext_ln55_40, i35 %sext_ln38_30" [src/conv1.cpp:55]   --->   Operation 1378 'mul' 'mul_ln55_80' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1379 [1/1] (0.00ns)   --->   "%shl_ln55_62 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_193, i3 0" [src/conv1.cpp:55]   --->   Operation 1379 'bitconcatenate' 'shl_ln55_62' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1380 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_64 = add i35 %shl_ln55_62, i35 %mul_ln55_80" [src/conv1.cpp:55]   --->   Operation 1380 'add' 'add_ln55_64' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1381 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_65)   --->   "%mul_ln55_81 = mul i35 %sext_ln55_41, i35 %sext_ln38_31" [src/conv1.cpp:55]   --->   Operation 1381 'mul' 'mul_ln55_81' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1382 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1461 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1434" [src/conv1.cpp:55]   --->   Operation 1382 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1461' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1383 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1462 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1443" [src/conv1.cpp:55]   --->   Operation 1383 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1462' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1384 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1463 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1452" [src/conv1.cpp:55]   --->   Operation 1384 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1463' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1385 [1/1] (0.47ns)   --->   "%tmp_136 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1461, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1462, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1463, i2 %trunc_ln55_8" [src/conv1.cpp:55]   --->   Operation 1385 'mux' 'tmp_136' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1386 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_70 = add i35 %shl_ln55_68, i35 %mul_ln55_87" [src/conv1.cpp:55]   --->   Operation 1386 'add' 'add_ln55_70' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1387 [1/1] (0.00ns)   --->   "%tmp_227 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_70, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 1387 'partselect' 'tmp_227' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1388 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_71)   --->   "%mul_ln55_88 = mul i35 %sext_ln55_48, i35 %sext_ln38_38" [src/conv1.cpp:55]   --->   Operation 1388 'mul' 'mul_ln55_88' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1389 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_699 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1375" [src/conv1.cpp:55]   --->   Operation 1389 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_699' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1390 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_700 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1384" [src/conv1.cpp:55]   --->   Operation 1390 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_700' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1391 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_701 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1393" [src/conv1.cpp:55]   --->   Operation 1391 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_701' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1392 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_76 = add i35 %shl_ln55_74, i35 %mul_ln55_94" [src/conv1.cpp:55]   --->   Operation 1392 'add' 'add_ln55_76' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1393 [1/1] (0.00ns)   --->   "%tmp_234 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_76, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 1393 'partselect' 'tmp_234' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1394 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_663 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1286" [src/conv1.cpp:55]   --->   Operation 1394 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_663' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1395 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_664 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1295" [src/conv1.cpp:55]   --->   Operation 1395 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_664' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1396 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_665 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1304" [src/conv1.cpp:55]   --->   Operation 1396 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_665' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1397 [1/1] (0.47ns)   --->   "%tmp_152 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_663, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_664, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_665, i2 %trunc_ln55_3" [src/conv1.cpp:55]   --->   Operation 1397 'mux' 'tmp_152' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1398 [1/1] (0.00ns)   --->   "%sext_ln55_55 = sext i24 %tmp_152" [src/conv1.cpp:55]   --->   Operation 1398 'sext' 'sext_ln55_55' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1399 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_77)   --->   "%mul_ln55_95 = mul i35 %sext_ln55_55, i35 %sext_ln38_45" [src/conv1.cpp:55]   --->   Operation 1399 'mul' 'mul_ln55_95' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1400 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_666 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1316" [src/conv1.cpp:55]   --->   Operation 1400 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_666' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1401 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_667 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1325" [src/conv1.cpp:55]   --->   Operation 1401 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_667' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1402 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_668 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1334" [src/conv1.cpp:55]   --->   Operation 1402 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_668' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_23 : Operation 1403 [1/1] (0.00ns)   --->   "%sext_ln55_62 = sext i24 %tmp_159" [src/conv1.cpp:55]   --->   Operation 1403 'sext' 'sext_ln55_62' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 1404 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_83)   --->   "%mul_ln55_102 = mul i35 %sext_ln55_62, i35 %sext_ln38_52" [src/conv1.cpp:55]   --->   Operation 1404 'mul' 'mul_ln55_102' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 2.70>
ST_24 : Operation 1405 [1/1] (0.76ns)   --->   "%empty_254 = add i8 %empty_224, i8 30" [src/conv1.cpp:38]   --->   Operation 1405 'add' 'empty_254' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1406 [1/1] (0.00ns)   --->   "%p_cast40 = zext i8 %empty_254" [src/conv1.cpp:38]   --->   Operation 1406 'zext' 'p_cast40' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1407 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_36 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast40" [src/conv1.cpp:38]   --->   Operation 1407 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_36' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1408 [1/1] (0.76ns)   --->   "%empty_261 = add i8 %empty_224, i8 37" [src/conv1.cpp:38]   --->   Operation 1408 'add' 'empty_261' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1409 [1/1] (0.00ns)   --->   "%p_cast47 = zext i8 %empty_261" [src/conv1.cpp:38]   --->   Operation 1409 'zext' 'p_cast47' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1410 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_43 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast47" [src/conv1.cpp:38]   --->   Operation 1410 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1411 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_117 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast40" [src/conv1.cpp:38]   --->   Operation 1411 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_117' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1412 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_124 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast47" [src/conv1.cpp:38]   --->   Operation 1412 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_124' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1413 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_198 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast40" [src/conv1.cpp:38]   --->   Operation 1413 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_198' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1414 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_205 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast47" [src/conv1.cpp:38]   --->   Operation 1414 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_205' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1415 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_318 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_29" [src/conv1.cpp:38]   --->   Operation 1415 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_318' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1416 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_319 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_110" [src/conv1.cpp:38]   --->   Operation 1416 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_319' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1417 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_320 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_191" [src/conv1.cpp:38]   --->   Operation 1417 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_320' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1418 [1/1] (0.47ns)   --->   "%tmp_70 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_318, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_319, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_320, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1418 'mux' 'tmp_70' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1419 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_330 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_33" [src/conv1.cpp:38]   --->   Operation 1419 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_330' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1420 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_331 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_114" [src/conv1.cpp:38]   --->   Operation 1420 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_331' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1421 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_332 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_195" [src/conv1.cpp:38]   --->   Operation 1421 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_332' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1422 [1/1] (0.47ns)   --->   "%tmp_74 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_330, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_331, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_332, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1422 'mux' 'tmp_74' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1423 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_339 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_36" [src/conv1.cpp:38]   --->   Operation 1423 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_339' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1424 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_340 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_117" [src/conv1.cpp:38]   --->   Operation 1424 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_340' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1425 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_341 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_198" [src/conv1.cpp:38]   --->   Operation 1425 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_341' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1426 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_360 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_43" [src/conv1.cpp:38]   --->   Operation 1426 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_360' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1427 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_361 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_124" [src/conv1.cpp:38]   --->   Operation 1427 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_361' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1428 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_362 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_205" [src/conv1.cpp:38]   --->   Operation 1428 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_362' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1429 [1/1] (0.76ns)   --->   "%empty_344 = add i8 %empty_314, i8 30" [src/conv1.cpp:38]   --->   Operation 1429 'add' 'empty_344' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1430 [1/1] (0.00ns)   --->   "%p_cast121 = zext i8 %empty_344" [src/conv1.cpp:38]   --->   Operation 1430 'zext' 'p_cast121' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1431 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_738 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast121" [src/conv1.cpp:38]   --->   Operation 1431 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_738' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1432 [1/1] (0.76ns)   --->   "%empty_351 = add i8 %empty_314, i8 37" [src/conv1.cpp:38]   --->   Operation 1432 'add' 'empty_351' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1433 [1/1] (0.00ns)   --->   "%p_cast128 = zext i8 %empty_351" [src/conv1.cpp:38]   --->   Operation 1433 'zext' 'p_cast128' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1434 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_745 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast128" [src/conv1.cpp:38]   --->   Operation 1434 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_745' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1435 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_819 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast121" [src/conv1.cpp:38]   --->   Operation 1435 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_819' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1436 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_826 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast128" [src/conv1.cpp:38]   --->   Operation 1436 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_826' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1437 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_900 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast121" [src/conv1.cpp:38]   --->   Operation 1437 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_900' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1438 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_907 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast128" [src/conv1.cpp:38]   --->   Operation 1438 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_907' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln38_39 = sext i12 %select_ln38_22" [src/conv1.cpp:38]   --->   Operation 1439 'sext' 'sext_ln38_39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1440 [1/1] (0.00ns)   --->   "%sext_ln38_46 = sext i12 %select_ln38_29" [src/conv1.cpp:38]   --->   Operation 1440 'sext' 'sext_ln38_46' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1441 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1020 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_731" [src/conv1.cpp:38]   --->   Operation 1441 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1020' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1442 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1021 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_812" [src/conv1.cpp:38]   --->   Operation 1442 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1021' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1443 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1022 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_893" [src/conv1.cpp:38]   --->   Operation 1443 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1022' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1444 [1/1] (0.47ns)   --->   "%tmp_70_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1020, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1021, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1022, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1444 'mux' 'tmp_70_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1445 [1/1] (0.37ns)   --->   "%select_ln38_30 = select i1 %icmp_ln41, i12 %tmp_70_mid1, i12 %tmp_70" [src/conv1.cpp:38]   --->   Operation 1445 'select' 'select_ln38_30' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1446 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1032 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_735" [src/conv1.cpp:38]   --->   Operation 1446 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1032' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1447 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1033 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_816" [src/conv1.cpp:38]   --->   Operation 1447 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1033' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1448 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1034 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_897" [src/conv1.cpp:38]   --->   Operation 1448 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1034' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1449 [1/1] (0.47ns)   --->   "%tmp_74_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1032, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1033, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1034, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1449 'mux' 'tmp_74_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1450 [1/1] (0.37ns)   --->   "%select_ln38_34 = select i1 %icmp_ln41, i12 %tmp_74_mid1, i12 %tmp_74" [src/conv1.cpp:38]   --->   Operation 1450 'select' 'select_ln38_34' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1451 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1041 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_738" [src/conv1.cpp:38]   --->   Operation 1451 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1041' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1452 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1042 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_819" [src/conv1.cpp:38]   --->   Operation 1452 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1042' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1453 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1043 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_900" [src/conv1.cpp:38]   --->   Operation 1453 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1043' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1454 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1062 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_745" [src/conv1.cpp:38]   --->   Operation 1454 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1062' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1455 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1063 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_826" [src/conv1.cpp:38]   --->   Operation 1455 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1063' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1456 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1064 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_907" [src/conv1.cpp:38]   --->   Operation 1456 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1064' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_24 : Operation 1457 [1/1] (0.79ns)   --->   "%add_ln55_134 = add i11 %mul_ln55_158, i11 %zext_ln55_60" [src/conv1.cpp:55]   --->   Operation 1457 'add' 'add_ln55_134' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln55_64 = zext i11 %add_ln55_134" [src/conv1.cpp:55]   --->   Operation 1458 'zext' 'zext_ln55_64' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1459 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1197 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_64" [src/conv1.cpp:55]   --->   Operation 1459 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1197' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1460 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1206 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_64" [src/conv1.cpp:55]   --->   Operation 1460 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1206' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1461 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1215 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_64" [src/conv1.cpp:55]   --->   Operation 1461 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1215' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1462 [1/1] (0.79ns)   --->   "%add_ln55_152 = add i11 %mul_ln55_158, i11 %zext_ln55_81" [src/conv1.cpp:55]   --->   Operation 1462 'add' 'add_ln55_152' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1463 [1/1] (0.00ns)   --->   "%zext_ln55_85 = zext i11 %add_ln55_152" [src/conv1.cpp:55]   --->   Operation 1463 'zext' 'zext_ln55_85' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1464 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1257 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_85" [src/conv1.cpp:55]   --->   Operation 1464 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1257' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1465 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1266 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_85" [src/conv1.cpp:55]   --->   Operation 1465 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1266' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1466 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1275 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_85" [src/conv1.cpp:55]   --->   Operation 1466 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1275' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1467 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_64 = add i35 %shl_ln55_62, i35 %mul_ln55_80" [src/conv1.cpp:55]   --->   Operation 1467 'add' 'add_ln55_64' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1468 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_65)   --->   "%mul_ln55_81 = mul i35 %sext_ln55_41, i35 %sext_ln38_31" [src/conv1.cpp:55]   --->   Operation 1468 'mul' 'mul_ln55_81' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1469 [1/1] (0.00ns)   --->   "%tmp_221 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_64, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 1469 'partselect' 'tmp_221' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1470 [1/1] (0.00ns)   --->   "%shl_ln55_63 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_221, i3 0" [src/conv1.cpp:55]   --->   Operation 1470 'bitconcatenate' 'shl_ln55_63' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1471 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_65 = add i35 %shl_ln55_63, i35 %mul_ln55_81" [src/conv1.cpp:55]   --->   Operation 1471 'add' 'add_ln55_65' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1472 [1/1] (0.00ns)   --->   "%shl_ln55_69 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_227, i3 0" [src/conv1.cpp:55]   --->   Operation 1472 'bitconcatenate' 'shl_ln55_69' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1473 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_71)   --->   "%mul_ln55_88 = mul i35 %sext_ln55_48, i35 %sext_ln38_38" [src/conv1.cpp:55]   --->   Operation 1473 'mul' 'mul_ln55_88' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1474 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_71 = add i35 %shl_ln55_69, i35 %mul_ln55_88" [src/conv1.cpp:55]   --->   Operation 1474 'add' 'add_ln55_71' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1475 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_699 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1375" [src/conv1.cpp:55]   --->   Operation 1475 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_699' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1476 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_700 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1384" [src/conv1.cpp:55]   --->   Operation 1476 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_700' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1477 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_701 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1393" [src/conv1.cpp:55]   --->   Operation 1477 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_701' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1478 [1/1] (0.47ns)   --->   "%tmp_146 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_699, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_700, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_701, i2 %trunc_ln55_6" [src/conv1.cpp:55]   --->   Operation 1478 'mux' 'tmp_146' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1479 [1/1] (0.00ns)   --->   "%sext_ln55_49 = sext i24 %tmp_146" [src/conv1.cpp:55]   --->   Operation 1479 'sext' 'sext_ln55_49' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1480 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_72)   --->   "%mul_ln55_89 = mul i35 %sext_ln55_49, i35 %sext_ln38_39" [src/conv1.cpp:55]   --->   Operation 1480 'mul' 'mul_ln55_89' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1481 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_77)   --->   "%mul_ln55_95 = mul i35 %sext_ln55_55, i35 %sext_ln38_45" [src/conv1.cpp:55]   --->   Operation 1481 'mul' 'mul_ln55_95' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1482 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_666 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1316" [src/conv1.cpp:55]   --->   Operation 1482 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_666' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1483 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_667 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1325" [src/conv1.cpp:55]   --->   Operation 1483 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_667' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1484 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_668 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1334" [src/conv1.cpp:55]   --->   Operation 1484 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_668' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1485 [1/1] (0.47ns)   --->   "%tmp_153 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_666, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_667, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_668, i2 %trunc_ln55_4" [src/conv1.cpp:55]   --->   Operation 1485 'mux' 'tmp_153' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1486 [1/1] (0.00ns)   --->   "%sext_ln55_56 = sext i24 %tmp_153" [src/conv1.cpp:55]   --->   Operation 1486 'sext' 'sext_ln55_56' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 1487 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_78)   --->   "%mul_ln55_96 = mul i35 %sext_ln55_56, i35 %sext_ln38_46" [src/conv1.cpp:55]   --->   Operation 1487 'mul' 'mul_ln55_96' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1488 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_627 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1197" [src/conv1.cpp:55]   --->   Operation 1488 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_627' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1489 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_628 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1206" [src/conv1.cpp:55]   --->   Operation 1489 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_628' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1490 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_629 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1215" [src/conv1.cpp:55]   --->   Operation 1490 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_629' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1491 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_83)   --->   "%mul_ln55_102 = mul i35 %sext_ln55_62, i35 %sext_ln38_52" [src/conv1.cpp:55]   --->   Operation 1491 'mul' 'mul_ln55_102' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1492 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_633 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1257" [src/conv1.cpp:55]   --->   Operation 1492 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_633' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1493 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_634 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1266" [src/conv1.cpp:55]   --->   Operation 1493 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_634' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_24 : Operation 1494 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_635 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1275" [src/conv1.cpp:55]   --->   Operation 1494 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_635' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 25 <SV = 24> <Delay = 5.32>
ST_25 : Operation 1495 [1/1] (0.76ns)   --->   "%empty_241 = add i8 %empty_224, i8 17" [src/conv1.cpp:38]   --->   Operation 1495 'add' 'empty_241' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1496 [1/1] (0.00ns)   --->   "%p_cast27 = zext i8 %empty_241" [src/conv1.cpp:38]   --->   Operation 1496 'zext' 'p_cast27' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1497 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_23 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast27" [src/conv1.cpp:38]   --->   Operation 1497 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_23' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1498 [1/1] (0.76ns)   --->   "%empty_248 = add i8 %empty_224, i8 24" [src/conv1.cpp:38]   --->   Operation 1498 'add' 'empty_248' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1499 [1/1] (0.00ns)   --->   "%p_cast34 = zext i8 %empty_248" [src/conv1.cpp:38]   --->   Operation 1499 'zext' 'p_cast34' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1500 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_30 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast34" [src/conv1.cpp:38]   --->   Operation 1500 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_30' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1501 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_104 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast27" [src/conv1.cpp:38]   --->   Operation 1501 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_104' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1502 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_111 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast34" [src/conv1.cpp:38]   --->   Operation 1502 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_111' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1503 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_185 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast27" [src/conv1.cpp:38]   --->   Operation 1503 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_185' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1504 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_192 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast34" [src/conv1.cpp:38]   --->   Operation 1504 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_192' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1505 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_300 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_23" [src/conv1.cpp:38]   --->   Operation 1505 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_300' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1506 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_301 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_104" [src/conv1.cpp:38]   --->   Operation 1506 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_301' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1507 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_302 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_185" [src/conv1.cpp:38]   --->   Operation 1507 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_302' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1508 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_321 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_30" [src/conv1.cpp:38]   --->   Operation 1508 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_321' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1509 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_322 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_111" [src/conv1.cpp:38]   --->   Operation 1509 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_322' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1510 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_323 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_192" [src/conv1.cpp:38]   --->   Operation 1510 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_323' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1511 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_339 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_36" [src/conv1.cpp:38]   --->   Operation 1511 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_339' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1512 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_340 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_117" [src/conv1.cpp:38]   --->   Operation 1512 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_340' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1513 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_341 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_198" [src/conv1.cpp:38]   --->   Operation 1513 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_341' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1514 [1/1] (0.47ns)   --->   "%tmp_77 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_339, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_340, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_341, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1514 'mux' 'tmp_77' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1515 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_360 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_43" [src/conv1.cpp:38]   --->   Operation 1515 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_360' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1516 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_361 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_124" [src/conv1.cpp:38]   --->   Operation 1516 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_361' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1517 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_362 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_205" [src/conv1.cpp:38]   --->   Operation 1517 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_362' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1518 [1/1] (0.47ns)   --->   "%tmp_84 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_360, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_361, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_362, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1518 'mux' 'tmp_84' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1519 [1/1] (0.76ns)   --->   "%empty_331 = add i8 %empty_314, i8 17" [src/conv1.cpp:38]   --->   Operation 1519 'add' 'empty_331' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1520 [1/1] (0.00ns)   --->   "%p_cast108 = zext i8 %empty_331" [src/conv1.cpp:38]   --->   Operation 1520 'zext' 'p_cast108' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1521 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_725 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast108" [src/conv1.cpp:38]   --->   Operation 1521 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_725' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1522 [1/1] (0.76ns)   --->   "%empty_338 = add i8 %empty_314, i8 24" [src/conv1.cpp:38]   --->   Operation 1522 'add' 'empty_338' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1523 [1/1] (0.00ns)   --->   "%p_cast115 = zext i8 %empty_338" [src/conv1.cpp:38]   --->   Operation 1523 'zext' 'p_cast115' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1524 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_732 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast115" [src/conv1.cpp:38]   --->   Operation 1524 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_732' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1525 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_806 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast108" [src/conv1.cpp:38]   --->   Operation 1525 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_806' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1526 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_813 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast115" [src/conv1.cpp:38]   --->   Operation 1526 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_813' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1527 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_887 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast108" [src/conv1.cpp:38]   --->   Operation 1527 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_887' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1528 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_894 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast115" [src/conv1.cpp:38]   --->   Operation 1528 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_894' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 1529 [1/1] (0.00ns)   --->   "%sext_ln38_32 = sext i12 %select_ln38_15" [src/conv1.cpp:38]   --->   Operation 1529 'sext' 'sext_ln38_32' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1530 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1002 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_725" [src/conv1.cpp:38]   --->   Operation 1530 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1002' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1531 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1003 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_806" [src/conv1.cpp:38]   --->   Operation 1531 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1003' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1532 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1004 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_887" [src/conv1.cpp:38]   --->   Operation 1532 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1004' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1533 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1023 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_732" [src/conv1.cpp:38]   --->   Operation 1533 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1023' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1534 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1024 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_813" [src/conv1.cpp:38]   --->   Operation 1534 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1024' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1535 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1025 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_894" [src/conv1.cpp:38]   --->   Operation 1535 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1025' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1536 [1/1] (0.00ns)   --->   "%sext_ln38_51 = sext i12 %select_ln38_34" [src/conv1.cpp:38]   --->   Operation 1536 'sext' 'sext_ln38_51' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1537 [1/1] (0.00ns)   --->   "%sext_ln38_53 = sext i12 %select_ln38_36" [src/conv1.cpp:38]   --->   Operation 1537 'sext' 'sext_ln38_53' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1538 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1041 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_738" [src/conv1.cpp:38]   --->   Operation 1538 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1041' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1539 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1042 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_819" [src/conv1.cpp:38]   --->   Operation 1539 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1042' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1540 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1043 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_900" [src/conv1.cpp:38]   --->   Operation 1540 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1043' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1541 [1/1] (0.47ns)   --->   "%tmp_77_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1041, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1042, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1043, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1541 'mux' 'tmp_77_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1542 [1/1] (0.37ns)   --->   "%select_ln38_37 = select i1 %icmp_ln41, i12 %tmp_77_mid1, i12 %tmp_77" [src/conv1.cpp:38]   --->   Operation 1542 'select' 'select_ln38_37' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1543 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1062 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_745" [src/conv1.cpp:38]   --->   Operation 1543 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1062' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1544 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1063 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_826" [src/conv1.cpp:38]   --->   Operation 1544 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1063' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1545 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1064 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_907" [src/conv1.cpp:38]   --->   Operation 1545 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1064' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_25 : Operation 1546 [1/1] (0.47ns)   --->   "%tmp_84_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1062, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1063, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1064, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1546 'mux' 'tmp_84_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1547 [1/1] (0.37ns)   --->   "%select_ln38_44 = select i1 %icmp_ln41, i12 %tmp_84_mid1, i12 %tmp_84" [src/conv1.cpp:38]   --->   Operation 1547 'select' 'select_ln38_44' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1548 [1/1] (0.79ns)   --->   "%add_ln55_144 = add i11 %mul_ln55_159, i11 %zext_ln55_70" [src/conv1.cpp:55]   --->   Operation 1548 'add' 'add_ln55_144' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1549 [1/1] (0.00ns)   --->   "%zext_ln55_75 = zext i11 %add_ln55_144" [src/conv1.cpp:55]   --->   Operation 1549 'zext' 'zext_ln55_75' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1550 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1228 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_75" [src/conv1.cpp:55]   --->   Operation 1550 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1228' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1551 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1237 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_75" [src/conv1.cpp:55]   --->   Operation 1551 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1237' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1552 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1246 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_75" [src/conv1.cpp:55]   --->   Operation 1552 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1246' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1553 [1/1] (0.79ns)   --->   "%add_ln55_195 = add i11 %mul_ln55_156, i11 %zext_ln55_136" [src/conv1.cpp:55]   --->   Operation 1553 'add' 'add_ln55_195' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1554 [1/1] (0.00ns)   --->   "%zext_ln55_138 = zext i11 %add_ln55_195" [src/conv1.cpp:55]   --->   Operation 1554 'zext' 'zext_ln55_138' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1555 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1405 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_138" [src/conv1.cpp:55]   --->   Operation 1555 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1405' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1556 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1414 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_138" [src/conv1.cpp:55]   --->   Operation 1556 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1414' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1557 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1423 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_138" [src/conv1.cpp:55]   --->   Operation 1557 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1423' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1558 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_65 = add i35 %shl_ln55_63, i35 %mul_ln55_81" [src/conv1.cpp:55]   --->   Operation 1558 'add' 'add_ln55_65' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1559 [1/1] (0.00ns)   --->   "%sext_ln55_42 = sext i24 %tmp_136" [src/conv1.cpp:55]   --->   Operation 1559 'sext' 'sext_ln55_42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1560 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_66)   --->   "%mul_ln55_82 = mul i35 %sext_ln55_42, i35 %sext_ln38_32" [src/conv1.cpp:55]   --->   Operation 1560 'mul' 'mul_ln55_82' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1561 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_65, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 1561 'partselect' 'tmp_222' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1562 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_71 = add i35 %shl_ln55_69, i35 %mul_ln55_88" [src/conv1.cpp:55]   --->   Operation 1562 'add' 'add_ln55_71' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1563 [1/1] (0.00ns)   --->   "%tmp_228 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_71, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 1563 'partselect' 'tmp_228' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1564 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_72)   --->   "%mul_ln55_89 = mul i35 %sext_ln55_49, i35 %sext_ln38_39" [src/conv1.cpp:55]   --->   Operation 1564 'mul' 'mul_ln55_89' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1565 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_702 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1405" [src/conv1.cpp:55]   --->   Operation 1565 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_702' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1566 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_703 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1414" [src/conv1.cpp:55]   --->   Operation 1566 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_703' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1567 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_704 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1423" [src/conv1.cpp:55]   --->   Operation 1567 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_704' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1568 [1/1] (0.00ns)   --->   "%shl_ln55_75 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_234, i3 0" [src/conv1.cpp:55]   --->   Operation 1568 'bitconcatenate' 'shl_ln55_75' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1569 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_77)   --->   "%mul_ln55_95 = mul i35 %sext_ln55_55, i35 %sext_ln38_45" [src/conv1.cpp:55]   --->   Operation 1569 'mul' 'mul_ln55_95' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1570 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_77 = add i35 %shl_ln55_75, i35 %mul_ln55_95" [src/conv1.cpp:55]   --->   Operation 1570 'add' 'add_ln55_77' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1571 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_78)   --->   "%mul_ln55_96 = mul i35 %sext_ln55_56, i35 %sext_ln38_46" [src/conv1.cpp:55]   --->   Operation 1571 'mul' 'mul_ln55_96' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1572 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_627 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1197" [src/conv1.cpp:55]   --->   Operation 1572 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_627' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1573 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_628 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1206" [src/conv1.cpp:55]   --->   Operation 1573 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_628' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1574 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_629 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1215" [src/conv1.cpp:55]   --->   Operation 1574 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_629' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1575 [1/1] (0.47ns)   --->   "%tmp_158 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_627, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_628, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_629, i2 %trunc_ln" [src/conv1.cpp:55]   --->   Operation 1575 'mux' 'tmp_158' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1576 [1/1] (0.00ns)   --->   "%sext_ln55_61 = sext i24 %tmp_158" [src/conv1.cpp:55]   --->   Operation 1576 'sext' 'sext_ln55_61' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1577 [1/1] (2.96ns)   --->   "%mul_ln55_101 = mul i35 %sext_ln55_61, i35 %sext_ln38_51" [src/conv1.cpp:55]   --->   Operation 1577 'mul' 'mul_ln55_101' <Predicate = (!icmp_ln38)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1578 [1/1] (0.00ns)   --->   "%tmp_241 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln55_101, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 1578 'partselect' 'tmp_241' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1579 [1/1] (0.00ns)   --->   "%shl_ln55_81 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_241, i3 0" [src/conv1.cpp:55]   --->   Operation 1579 'bitconcatenate' 'shl_ln55_81' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1580 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_83)   --->   "%mul_ln55_102 = mul i35 %sext_ln55_62, i35 %sext_ln38_52" [src/conv1.cpp:55]   --->   Operation 1580 'mul' 'mul_ln55_102' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1581 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_83 = add i35 %shl_ln55_81, i35 %mul_ln55_102" [src/conv1.cpp:55]   --->   Operation 1581 'add' 'add_ln55_83' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1582 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_633 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1257" [src/conv1.cpp:55]   --->   Operation 1582 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_633' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1583 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_634 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1266" [src/conv1.cpp:55]   --->   Operation 1583 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_634' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1584 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_635 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1275" [src/conv1.cpp:55]   --->   Operation 1584 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_635' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1585 [1/1] (0.47ns)   --->   "%tmp_160 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_633, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_634, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_635, i2 %trunc_ln55_2" [src/conv1.cpp:55]   --->   Operation 1585 'mux' 'tmp_160' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1586 [1/1] (0.00ns)   --->   "%sext_ln55_63 = sext i24 %tmp_160" [src/conv1.cpp:55]   --->   Operation 1586 'sext' 'sext_ln55_63' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 1587 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_84)   --->   "%mul_ln55_103 = mul i35 %sext_ln55_63, i35 %sext_ln38_53" [src/conv1.cpp:55]   --->   Operation 1587 'mul' 'mul_ln55_103' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1588 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_603 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1228" [src/conv1.cpp:55]   --->   Operation 1588 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_603' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1589 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_604 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1237" [src/conv1.cpp:55]   --->   Operation 1589 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_604' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_25 : Operation 1590 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_605 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1246" [src/conv1.cpp:55]   --->   Operation 1590 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_605' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 26 <SV = 25> <Delay = 2.70>
ST_26 : Operation 1591 [1/1] (0.76ns)   --->   "%empty_255 = add i8 %empty_224, i8 31" [src/conv1.cpp:38]   --->   Operation 1591 'add' 'empty_255' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1592 [1/1] (0.00ns)   --->   "%p_cast41 = zext i8 %empty_255" [src/conv1.cpp:38]   --->   Operation 1592 'zext' 'p_cast41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1593 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_37 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast41" [src/conv1.cpp:38]   --->   Operation 1593 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_37' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1594 [1/1] (0.76ns)   --->   "%empty_262 = add i8 %empty_224, i8 38" [src/conv1.cpp:38]   --->   Operation 1594 'add' 'empty_262' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1595 [1/1] (0.00ns)   --->   "%p_cast48 = zext i8 %empty_262" [src/conv1.cpp:38]   --->   Operation 1595 'zext' 'p_cast48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1596 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_44 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast48" [src/conv1.cpp:38]   --->   Operation 1596 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1597 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_118 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast41" [src/conv1.cpp:38]   --->   Operation 1597 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_118' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1598 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_125 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast48" [src/conv1.cpp:38]   --->   Operation 1598 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_125' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1599 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_199 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast41" [src/conv1.cpp:38]   --->   Operation 1599 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_199' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1600 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_206 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast48" [src/conv1.cpp:38]   --->   Operation 1600 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_206' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1601 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_300 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_23" [src/conv1.cpp:38]   --->   Operation 1601 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_300' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1602 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_301 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_104" [src/conv1.cpp:38]   --->   Operation 1602 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_301' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1603 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_302 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_185" [src/conv1.cpp:38]   --->   Operation 1603 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_302' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1604 [1/1] (0.47ns)   --->   "%tmp_64 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_300, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_301, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_302, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1604 'mux' 'tmp_64' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1605 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_321 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_30" [src/conv1.cpp:38]   --->   Operation 1605 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_321' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1606 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_322 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_111" [src/conv1.cpp:38]   --->   Operation 1606 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_322' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1607 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_323 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_192" [src/conv1.cpp:38]   --->   Operation 1607 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_323' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1608 [1/1] (0.47ns)   --->   "%tmp_71 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_321, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_322, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_323, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1608 'mux' 'tmp_71' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1609 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_342 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_37" [src/conv1.cpp:38]   --->   Operation 1609 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_342' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1610 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_343 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_118" [src/conv1.cpp:38]   --->   Operation 1610 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_343' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1611 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_344 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_199" [src/conv1.cpp:38]   --->   Operation 1611 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_344' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1612 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_363 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_44" [src/conv1.cpp:38]   --->   Operation 1612 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_363' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1613 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_364 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_125" [src/conv1.cpp:38]   --->   Operation 1613 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_364' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1614 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_365 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_206" [src/conv1.cpp:38]   --->   Operation 1614 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_365' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1615 [1/1] (0.76ns)   --->   "%empty_345 = add i8 %empty_314, i8 31" [src/conv1.cpp:38]   --->   Operation 1615 'add' 'empty_345' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1616 [1/1] (0.00ns)   --->   "%p_cast122 = zext i8 %empty_345" [src/conv1.cpp:38]   --->   Operation 1616 'zext' 'p_cast122' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1617 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_739 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast122" [src/conv1.cpp:38]   --->   Operation 1617 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_739' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1618 [1/1] (0.76ns)   --->   "%empty_352 = add i8 %empty_314, i8 38" [src/conv1.cpp:38]   --->   Operation 1618 'add' 'empty_352' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1619 [1/1] (0.00ns)   --->   "%p_cast129 = zext i8 %empty_352" [src/conv1.cpp:38]   --->   Operation 1619 'zext' 'p_cast129' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1620 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_746 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast129" [src/conv1.cpp:38]   --->   Operation 1620 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_746' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1621 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_820 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast122" [src/conv1.cpp:38]   --->   Operation 1621 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_820' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1622 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_827 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast129" [src/conv1.cpp:38]   --->   Operation 1622 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_827' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1623 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_901 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast122" [src/conv1.cpp:38]   --->   Operation 1623 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_901' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1624 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_908 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast129" [src/conv1.cpp:38]   --->   Operation 1624 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_908' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 1625 [1/1] (0.00ns)   --->   "%sext_ln38_40 = sext i12 %select_ln38_23" [src/conv1.cpp:38]   --->   Operation 1625 'sext' 'sext_ln38_40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1626 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1002 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_725" [src/conv1.cpp:38]   --->   Operation 1626 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1002' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1627 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1003 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_806" [src/conv1.cpp:38]   --->   Operation 1627 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1003' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1628 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1004 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_887" [src/conv1.cpp:38]   --->   Operation 1628 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1004' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1629 [1/1] (0.47ns)   --->   "%tmp_64_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1002, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1003, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1004, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1629 'mux' 'tmp_64_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1630 [1/1] (0.37ns)   --->   "%select_ln38_24 = select i1 %icmp_ln41, i12 %tmp_64_mid1, i12 %tmp_64" [src/conv1.cpp:38]   --->   Operation 1630 'select' 'select_ln38_24' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1631 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1023 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_732" [src/conv1.cpp:38]   --->   Operation 1631 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1023' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1632 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1024 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_813" [src/conv1.cpp:38]   --->   Operation 1632 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1024' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1633 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1025 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_894" [src/conv1.cpp:38]   --->   Operation 1633 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1025' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1634 [1/1] (0.47ns)   --->   "%tmp_71_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1023, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1024, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1025, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1634 'mux' 'tmp_71_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1635 [1/1] (0.37ns)   --->   "%select_ln38_31 = select i1 %icmp_ln41, i12 %tmp_71_mid1, i12 %tmp_71" [src/conv1.cpp:38]   --->   Operation 1635 'select' 'select_ln38_31' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1636 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1044 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_739" [src/conv1.cpp:38]   --->   Operation 1636 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1044' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1637 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1045 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_820" [src/conv1.cpp:38]   --->   Operation 1637 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1045' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1638 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1046 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_901" [src/conv1.cpp:38]   --->   Operation 1638 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1046' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1639 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1065 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_746" [src/conv1.cpp:38]   --->   Operation 1639 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1065' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1640 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1066 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_827" [src/conv1.cpp:38]   --->   Operation 1640 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1066' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1641 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1067 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_908" [src/conv1.cpp:38]   --->   Operation 1641 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1067' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_26 : Operation 1642 [1/1] (0.79ns)   --->   "%add_ln55_161 = add i11 %mul_ln55_158, i11 %zext_ln55_92" [src/conv1.cpp:55]   --->   Operation 1642 'add' 'add_ln55_161' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1643 [1/1] (0.00ns)   --->   "%zext_ln55_96 = zext i11 %add_ln55_161" [src/conv1.cpp:55]   --->   Operation 1643 'zext' 'zext_ln55_96' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1644 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1287 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_96" [src/conv1.cpp:55]   --->   Operation 1644 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1287' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1645 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1296 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_96" [src/conv1.cpp:55]   --->   Operation 1645 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1296' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1646 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1305 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_96" [src/conv1.cpp:55]   --->   Operation 1646 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1305' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1647 [1/1] (0.79ns)   --->   "%add_ln55_178 = add i11 %mul_ln55_157, i11 %zext_ln55_114" [src/conv1.cpp:55]   --->   Operation 1647 'add' 'add_ln55_178' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1648 [1/1] (0.00ns)   --->   "%zext_ln55_117 = zext i11 %add_ln55_178" [src/conv1.cpp:55]   --->   Operation 1648 'zext' 'zext_ln55_117' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1649 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1346 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_117" [src/conv1.cpp:55]   --->   Operation 1649 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1346' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1650 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1355 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_117" [src/conv1.cpp:55]   --->   Operation 1650 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1355' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1651 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1364 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_117" [src/conv1.cpp:55]   --->   Operation 1651 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1364' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1652 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_66)   --->   "%mul_ln55_82 = mul i35 %sext_ln55_42, i35 %sext_ln38_32" [src/conv1.cpp:55]   --->   Operation 1652 'mul' 'mul_ln55_82' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1653 [1/1] (0.00ns)   --->   "%shl_ln55_70 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_228, i3 0" [src/conv1.cpp:55]   --->   Operation 1653 'bitconcatenate' 'shl_ln55_70' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1654 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_72)   --->   "%mul_ln55_89 = mul i35 %sext_ln55_49, i35 %sext_ln38_39" [src/conv1.cpp:55]   --->   Operation 1654 'mul' 'mul_ln55_89' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1655 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_72 = add i35 %shl_ln55_70, i35 %mul_ln55_89" [src/conv1.cpp:55]   --->   Operation 1655 'add' 'add_ln55_72' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1656 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_702 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1405" [src/conv1.cpp:55]   --->   Operation 1656 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_702' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1657 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_703 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1414" [src/conv1.cpp:55]   --->   Operation 1657 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_703' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1658 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_704 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1423" [src/conv1.cpp:55]   --->   Operation 1658 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_704' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1659 [1/1] (0.47ns)   --->   "%tmp_147 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_702, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_703, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_704, i2 %trunc_ln55_7" [src/conv1.cpp:55]   --->   Operation 1659 'mux' 'tmp_147' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1660 [1/1] (0.00ns)   --->   "%sext_ln55_50 = sext i24 %tmp_147" [src/conv1.cpp:55]   --->   Operation 1660 'sext' 'sext_ln55_50' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1661 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_73)   --->   "%mul_ln55_90 = mul i35 %sext_ln55_50, i35 %sext_ln38_40" [src/conv1.cpp:55]   --->   Operation 1661 'mul' 'mul_ln55_90' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1662 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_77 = add i35 %shl_ln55_75, i35 %mul_ln55_95" [src/conv1.cpp:55]   --->   Operation 1662 'add' 'add_ln55_77' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1663 [1/1] (0.00ns)   --->   "%tmp_235 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_77, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 1663 'partselect' 'tmp_235' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1664 [1/1] (0.00ns)   --->   "%shl_ln55_76 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_235, i3 0" [src/conv1.cpp:55]   --->   Operation 1664 'bitconcatenate' 'shl_ln55_76' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1665 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_78)   --->   "%mul_ln55_96 = mul i35 %sext_ln55_56, i35 %sext_ln38_46" [src/conv1.cpp:55]   --->   Operation 1665 'mul' 'mul_ln55_96' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1666 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_78 = add i35 %shl_ln55_76, i35 %mul_ln55_96" [src/conv1.cpp:55]   --->   Operation 1666 'add' 'add_ln55_78' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1667 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_669 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1346" [src/conv1.cpp:55]   --->   Operation 1667 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_669' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1668 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_670 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1355" [src/conv1.cpp:55]   --->   Operation 1668 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_670' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1669 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_671 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1364" [src/conv1.cpp:55]   --->   Operation 1669 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_671' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1670 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_83 = add i35 %shl_ln55_81, i35 %mul_ln55_102" [src/conv1.cpp:55]   --->   Operation 1670 'add' 'add_ln55_83' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1671 [1/1] (0.00ns)   --->   "%tmp_242 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_83, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 1671 'partselect' 'tmp_242' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 1672 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_84)   --->   "%mul_ln55_103 = mul i35 %sext_ln55_63, i35 %sext_ln38_53" [src/conv1.cpp:55]   --->   Operation 1672 'mul' 'mul_ln55_103' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1673 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_636 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1287" [src/conv1.cpp:55]   --->   Operation 1673 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_636' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1674 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_637 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1296" [src/conv1.cpp:55]   --->   Operation 1674 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_637' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1675 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_638 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1305" [src/conv1.cpp:55]   --->   Operation 1675 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_638' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1676 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_603 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1228" [src/conv1.cpp:55]   --->   Operation 1676 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_603' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1677 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_604 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1237" [src/conv1.cpp:55]   --->   Operation 1677 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_604' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1678 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_605 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1246" [src/conv1.cpp:55]   --->   Operation 1678 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_605' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 1679 [1/1] (0.47ns)   --->   "%tmp_168 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_603, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_604, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_605, i2 %trunc_ln2" [src/conv1.cpp:55]   --->   Operation 1679 'mux' 'tmp_168' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.70>
ST_27 : Operation 1680 [1/1] (0.76ns)   --->   "%empty_249 = add i8 %empty_224, i8 25" [src/conv1.cpp:38]   --->   Operation 1680 'add' 'empty_249' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1681 [1/1] (0.00ns)   --->   "%p_cast35 = zext i8 %empty_249" [src/conv1.cpp:38]   --->   Operation 1681 'zext' 'p_cast35' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1682 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_31 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast35" [src/conv1.cpp:38]   --->   Operation 1682 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_31' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1683 [1/1] (0.76ns)   --->   "%empty_256 = add i8 %empty_224, i8 32" [src/conv1.cpp:38]   --->   Operation 1683 'add' 'empty_256' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1684 [1/1] (0.00ns)   --->   "%p_cast42 = zext i8 %empty_256" [src/conv1.cpp:38]   --->   Operation 1684 'zext' 'p_cast42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1685 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_38 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast42" [src/conv1.cpp:38]   --->   Operation 1685 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_38' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1686 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_112 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast35" [src/conv1.cpp:38]   --->   Operation 1686 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_112' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1687 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_119 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast42" [src/conv1.cpp:38]   --->   Operation 1687 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_119' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1688 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_193 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast35" [src/conv1.cpp:38]   --->   Operation 1688 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_193' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1689 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_200 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast42" [src/conv1.cpp:38]   --->   Operation 1689 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_200' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1690 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_324 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_31" [src/conv1.cpp:38]   --->   Operation 1690 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_324' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1691 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_325 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_112" [src/conv1.cpp:38]   --->   Operation 1691 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_325' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1692 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_326 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_193" [src/conv1.cpp:38]   --->   Operation 1692 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_326' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1693 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_342 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_37" [src/conv1.cpp:38]   --->   Operation 1693 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_342' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1694 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_343 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_118" [src/conv1.cpp:38]   --->   Operation 1694 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_343' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1695 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_344 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_199" [src/conv1.cpp:38]   --->   Operation 1695 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_344' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1696 [1/1] (0.47ns)   --->   "%tmp_78 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_342, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_343, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_344, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1696 'mux' 'tmp_78' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1697 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_345 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_38" [src/conv1.cpp:38]   --->   Operation 1697 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_345' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1698 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_346 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_119" [src/conv1.cpp:38]   --->   Operation 1698 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_346' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1699 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_347 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_200" [src/conv1.cpp:38]   --->   Operation 1699 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_347' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1700 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_363 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_44" [src/conv1.cpp:38]   --->   Operation 1700 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_363' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1701 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_364 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_125" [src/conv1.cpp:38]   --->   Operation 1701 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_364' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1702 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_365 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_206" [src/conv1.cpp:38]   --->   Operation 1702 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_365' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1703 [1/1] (0.47ns)   --->   "%tmp_85 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_363, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_364, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_365, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1703 'mux' 'tmp_85' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1704 [1/1] (0.76ns)   --->   "%empty_339 = add i8 %empty_314, i8 25" [src/conv1.cpp:38]   --->   Operation 1704 'add' 'empty_339' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1705 [1/1] (0.00ns)   --->   "%p_cast116 = zext i8 %empty_339" [src/conv1.cpp:38]   --->   Operation 1705 'zext' 'p_cast116' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1706 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_733 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast116" [src/conv1.cpp:38]   --->   Operation 1706 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_733' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1707 [1/1] (0.76ns)   --->   "%empty_346 = add i8 %empty_314, i8 32" [src/conv1.cpp:38]   --->   Operation 1707 'add' 'empty_346' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1708 [1/1] (0.00ns)   --->   "%p_cast123 = zext i8 %empty_346" [src/conv1.cpp:38]   --->   Operation 1708 'zext' 'p_cast123' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1709 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_740 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast123" [src/conv1.cpp:38]   --->   Operation 1709 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_740' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1710 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_814 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast116" [src/conv1.cpp:38]   --->   Operation 1710 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_814' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1711 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_821 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast123" [src/conv1.cpp:38]   --->   Operation 1711 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_821' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1712 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_895 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast116" [src/conv1.cpp:38]   --->   Operation 1712 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_895' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1713 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_902 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast123" [src/conv1.cpp:38]   --->   Operation 1713 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_902' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 1714 [1/1] (0.00ns)   --->   "%sext_ln38_47 = sext i12 %select_ln38_30" [src/conv1.cpp:38]   --->   Operation 1714 'sext' 'sext_ln38_47' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1715 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1026 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_733" [src/conv1.cpp:38]   --->   Operation 1715 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1026' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1716 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1027 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_814" [src/conv1.cpp:38]   --->   Operation 1716 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1027' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1717 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1028 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_895" [src/conv1.cpp:38]   --->   Operation 1717 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1028' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1718 [1/1] (0.00ns)   --->   "%sext_ln38_54 = sext i12 %select_ln38_37" [src/conv1.cpp:38]   --->   Operation 1718 'sext' 'sext_ln38_54' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1719 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1044 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_739" [src/conv1.cpp:38]   --->   Operation 1719 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1044' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1720 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1045 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_820" [src/conv1.cpp:38]   --->   Operation 1720 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1045' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1721 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1046 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_901" [src/conv1.cpp:38]   --->   Operation 1721 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1046' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1722 [1/1] (0.47ns)   --->   "%tmp_78_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1044, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1045, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1046, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1722 'mux' 'tmp_78_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1723 [1/1] (0.37ns)   --->   "%select_ln38_38 = select i1 %icmp_ln41, i12 %tmp_78_mid1, i12 %tmp_78" [src/conv1.cpp:38]   --->   Operation 1723 'select' 'select_ln38_38' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1724 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1047 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_740" [src/conv1.cpp:38]   --->   Operation 1724 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1047' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1725 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1048 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_821" [src/conv1.cpp:38]   --->   Operation 1725 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1048' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1726 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1049 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_902" [src/conv1.cpp:38]   --->   Operation 1726 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1049' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1727 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1065 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_746" [src/conv1.cpp:38]   --->   Operation 1727 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1065' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1728 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1066 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_827" [src/conv1.cpp:38]   --->   Operation 1728 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1066' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1729 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1067 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_908" [src/conv1.cpp:38]   --->   Operation 1729 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1067' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_27 : Operation 1730 [1/1] (0.47ns)   --->   "%tmp_85_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1065, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1066, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1067, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1730 'mux' 'tmp_85_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1731 [1/1] (0.37ns)   --->   "%select_ln38_45 = select i1 %icmp_ln41, i12 %tmp_85_mid1, i12 %tmp_85" [src/conv1.cpp:38]   --->   Operation 1731 'select' 'select_ln38_45' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1732 [1/1] (0.79ns)   --->   "%add_ln55_187 = add i11 %mul_ln55_157, i11 %zext_ln55_125" [src/conv1.cpp:55]   --->   Operation 1732 'add' 'add_ln55_187' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1733 [1/1] (0.00ns)   --->   "%zext_ln55_128 = zext i11 %add_ln55_187" [src/conv1.cpp:55]   --->   Operation 1733 'zext' 'zext_ln55_128' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1734 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1376 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_128" [src/conv1.cpp:55]   --->   Operation 1734 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1376' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1735 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1385 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_128" [src/conv1.cpp:55]   --->   Operation 1735 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1385' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1736 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1394 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_128" [src/conv1.cpp:55]   --->   Operation 1736 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1394' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1737 [1/1] (0.79ns)   --->   "%add_ln55_204 = add i11 %mul_ln55_156, i11 %zext_ln55_147" [src/conv1.cpp:55]   --->   Operation 1737 'add' 'add_ln55_204' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1738 [1/1] (0.00ns)   --->   "%zext_ln55_149 = zext i11 %add_ln55_204" [src/conv1.cpp:55]   --->   Operation 1738 'zext' 'zext_ln55_149' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1739 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1435 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_149" [src/conv1.cpp:55]   --->   Operation 1739 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1435' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1740 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1444 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_149" [src/conv1.cpp:55]   --->   Operation 1740 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1444' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1741 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1453 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_149" [src/conv1.cpp:55]   --->   Operation 1741 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1453' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1742 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_66)   --->   "%mul_ln55_82 = mul i35 %sext_ln55_42, i35 %sext_ln38_32" [src/conv1.cpp:55]   --->   Operation 1742 'mul' 'mul_ln55_82' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1743 [1/1] (0.00ns)   --->   "%shl_ln55_64 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_222, i3 0" [src/conv1.cpp:55]   --->   Operation 1743 'bitconcatenate' 'shl_ln55_64' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1744 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_66 = add i35 %shl_ln55_64, i35 %mul_ln55_82" [src/conv1.cpp:55]   --->   Operation 1744 'add' 'add_ln55_66' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1745 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_72 = add i35 %shl_ln55_70, i35 %mul_ln55_89" [src/conv1.cpp:55]   --->   Operation 1745 'add' 'add_ln55_72' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1746 [1/1] (0.00ns)   --->   "%tmp_230 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_72, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 1746 'partselect' 'tmp_230' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1747 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_73)   --->   "%mul_ln55_90 = mul i35 %sext_ln55_50, i35 %sext_ln38_40" [src/conv1.cpp:55]   --->   Operation 1747 'mul' 'mul_ln55_90' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1748 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_705 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1435" [src/conv1.cpp:55]   --->   Operation 1748 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_705' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1749 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_706 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1444" [src/conv1.cpp:55]   --->   Operation 1749 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_706' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1750 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_707 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1453" [src/conv1.cpp:55]   --->   Operation 1750 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_707' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1751 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_78 = add i35 %shl_ln55_76, i35 %mul_ln55_96" [src/conv1.cpp:55]   --->   Operation 1751 'add' 'add_ln55_78' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1752 [1/1] (0.00ns)   --->   "%tmp_236 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_78, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 1752 'partselect' 'tmp_236' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1753 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_669 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1346" [src/conv1.cpp:55]   --->   Operation 1753 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_669' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1754 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_670 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1355" [src/conv1.cpp:55]   --->   Operation 1754 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_670' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1755 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_671 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1364" [src/conv1.cpp:55]   --->   Operation 1755 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_671' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1756 [1/1] (0.47ns)   --->   "%tmp_154 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_669, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_670, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_671, i2 %trunc_ln55_5" [src/conv1.cpp:55]   --->   Operation 1756 'mux' 'tmp_154' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1757 [1/1] (0.00ns)   --->   "%sext_ln55_57 = sext i24 %tmp_154" [src/conv1.cpp:55]   --->   Operation 1757 'sext' 'sext_ln55_57' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1758 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_79)   --->   "%mul_ln55_97 = mul i35 %sext_ln55_57, i35 %sext_ln38_47" [src/conv1.cpp:55]   --->   Operation 1758 'mul' 'mul_ln55_97' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1759 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_672 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1376" [src/conv1.cpp:55]   --->   Operation 1759 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_672' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1760 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_673 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1385" [src/conv1.cpp:55]   --->   Operation 1760 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_673' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1761 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_674 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1394" [src/conv1.cpp:55]   --->   Operation 1761 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_674' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1762 [1/1] (0.00ns)   --->   "%shl_ln55_82 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_242, i3 0" [src/conv1.cpp:55]   --->   Operation 1762 'bitconcatenate' 'shl_ln55_82' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1763 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_84)   --->   "%mul_ln55_103 = mul i35 %sext_ln55_63, i35 %sext_ln38_53" [src/conv1.cpp:55]   --->   Operation 1763 'mul' 'mul_ln55_103' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1764 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_84 = add i35 %shl_ln55_82, i35 %mul_ln55_103" [src/conv1.cpp:55]   --->   Operation 1764 'add' 'add_ln55_84' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1765 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_636 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1287" [src/conv1.cpp:55]   --->   Operation 1765 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_636' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1766 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_637 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1296" [src/conv1.cpp:55]   --->   Operation 1766 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_637' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1767 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_638 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1305" [src/conv1.cpp:55]   --->   Operation 1767 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_638' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_27 : Operation 1768 [1/1] (0.47ns)   --->   "%tmp_161 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_636, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_637, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_638, i2 %trunc_ln55_3" [src/conv1.cpp:55]   --->   Operation 1768 'mux' 'tmp_161' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1769 [1/1] (0.00ns)   --->   "%sext_ln55_64 = sext i24 %tmp_161" [src/conv1.cpp:55]   --->   Operation 1769 'sext' 'sext_ln55_64' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 1770 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_85)   --->   "%mul_ln55_104 = mul i35 %sext_ln55_64, i35 %sext_ln38_54" [src/conv1.cpp:55]   --->   Operation 1770 'mul' 'mul_ln55_104' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 3.27>
ST_28 : Operation 1771 [1/1] (0.76ns)   --->   "%empty_260 = add i8 %empty_224, i8 36" [src/conv1.cpp:38]   --->   Operation 1771 'add' 'empty_260' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1772 [1/1] (0.00ns)   --->   "%p_cast46 = zext i8 %empty_260" [src/conv1.cpp:38]   --->   Operation 1772 'zext' 'p_cast46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1773 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_42 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast46" [src/conv1.cpp:38]   --->   Operation 1773 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1774 [1/1] (0.76ns)   --->   "%empty_263 = add i8 %empty_224, i8 39" [src/conv1.cpp:38]   --->   Operation 1774 'add' 'empty_263' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1775 [1/1] (0.00ns)   --->   "%p_cast49 = zext i8 %empty_263" [src/conv1.cpp:38]   --->   Operation 1775 'zext' 'p_cast49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1776 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_45 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast49" [src/conv1.cpp:38]   --->   Operation 1776 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1777 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_123 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast46" [src/conv1.cpp:38]   --->   Operation 1777 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_123' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1778 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_126 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast49" [src/conv1.cpp:38]   --->   Operation 1778 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_126' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1779 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_204 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast46" [src/conv1.cpp:38]   --->   Operation 1779 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_204' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1780 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_207 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast49" [src/conv1.cpp:38]   --->   Operation 1780 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_207' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1781 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_324 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_31" [src/conv1.cpp:38]   --->   Operation 1781 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_324' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1782 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_325 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_112" [src/conv1.cpp:38]   --->   Operation 1782 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_325' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1783 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_326 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_193" [src/conv1.cpp:38]   --->   Operation 1783 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_326' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1784 [1/1] (0.47ns)   --->   "%tmp_72 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_324, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_325, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_326, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1784 'mux' 'tmp_72' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1785 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_345 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_38" [src/conv1.cpp:38]   --->   Operation 1785 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_345' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1786 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_346 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_119" [src/conv1.cpp:38]   --->   Operation 1786 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_346' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1787 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_347 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_200" [src/conv1.cpp:38]   --->   Operation 1787 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_347' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1788 [1/1] (0.47ns)   --->   "%tmp_79 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_345, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_346, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_347, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1788 'mux' 'tmp_79' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1789 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_357 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_42" [src/conv1.cpp:38]   --->   Operation 1789 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_357' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1790 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_358 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_123" [src/conv1.cpp:38]   --->   Operation 1790 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_358' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1791 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_359 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_204" [src/conv1.cpp:38]   --->   Operation 1791 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_359' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1792 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_366 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_45" [src/conv1.cpp:38]   --->   Operation 1792 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_366' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1793 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_367 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_126" [src/conv1.cpp:38]   --->   Operation 1793 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_367' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1794 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_368 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_207" [src/conv1.cpp:38]   --->   Operation 1794 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_368' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1795 [1/1] (0.76ns)   --->   "%empty_350 = add i8 %empty_314, i8 36" [src/conv1.cpp:38]   --->   Operation 1795 'add' 'empty_350' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1796 [1/1] (0.00ns)   --->   "%p_cast127 = zext i8 %empty_350" [src/conv1.cpp:38]   --->   Operation 1796 'zext' 'p_cast127' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1797 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_744 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast127" [src/conv1.cpp:38]   --->   Operation 1797 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_744' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1798 [1/1] (0.76ns)   --->   "%empty_353 = add i8 %empty_314, i8 39" [src/conv1.cpp:38]   --->   Operation 1798 'add' 'empty_353' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1799 [1/1] (0.00ns)   --->   "%p_cast130 = zext i8 %empty_353" [src/conv1.cpp:38]   --->   Operation 1799 'zext' 'p_cast130' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1800 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_747 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast130" [src/conv1.cpp:38]   --->   Operation 1800 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_747' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1801 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_825 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast127" [src/conv1.cpp:38]   --->   Operation 1801 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_825' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1802 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_828 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast130" [src/conv1.cpp:38]   --->   Operation 1802 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_828' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1803 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_906 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast127" [src/conv1.cpp:38]   --->   Operation 1803 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_906' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1804 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_909 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast130" [src/conv1.cpp:38]   --->   Operation 1804 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_909' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 1805 [1/1] (0.00ns)   --->   "%sext_ln38_48 = sext i12 %select_ln38_31" [src/conv1.cpp:38]   --->   Operation 1805 'sext' 'sext_ln38_48' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1806 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1026 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_733" [src/conv1.cpp:38]   --->   Operation 1806 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1026' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1807 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1027 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_814" [src/conv1.cpp:38]   --->   Operation 1807 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1027' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1808 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1028 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_895" [src/conv1.cpp:38]   --->   Operation 1808 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1028' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1809 [1/1] (0.47ns)   --->   "%tmp_72_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1026, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1027, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1028, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1809 'mux' 'tmp_72_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1810 [1/1] (0.37ns)   --->   "%select_ln38_32 = select i1 %icmp_ln41, i12 %tmp_72_mid1, i12 %tmp_72" [src/conv1.cpp:38]   --->   Operation 1810 'select' 'select_ln38_32' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1811 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1047 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_740" [src/conv1.cpp:38]   --->   Operation 1811 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1047' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1812 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1048 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_821" [src/conv1.cpp:38]   --->   Operation 1812 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1048' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1813 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1049 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_902" [src/conv1.cpp:38]   --->   Operation 1813 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1049' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1814 [1/1] (0.47ns)   --->   "%tmp_79_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1047, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1048, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1049, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1814 'mux' 'tmp_79_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1815 [1/1] (0.37ns)   --->   "%select_ln38_39 = select i1 %icmp_ln41, i12 %tmp_79_mid1, i12 %tmp_79" [src/conv1.cpp:38]   --->   Operation 1815 'select' 'select_ln38_39' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1816 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1059 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_744" [src/conv1.cpp:38]   --->   Operation 1816 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1059' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1817 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1060 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_825" [src/conv1.cpp:38]   --->   Operation 1817 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1060' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1818 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1061 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_906" [src/conv1.cpp:38]   --->   Operation 1818 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1061' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1819 [1/1] (0.00ns)   --->   "%sext_ln38_61 = sext i12 %select_ln38_44" [src/conv1.cpp:38]   --->   Operation 1819 'sext' 'sext_ln38_61' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1820 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1068 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_747" [src/conv1.cpp:38]   --->   Operation 1820 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1068' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1821 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1069 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_828" [src/conv1.cpp:38]   --->   Operation 1821 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1069' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1822 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1070 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_909" [src/conv1.cpp:38]   --->   Operation 1822 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1070' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_28 : Operation 1823 [1/1] (0.79ns)   --->   "%add_ln55_153 = add i11 %mul_ln55_159, i11 %zext_ln55_81" [src/conv1.cpp:55]   --->   Operation 1823 'add' 'add_ln55_153' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1824 [1/1] (0.00ns)   --->   "%zext_ln55_86 = zext i11 %add_ln55_153" [src/conv1.cpp:55]   --->   Operation 1824 'zext' 'zext_ln55_86' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1825 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1258 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_86" [src/conv1.cpp:55]   --->   Operation 1825 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1258' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1826 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1267 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_86" [src/conv1.cpp:55]   --->   Operation 1826 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1267' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1827 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1276 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_86" [src/conv1.cpp:55]   --->   Operation 1827 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1276' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1828 [1/1] (0.79ns)   --->   "%add_ln55_170 = add i11 %mul_ln55_158, i11 %zext_ln55_103" [src/conv1.cpp:55]   --->   Operation 1828 'add' 'add_ln55_170' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1829 [1/1] (0.00ns)   --->   "%zext_ln55_107 = zext i11 %add_ln55_170" [src/conv1.cpp:55]   --->   Operation 1829 'zext' 'zext_ln55_107' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1830 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1317 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_107" [src/conv1.cpp:55]   --->   Operation 1830 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1317' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1831 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1326 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_107" [src/conv1.cpp:55]   --->   Operation 1831 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1326' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1832 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1335 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_107" [src/conv1.cpp:55]   --->   Operation 1832 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1335' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1833 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_66 = add i35 %shl_ln55_64, i35 %mul_ln55_82" [src/conv1.cpp:55]   --->   Operation 1833 'add' 'add_ln55_66' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1834 [1/1] (0.00ns)   --->   "%tmp_194 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_66, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 1834 'partselect' 'tmp_194' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i32 %tmp_137" [src/conv1.cpp:58]   --->   Operation 1835 'sext' 'sext_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1836 [1/1] (0.00ns)   --->   "%sext_ln58_30 = sext i32 %tmp_194" [src/conv1.cpp:58]   --->   Operation 1836 'sext' 'sext_ln58_30' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1837 [1/1] (1.01ns)   --->   "%sub_ln58 = sub i33 0, i33 %sext_ln58" [src/conv1.cpp:58]   --->   Operation 1837 'sub' 'sub_ln58' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1838 [1/1] (1.01ns)   --->   "%icmp_ln58 = icmp_eq  i33 %sext_ln58_30, i33 %sub_ln58" [src/conv1.cpp:58]   --->   Operation 1838 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1839 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %if.end.i.i, void %if.then.i.i" [src/conv1.cpp:58]   --->   Operation 1839 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1840 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_187, void %V32.i.i24.i.i103.case.01044, void %V32.i.i24.i.i103.case.11045" [src/conv1.cpp:58]   --->   Operation 1840 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58)> <Delay = 0.00>
ST_28 : Operation 1841 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:58]   --->   Operation 1841 'store' 'store_ln58' <Predicate = (!icmp_ln38 & icmp_ln58 & !tmp_187)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_28 : Operation 1842 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit1043" [src/conv1.cpp:58]   --->   Operation 1842 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58 & !tmp_187)> <Delay = 0.00>
ST_28 : Operation 1843 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7" [src/conv1.cpp:58]   --->   Operation 1843 'store' 'store_ln58' <Predicate = (!icmp_ln38 & icmp_ln58 & tmp_187)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_28 : Operation 1844 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit1043" [src/conv1.cpp:58]   --->   Operation 1844 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58 & tmp_187)> <Delay = 0.00>
ST_28 : Operation 1845 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i" [src/conv1.cpp:58]   --->   Operation 1845 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58)> <Delay = 0.00>
ST_28 : Operation 1846 [1/1] (1.01ns)   --->   "%add_ln58 = add i32 %tmp_194, i32 %tmp_137" [src/conv1.cpp:58]   --->   Operation 1846 'add' 'add_ln58' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1847 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_187, void %V32.i.i24.i.i103.case.0, void %V32.i.i24.i.i103.case.1" [src/conv1.cpp:58]   --->   Operation 1847 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1848 [1/1] (0.00ns)   --->   "%shl_ln55_71 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_230, i3 0" [src/conv1.cpp:55]   --->   Operation 1848 'bitconcatenate' 'shl_ln55_71' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1849 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_73)   --->   "%mul_ln55_90 = mul i35 %sext_ln55_50, i35 %sext_ln38_40" [src/conv1.cpp:55]   --->   Operation 1849 'mul' 'mul_ln55_90' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1850 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_73 = add i35 %shl_ln55_71, i35 %mul_ln55_90" [src/conv1.cpp:55]   --->   Operation 1850 'add' 'add_ln55_73' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1851 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_705 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1435" [src/conv1.cpp:55]   --->   Operation 1851 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_705' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1852 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_706 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1444" [src/conv1.cpp:55]   --->   Operation 1852 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_706' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1853 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_707 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1453" [src/conv1.cpp:55]   --->   Operation 1853 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_707' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1854 [1/1] (0.47ns)   --->   "%tmp_148 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_705, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_706, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_707, i2 %trunc_ln55_8" [src/conv1.cpp:55]   --->   Operation 1854 'mux' 'tmp_148' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1855 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_79)   --->   "%mul_ln55_97 = mul i35 %sext_ln55_57, i35 %sext_ln38_47" [src/conv1.cpp:55]   --->   Operation 1855 'mul' 'mul_ln55_97' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1856 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_672 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1376" [src/conv1.cpp:55]   --->   Operation 1856 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_672' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1857 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_673 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1385" [src/conv1.cpp:55]   --->   Operation 1857 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_673' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1858 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_674 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1394" [src/conv1.cpp:55]   --->   Operation 1858 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_674' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1859 [1/1] (0.47ns)   --->   "%tmp_155 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_672, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_673, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_674, i2 %trunc_ln55_6" [src/conv1.cpp:55]   --->   Operation 1859 'mux' 'tmp_155' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1860 [1/1] (0.00ns)   --->   "%sext_ln55_58 = sext i24 %tmp_155" [src/conv1.cpp:55]   --->   Operation 1860 'sext' 'sext_ln55_58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1861 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_80)   --->   "%mul_ln55_98 = mul i35 %sext_ln55_58, i35 %sext_ln38_48" [src/conv1.cpp:55]   --->   Operation 1861 'mul' 'mul_ln55_98' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1862 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_84 = add i35 %shl_ln55_82, i35 %mul_ln55_103" [src/conv1.cpp:55]   --->   Operation 1862 'add' 'add_ln55_84' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1863 [1/1] (0.00ns)   --->   "%tmp_243 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_84, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 1863 'partselect' 'tmp_243' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1864 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_85)   --->   "%mul_ln55_104 = mul i35 %sext_ln55_64, i35 %sext_ln38_54" [src/conv1.cpp:55]   --->   Operation 1864 'mul' 'mul_ln55_104' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1865 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_639 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1317" [src/conv1.cpp:55]   --->   Operation 1865 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_639' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1866 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_640 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1326" [src/conv1.cpp:55]   --->   Operation 1866 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_640' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1867 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_641 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1335" [src/conv1.cpp:55]   --->   Operation 1867 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_641' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1868 [1/1] (0.00ns)   --->   "%sext_ln55_71 = sext i24 %tmp_168" [src/conv1.cpp:55]   --->   Operation 1868 'sext' 'sext_ln55_71' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 1869 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_91)   --->   "%mul_ln55_111 = mul i35 %sext_ln55_71, i35 %sext_ln38_61" [src/conv1.cpp:55]   --->   Operation 1869 'mul' 'mul_ln55_111' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1870 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_606 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1258" [src/conv1.cpp:55]   --->   Operation 1870 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_606' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1871 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_607 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1267" [src/conv1.cpp:55]   --->   Operation 1871 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_607' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_28 : Operation 1872 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_608 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1276" [src/conv1.cpp:55]   --->   Operation 1872 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_608' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 29 <SV = 28> <Delay = 2.70>
ST_29 : Operation 1873 [1/1] (0.76ns)   --->   "%empty_250 = add i8 %empty_224, i8 26" [src/conv1.cpp:38]   --->   Operation 1873 'add' 'empty_250' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1874 [1/1] (0.00ns)   --->   "%p_cast36 = zext i8 %empty_250" [src/conv1.cpp:38]   --->   Operation 1874 'zext' 'p_cast36' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1875 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_32 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast36" [src/conv1.cpp:38]   --->   Operation 1875 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_32' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1876 [1/1] (0.76ns)   --->   "%empty_270 = add i8 %empty_224, i8 46" [src/conv1.cpp:38]   --->   Operation 1876 'add' 'empty_270' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1877 [1/1] (0.00ns)   --->   "%p_cast56 = zext i8 %empty_270" [src/conv1.cpp:38]   --->   Operation 1877 'zext' 'p_cast56' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1878 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_52 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast56" [src/conv1.cpp:38]   --->   Operation 1878 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_52' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1879 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_113 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast36" [src/conv1.cpp:38]   --->   Operation 1879 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_113' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1880 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_133 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast56" [src/conv1.cpp:38]   --->   Operation 1880 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_133' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1881 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_194 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast36" [src/conv1.cpp:38]   --->   Operation 1881 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_194' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1882 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_214 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast56" [src/conv1.cpp:38]   --->   Operation 1882 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_214' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1883 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_327 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_32" [src/conv1.cpp:38]   --->   Operation 1883 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_327' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1884 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_328 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_113" [src/conv1.cpp:38]   --->   Operation 1884 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_328' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1885 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_329 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_194" [src/conv1.cpp:38]   --->   Operation 1885 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_329' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1886 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_357 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_42" [src/conv1.cpp:38]   --->   Operation 1886 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_357' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1887 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_358 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_123" [src/conv1.cpp:38]   --->   Operation 1887 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_358' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1888 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_359 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_204" [src/conv1.cpp:38]   --->   Operation 1888 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_359' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1889 [1/1] (0.47ns)   --->   "%tmp_83 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_357, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_358, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_359, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1889 'mux' 'tmp_83' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1890 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_366 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_45" [src/conv1.cpp:38]   --->   Operation 1890 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_366' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1891 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_367 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_126" [src/conv1.cpp:38]   --->   Operation 1891 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_367' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1892 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_368 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_207" [src/conv1.cpp:38]   --->   Operation 1892 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_368' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1893 [1/1] (0.47ns)   --->   "%tmp_86 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_366, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_367, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_368, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1893 'mux' 'tmp_86' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1894 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_387 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_52" [src/conv1.cpp:38]   --->   Operation 1894 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_387' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1895 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_388 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_133" [src/conv1.cpp:38]   --->   Operation 1895 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_388' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1896 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_389 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_214" [src/conv1.cpp:38]   --->   Operation 1896 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_389' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1897 [1/1] (0.76ns)   --->   "%empty_340 = add i8 %empty_314, i8 26" [src/conv1.cpp:38]   --->   Operation 1897 'add' 'empty_340' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1898 [1/1] (0.00ns)   --->   "%p_cast117 = zext i8 %empty_340" [src/conv1.cpp:38]   --->   Operation 1898 'zext' 'p_cast117' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1899 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_734 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast117" [src/conv1.cpp:38]   --->   Operation 1899 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_734' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1900 [1/1] (0.76ns)   --->   "%empty_360 = add i8 %empty_314, i8 46" [src/conv1.cpp:38]   --->   Operation 1900 'add' 'empty_360' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1901 [1/1] (0.00ns)   --->   "%p_cast137 = zext i8 %empty_360" [src/conv1.cpp:38]   --->   Operation 1901 'zext' 'p_cast137' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1902 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_754 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast137" [src/conv1.cpp:38]   --->   Operation 1902 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_754' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1903 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_815 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast117" [src/conv1.cpp:38]   --->   Operation 1903 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_815' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1904 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_835 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast137" [src/conv1.cpp:38]   --->   Operation 1904 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_835' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1905 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_896 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast117" [src/conv1.cpp:38]   --->   Operation 1905 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_896' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1906 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_916 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast137" [src/conv1.cpp:38]   --->   Operation 1906 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_916' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 1907 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1029 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_734" [src/conv1.cpp:38]   --->   Operation 1907 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1029' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1908 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1030 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_815" [src/conv1.cpp:38]   --->   Operation 1908 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1030' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1909 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1031 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_896" [src/conv1.cpp:38]   --->   Operation 1909 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1031' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1910 [1/1] (0.00ns)   --->   "%sext_ln38_55 = sext i12 %select_ln38_38" [src/conv1.cpp:38]   --->   Operation 1910 'sext' 'sext_ln38_55' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1911 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1059 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_744" [src/conv1.cpp:38]   --->   Operation 1911 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1059' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1912 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1060 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_825" [src/conv1.cpp:38]   --->   Operation 1912 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1060' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1913 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1061 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_906" [src/conv1.cpp:38]   --->   Operation 1913 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1061' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1914 [1/1] (0.47ns)   --->   "%tmp_83_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1059, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1060, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1061, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1914 'mux' 'tmp_83_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1915 [1/1] (0.37ns)   --->   "%select_ln38_43 = select i1 %icmp_ln41, i12 %tmp_83_mid1, i12 %tmp_83" [src/conv1.cpp:38]   --->   Operation 1915 'select' 'select_ln38_43' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1916 [1/1] (0.00ns)   --->   "%sext_ln38_62 = sext i12 %select_ln38_45" [src/conv1.cpp:38]   --->   Operation 1916 'sext' 'sext_ln38_62' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1917 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1068 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_747" [src/conv1.cpp:38]   --->   Operation 1917 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1068' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1918 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1069 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_828" [src/conv1.cpp:38]   --->   Operation 1918 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1069' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1919 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1070 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_909" [src/conv1.cpp:38]   --->   Operation 1919 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1070' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1920 [1/1] (0.47ns)   --->   "%tmp_86_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1068, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1069, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1070, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 1920 'mux' 'tmp_86_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1921 [1/1] (0.37ns)   --->   "%select_ln38_46 = select i1 %icmp_ln41, i12 %tmp_86_mid1, i12 %tmp_86" [src/conv1.cpp:38]   --->   Operation 1921 'select' 'select_ln38_46' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1922 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1089 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_754" [src/conv1.cpp:38]   --->   Operation 1922 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1089' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1923 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1090 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_835" [src/conv1.cpp:38]   --->   Operation 1923 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1090' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1924 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1091 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_916" [src/conv1.cpp:38]   --->   Operation 1924 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1091' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_29 : Operation 1925 [1/1] (0.79ns)   --->   "%add_ln55_135 = add i11 %mul_ln55_159, i11 %zext_ln55_60" [src/conv1.cpp:55]   --->   Operation 1925 'add' 'add_ln55_135' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1926 [1/1] (0.00ns)   --->   "%zext_ln55_65 = zext i11 %add_ln55_135" [src/conv1.cpp:55]   --->   Operation 1926 'zext' 'zext_ln55_65' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1927 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1198 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_65" [src/conv1.cpp:55]   --->   Operation 1927 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1198' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1928 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1207 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_65" [src/conv1.cpp:55]   --->   Operation 1928 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1207' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1929 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1216 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_65" [src/conv1.cpp:55]   --->   Operation 1929 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1216' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1930 [1/1] (0.79ns)   --->   "%add_ln55_145 = add i11 %mul_ln55_160, i11 %zext_ln55_70" [src/conv1.cpp:55]   --->   Operation 1930 'add' 'add_ln55_145' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1931 [1/1] (0.00ns)   --->   "%zext_ln55_76 = zext i11 %add_ln55_145" [src/conv1.cpp:55]   --->   Operation 1931 'zext' 'zext_ln55_76' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1932 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1229 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_76" [src/conv1.cpp:55]   --->   Operation 1932 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1229' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1933 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1238 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_76" [src/conv1.cpp:55]   --->   Operation 1933 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1238' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1934 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1247 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_76" [src/conv1.cpp:55]   --->   Operation 1934 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1247' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1935 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %add_ln58, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:58]   --->   Operation 1935 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp_187)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_29 : Operation 1936 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit" [src/conv1.cpp:58]   --->   Operation 1936 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp_187)> <Delay = 0.00>
ST_29 : Operation 1937 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %add_ln58, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7" [src/conv1.cpp:58]   --->   Operation 1937 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp_187)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_29 : Operation 1938 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit" [src/conv1.cpp:58]   --->   Operation 1938 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp_187)> <Delay = 0.00>
ST_29 : Operation 1939 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_73 = add i35 %shl_ln55_71, i35 %mul_ln55_90" [src/conv1.cpp:55]   --->   Operation 1939 'add' 'add_ln55_73' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1940 [1/1] (0.00ns)   --->   "%tmp_231 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_73, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 1940 'partselect' 'tmp_231' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1941 [1/1] (0.00ns)   --->   "%shl_ln55_77 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_236, i3 0" [src/conv1.cpp:55]   --->   Operation 1941 'bitconcatenate' 'shl_ln55_77' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1942 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_79)   --->   "%mul_ln55_97 = mul i35 %sext_ln55_57, i35 %sext_ln38_47" [src/conv1.cpp:55]   --->   Operation 1942 'mul' 'mul_ln55_97' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1943 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_79 = add i35 %shl_ln55_77, i35 %mul_ln55_97" [src/conv1.cpp:55]   --->   Operation 1943 'add' 'add_ln55_79' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1944 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_80)   --->   "%mul_ln55_98 = mul i35 %sext_ln55_58, i35 %sext_ln38_48" [src/conv1.cpp:55]   --->   Operation 1944 'mul' 'mul_ln55_98' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1945 [1/1] (0.00ns)   --->   "%shl_ln55_83 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_243, i3 0" [src/conv1.cpp:55]   --->   Operation 1945 'bitconcatenate' 'shl_ln55_83' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1946 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_85)   --->   "%mul_ln55_104 = mul i35 %sext_ln55_64, i35 %sext_ln38_54" [src/conv1.cpp:55]   --->   Operation 1946 'mul' 'mul_ln55_104' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1947 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_85 = add i35 %shl_ln55_83, i35 %mul_ln55_104" [src/conv1.cpp:55]   --->   Operation 1947 'add' 'add_ln55_85' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1948 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_639 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1317" [src/conv1.cpp:55]   --->   Operation 1948 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_639' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1949 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_640 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1326" [src/conv1.cpp:55]   --->   Operation 1949 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_640' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1950 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_641 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1335" [src/conv1.cpp:55]   --->   Operation 1950 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_641' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1951 [1/1] (0.47ns)   --->   "%tmp_162 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_639, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_640, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_641, i2 %trunc_ln55_4" [src/conv1.cpp:55]   --->   Operation 1951 'mux' 'tmp_162' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1952 [1/1] (0.00ns)   --->   "%sext_ln55_65 = sext i24 %tmp_162" [src/conv1.cpp:55]   --->   Operation 1952 'sext' 'sext_ln55_65' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1953 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_86)   --->   "%mul_ln55_105 = mul i35 %sext_ln55_65, i35 %sext_ln38_55" [src/conv1.cpp:55]   --->   Operation 1953 'mul' 'mul_ln55_105' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1954 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_600 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1198" [src/conv1.cpp:55]   --->   Operation 1954 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_600' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1955 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_601 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1207" [src/conv1.cpp:55]   --->   Operation 1955 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_601' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1956 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_602 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1216" [src/conv1.cpp:55]   --->   Operation 1956 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_602' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1957 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_91)   --->   "%mul_ln55_111 = mul i35 %sext_ln55_71, i35 %sext_ln38_61" [src/conv1.cpp:55]   --->   Operation 1957 'mul' 'mul_ln55_111' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1958 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_606 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1258" [src/conv1.cpp:55]   --->   Operation 1958 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_606' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1959 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_607 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1267" [src/conv1.cpp:55]   --->   Operation 1959 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_607' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1960 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_608 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1276" [src/conv1.cpp:55]   --->   Operation 1960 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_608' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1961 [1/1] (0.47ns)   --->   "%tmp_169 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_606, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_607, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_608, i2 %trunc_ln55_2" [src/conv1.cpp:55]   --->   Operation 1961 'mux' 'tmp_169' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1962 [1/1] (0.00ns)   --->   "%sext_ln55_72 = sext i24 %tmp_169" [src/conv1.cpp:55]   --->   Operation 1962 'sext' 'sext_ln55_72' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 1963 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_92)   --->   "%mul_ln55_112 = mul i35 %sext_ln55_72, i35 %sext_ln38_62" [src/conv1.cpp:55]   --->   Operation 1963 'mul' 'mul_ln55_112' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1964 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_576 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1229" [src/conv1.cpp:55]   --->   Operation 1964 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_576' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1965 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_577 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1238" [src/conv1.cpp:55]   --->   Operation 1965 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_577' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_29 : Operation 1966 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_578 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1247" [src/conv1.cpp:55]   --->   Operation 1966 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_578' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 30 <SV = 29> <Delay = 5.32>
ST_30 : Operation 1967 [1/1] (0.76ns)   --->   "%empty_257 = add i8 %empty_224, i8 33" [src/conv1.cpp:38]   --->   Operation 1967 'add' 'empty_257' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1968 [1/1] (0.00ns)   --->   "%p_cast43 = zext i8 %empty_257" [src/conv1.cpp:38]   --->   Operation 1968 'zext' 'p_cast43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1969 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_39 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast43" [src/conv1.cpp:38]   --->   Operation 1969 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_39' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1970 [1/1] (0.76ns)   --->   "%empty_264 = add i8 %empty_224, i8 40" [src/conv1.cpp:38]   --->   Operation 1970 'add' 'empty_264' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1971 [1/1] (0.00ns)   --->   "%p_cast50 = zext i8 %empty_264" [src/conv1.cpp:38]   --->   Operation 1971 'zext' 'p_cast50' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1972 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_46 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast50" [src/conv1.cpp:38]   --->   Operation 1972 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1973 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_120 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast43" [src/conv1.cpp:38]   --->   Operation 1973 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_120' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1974 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_127 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast50" [src/conv1.cpp:38]   --->   Operation 1974 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_127' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1975 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_201 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast43" [src/conv1.cpp:38]   --->   Operation 1975 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_201' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1976 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_208 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast50" [src/conv1.cpp:38]   --->   Operation 1976 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_208' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1977 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_327 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_32" [src/conv1.cpp:38]   --->   Operation 1977 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_327' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1978 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_328 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_113" [src/conv1.cpp:38]   --->   Operation 1978 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_328' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1979 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_329 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_194" [src/conv1.cpp:38]   --->   Operation 1979 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_329' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1980 [1/1] (0.47ns)   --->   "%tmp_73 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_327, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_328, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_329, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1980 'mux' 'tmp_73' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1981 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_348 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_39" [src/conv1.cpp:38]   --->   Operation 1981 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_348' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1982 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_349 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_120" [src/conv1.cpp:38]   --->   Operation 1982 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_349' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1983 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_350 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_201" [src/conv1.cpp:38]   --->   Operation 1983 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_350' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1984 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_369 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_46" [src/conv1.cpp:38]   --->   Operation 1984 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_369' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1985 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_370 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_127" [src/conv1.cpp:38]   --->   Operation 1985 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_370' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1986 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_371 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_208" [src/conv1.cpp:38]   --->   Operation 1986 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_371' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1987 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_387 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_52" [src/conv1.cpp:38]   --->   Operation 1987 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_387' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1988 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_388 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_133" [src/conv1.cpp:38]   --->   Operation 1988 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_388' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1989 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_389 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_214" [src/conv1.cpp:38]   --->   Operation 1989 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_389' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 1990 [1/1] (0.47ns)   --->   "%tmp_93 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_387, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_388, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_389, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 1990 'mux' 'tmp_93' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1991 [1/1] (0.76ns)   --->   "%empty_347 = add i8 %empty_314, i8 33" [src/conv1.cpp:38]   --->   Operation 1991 'add' 'empty_347' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1992 [1/1] (0.00ns)   --->   "%p_cast124 = zext i8 %empty_347" [src/conv1.cpp:38]   --->   Operation 1992 'zext' 'p_cast124' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1993 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_741 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast124" [src/conv1.cpp:38]   --->   Operation 1993 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_741' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1994 [1/1] (0.76ns)   --->   "%empty_354 = add i8 %empty_314, i8 40" [src/conv1.cpp:38]   --->   Operation 1994 'add' 'empty_354' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1995 [1/1] (0.00ns)   --->   "%p_cast131 = zext i8 %empty_354" [src/conv1.cpp:38]   --->   Operation 1995 'zext' 'p_cast131' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1996 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_748 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast131" [src/conv1.cpp:38]   --->   Operation 1996 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_748' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1997 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_822 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast124" [src/conv1.cpp:38]   --->   Operation 1997 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_822' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1998 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_829 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast131" [src/conv1.cpp:38]   --->   Operation 1998 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_829' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 1999 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_903 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast124" [src/conv1.cpp:38]   --->   Operation 1999 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_903' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 2000 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_910 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast131" [src/conv1.cpp:38]   --->   Operation 2000 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_910' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 2001 [1/1] (0.00ns)   --->   "%sext_ln38_41 = sext i12 %select_ln38_24" [src/conv1.cpp:38]   --->   Operation 2001 'sext' 'sext_ln38_41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 2002 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1029 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_734" [src/conv1.cpp:38]   --->   Operation 2002 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1029' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 2003 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1030 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_815" [src/conv1.cpp:38]   --->   Operation 2003 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1030' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 2004 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1031 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_896" [src/conv1.cpp:38]   --->   Operation 2004 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1031' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 2005 [1/1] (0.47ns)   --->   "%tmp_73_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1029, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1030, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1031, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2005 'mux' 'tmp_73_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2006 [1/1] (0.37ns)   --->   "%select_ln38_33 = select i1 %icmp_ln41, i12 %tmp_73_mid1, i12 %tmp_73" [src/conv1.cpp:38]   --->   Operation 2006 'select' 'select_ln38_33' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2007 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1050 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_741" [src/conv1.cpp:38]   --->   Operation 2007 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1050' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 2008 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1051 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_822" [src/conv1.cpp:38]   --->   Operation 2008 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1051' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 2009 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1052 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_903" [src/conv1.cpp:38]   --->   Operation 2009 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1052' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 2010 [1/1] (0.00ns)   --->   "%sext_ln38_60 = sext i12 %select_ln38_43" [src/conv1.cpp:38]   --->   Operation 2010 'sext' 'sext_ln38_60' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 2011 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1071 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_748" [src/conv1.cpp:38]   --->   Operation 2011 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1071' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 2012 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1072 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_829" [src/conv1.cpp:38]   --->   Operation 2012 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1072' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 2013 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1073 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_910" [src/conv1.cpp:38]   --->   Operation 2013 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1073' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 2014 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1089 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_754" [src/conv1.cpp:38]   --->   Operation 2014 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1089' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 2015 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1090 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_835" [src/conv1.cpp:38]   --->   Operation 2015 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1090' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 2016 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1091 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_916" [src/conv1.cpp:38]   --->   Operation 2016 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1091' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_30 : Operation 2017 [1/1] (0.47ns)   --->   "%tmp_93_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1089, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1090, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1091, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2017 'mux' 'tmp_93_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2018 [1/1] (0.37ns)   --->   "%select_ln38_53 = select i1 %icmp_ln41, i12 %tmp_93_mid1, i12 %tmp_93" [src/conv1.cpp:38]   --->   Operation 2018 'select' 'select_ln38_53' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2019 [1/1] (0.79ns)   --->   "%add_ln55_179 = add i11 %mul_ln55_158, i11 %zext_ln55_114" [src/conv1.cpp:55]   --->   Operation 2019 'add' 'add_ln55_179' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2020 [1/1] (0.00ns)   --->   "%zext_ln55_118 = zext i11 %add_ln55_179" [src/conv1.cpp:55]   --->   Operation 2020 'zext' 'zext_ln55_118' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 2021 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1347 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_118" [src/conv1.cpp:55]   --->   Operation 2021 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1347' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 2022 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1356 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_118" [src/conv1.cpp:55]   --->   Operation 2022 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1356' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 2023 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1365 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_118" [src/conv1.cpp:55]   --->   Operation 2023 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1365' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 2024 [1/1] (0.79ns)   --->   "%add_ln55_196 = add i11 %mul_ln55_157, i11 %zext_ln55_136" [src/conv1.cpp:55]   --->   Operation 2024 'add' 'add_ln55_196' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2025 [1/1] (0.00ns)   --->   "%zext_ln55_139 = zext i11 %add_ln55_196" [src/conv1.cpp:55]   --->   Operation 2025 'zext' 'zext_ln55_139' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 2026 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1406 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_139" [src/conv1.cpp:55]   --->   Operation 2026 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1406' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 2027 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1415 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_139" [src/conv1.cpp:55]   --->   Operation 2027 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1415' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 2028 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1424 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_139" [src/conv1.cpp:55]   --->   Operation 2028 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1424' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 2029 [1/1] (0.00ns)   --->   "%sext_ln55_51 = sext i24 %tmp_148" [src/conv1.cpp:55]   --->   Operation 2029 'sext' 'sext_ln55_51' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 2030 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_74)   --->   "%mul_ln55_91 = mul i35 %sext_ln55_51, i35 %sext_ln38_41" [src/conv1.cpp:55]   --->   Operation 2030 'mul' 'mul_ln55_91' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2031 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_79 = add i35 %shl_ln55_77, i35 %mul_ln55_97" [src/conv1.cpp:55]   --->   Operation 2031 'add' 'add_ln55_79' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2032 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_79, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2032 'partselect' 'tmp_237' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 2033 [1/1] (0.00ns)   --->   "%shl_ln55_78 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_237, i3 0" [src/conv1.cpp:55]   --->   Operation 2033 'bitconcatenate' 'shl_ln55_78' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 2034 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_80)   --->   "%mul_ln55_98 = mul i35 %sext_ln55_58, i35 %sext_ln38_48" [src/conv1.cpp:55]   --->   Operation 2034 'mul' 'mul_ln55_98' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2035 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_80 = add i35 %shl_ln55_78, i35 %mul_ln55_98" [src/conv1.cpp:55]   --->   Operation 2035 'add' 'add_ln55_80' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2036 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_675 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1406" [src/conv1.cpp:55]   --->   Operation 2036 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_675' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 2037 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_676 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1415" [src/conv1.cpp:55]   --->   Operation 2037 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_676' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 2038 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_677 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1424" [src/conv1.cpp:55]   --->   Operation 2038 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_677' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 2039 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_85 = add i35 %shl_ln55_83, i35 %mul_ln55_104" [src/conv1.cpp:55]   --->   Operation 2039 'add' 'add_ln55_85' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2040 [1/1] (0.00ns)   --->   "%tmp_244 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_85, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2040 'partselect' 'tmp_244' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 2041 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_86)   --->   "%mul_ln55_105 = mul i35 %sext_ln55_65, i35 %sext_ln38_55" [src/conv1.cpp:55]   --->   Operation 2041 'mul' 'mul_ln55_105' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2042 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_642 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1347" [src/conv1.cpp:55]   --->   Operation 2042 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_642' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 2043 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_643 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1356" [src/conv1.cpp:55]   --->   Operation 2043 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_643' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 2044 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_644 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1365" [src/conv1.cpp:55]   --->   Operation 2044 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_644' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 2045 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_600 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1198" [src/conv1.cpp:55]   --->   Operation 2045 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_600' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 2046 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_601 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1207" [src/conv1.cpp:55]   --->   Operation 2046 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_601' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 2047 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_602 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1216" [src/conv1.cpp:55]   --->   Operation 2047 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_602' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 2048 [1/1] (0.47ns)   --->   "%tmp_167 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_600, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_601, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_602, i2 %trunc_ln" [src/conv1.cpp:55]   --->   Operation 2048 'mux' 'tmp_167' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2049 [1/1] (0.00ns)   --->   "%sext_ln55_70 = sext i24 %tmp_167" [src/conv1.cpp:55]   --->   Operation 2049 'sext' 'sext_ln55_70' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 2050 [1/1] (2.96ns)   --->   "%mul_ln55_110 = mul i35 %sext_ln55_70, i35 %sext_ln38_60" [src/conv1.cpp:55]   --->   Operation 2050 'mul' 'mul_ln55_110' <Predicate = (!icmp_ln38)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2051 [1/1] (0.00ns)   --->   "%tmp_250 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln55_110, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2051 'partselect' 'tmp_250' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 2052 [1/1] (0.00ns)   --->   "%shl_ln55_89 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_250, i3 0" [src/conv1.cpp:55]   --->   Operation 2052 'bitconcatenate' 'shl_ln55_89' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 2053 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_91)   --->   "%mul_ln55_111 = mul i35 %sext_ln55_71, i35 %sext_ln38_61" [src/conv1.cpp:55]   --->   Operation 2053 'mul' 'mul_ln55_111' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2054 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_91 = add i35 %shl_ln55_89, i35 %mul_ln55_111" [src/conv1.cpp:55]   --->   Operation 2054 'add' 'add_ln55_91' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2055 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_92)   --->   "%mul_ln55_112 = mul i35 %sext_ln55_72, i35 %sext_ln38_62" [src/conv1.cpp:55]   --->   Operation 2055 'mul' 'mul_ln55_112' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2056 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_576 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1229" [src/conv1.cpp:55]   --->   Operation 2056 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_576' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 2057 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_577 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1238" [src/conv1.cpp:55]   --->   Operation 2057 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_577' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 2058 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_578 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1247" [src/conv1.cpp:55]   --->   Operation 2058 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_578' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_30 : Operation 2059 [1/1] (0.47ns)   --->   "%tmp_177 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_576, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_577, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_578, i2 %trunc_ln2" [src/conv1.cpp:55]   --->   Operation 2059 'mux' 'tmp_177' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.70>
ST_31 : Operation 2060 [1/1] (0.76ns)   --->   "%empty_258 = add i8 %empty_224, i8 34" [src/conv1.cpp:38]   --->   Operation 2060 'add' 'empty_258' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2061 [1/1] (0.00ns)   --->   "%p_cast44 = zext i8 %empty_258" [src/conv1.cpp:38]   --->   Operation 2061 'zext' 'p_cast44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2062 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_40 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast44" [src/conv1.cpp:38]   --->   Operation 2062 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_40' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2063 [1/1] (0.76ns)   --->   "%empty_271 = add i8 %empty_224, i8 47" [src/conv1.cpp:38]   --->   Operation 2063 'add' 'empty_271' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2064 [1/1] (0.00ns)   --->   "%p_cast57 = zext i8 %empty_271" [src/conv1.cpp:38]   --->   Operation 2064 'zext' 'p_cast57' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2065 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_53 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast57" [src/conv1.cpp:38]   --->   Operation 2065 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_53' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2066 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_121 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast44" [src/conv1.cpp:38]   --->   Operation 2066 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_121' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2067 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_134 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast57" [src/conv1.cpp:38]   --->   Operation 2067 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_134' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2068 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_202 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast44" [src/conv1.cpp:38]   --->   Operation 2068 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_202' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2069 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_215 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast57" [src/conv1.cpp:38]   --->   Operation 2069 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_215' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2070 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_348 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_39" [src/conv1.cpp:38]   --->   Operation 2070 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_348' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2071 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_349 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_120" [src/conv1.cpp:38]   --->   Operation 2071 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_349' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2072 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_350 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_201" [src/conv1.cpp:38]   --->   Operation 2072 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_350' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2073 [1/1] (0.47ns)   --->   "%tmp_80 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_348, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_349, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_350, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2073 'mux' 'tmp_80' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2074 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_351 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_40" [src/conv1.cpp:38]   --->   Operation 2074 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_351' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2075 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_352 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_121" [src/conv1.cpp:38]   --->   Operation 2075 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_352' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2076 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_353 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_202" [src/conv1.cpp:38]   --->   Operation 2076 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_353' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2077 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_369 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_46" [src/conv1.cpp:38]   --->   Operation 2077 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_369' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2078 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_370 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_127" [src/conv1.cpp:38]   --->   Operation 2078 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_370' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2079 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_371 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_208" [src/conv1.cpp:38]   --->   Operation 2079 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_371' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2080 [1/1] (0.47ns)   --->   "%tmp_87 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_369, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_370, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_371, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2080 'mux' 'tmp_87' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2081 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_390 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_53" [src/conv1.cpp:38]   --->   Operation 2081 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_390' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2082 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_391 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_134" [src/conv1.cpp:38]   --->   Operation 2082 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_391' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2083 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_392 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_215" [src/conv1.cpp:38]   --->   Operation 2083 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_392' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2084 [1/1] (0.76ns)   --->   "%empty_348 = add i8 %empty_314, i8 34" [src/conv1.cpp:38]   --->   Operation 2084 'add' 'empty_348' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2085 [1/1] (0.00ns)   --->   "%p_cast125 = zext i8 %empty_348" [src/conv1.cpp:38]   --->   Operation 2085 'zext' 'p_cast125' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2086 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_742 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast125" [src/conv1.cpp:38]   --->   Operation 2086 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_742' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2087 [1/1] (0.76ns)   --->   "%empty_361 = add i8 %empty_314, i8 47" [src/conv1.cpp:38]   --->   Operation 2087 'add' 'empty_361' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2088 [1/1] (0.00ns)   --->   "%p_cast138 = zext i8 %empty_361" [src/conv1.cpp:38]   --->   Operation 2088 'zext' 'p_cast138' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2089 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_755 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast138" [src/conv1.cpp:38]   --->   Operation 2089 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_755' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2090 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_823 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast125" [src/conv1.cpp:38]   --->   Operation 2090 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_823' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2091 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_836 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast138" [src/conv1.cpp:38]   --->   Operation 2091 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_836' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2092 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_904 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast125" [src/conv1.cpp:38]   --->   Operation 2092 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_904' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2093 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_917 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast138" [src/conv1.cpp:38]   --->   Operation 2093 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_917' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 2094 [1/1] (0.00ns)   --->   "%sext_ln38_49 = sext i12 %select_ln38_32" [src/conv1.cpp:38]   --->   Operation 2094 'sext' 'sext_ln38_49' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2095 [1/1] (0.00ns)   --->   "%sext_ln38_56 = sext i12 %select_ln38_39" [src/conv1.cpp:38]   --->   Operation 2095 'sext' 'sext_ln38_56' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2096 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1050 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_741" [src/conv1.cpp:38]   --->   Operation 2096 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1050' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2097 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1051 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_822" [src/conv1.cpp:38]   --->   Operation 2097 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1051' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2098 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1052 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_903" [src/conv1.cpp:38]   --->   Operation 2098 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1052' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2099 [1/1] (0.47ns)   --->   "%tmp_80_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1050, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1051, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1052, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2099 'mux' 'tmp_80_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2100 [1/1] (0.37ns)   --->   "%select_ln38_40 = select i1 %icmp_ln41, i12 %tmp_80_mid1, i12 %tmp_80" [src/conv1.cpp:38]   --->   Operation 2100 'select' 'select_ln38_40' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2101 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1053 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_742" [src/conv1.cpp:38]   --->   Operation 2101 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1053' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2102 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1054 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_823" [src/conv1.cpp:38]   --->   Operation 2102 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1054' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2103 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1055 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_904" [src/conv1.cpp:38]   --->   Operation 2103 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1055' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2104 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1071 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_748" [src/conv1.cpp:38]   --->   Operation 2104 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1071' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2105 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1072 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_829" [src/conv1.cpp:38]   --->   Operation 2105 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1072' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2106 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1073 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_910" [src/conv1.cpp:38]   --->   Operation 2106 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1073' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2107 [1/1] (0.47ns)   --->   "%tmp_87_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1071, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1072, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1073, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2107 'mux' 'tmp_87_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2108 [1/1] (0.37ns)   --->   "%select_ln38_47 = select i1 %icmp_ln41, i12 %tmp_87_mid1, i12 %tmp_87" [src/conv1.cpp:38]   --->   Operation 2108 'select' 'select_ln38_47' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2109 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1092 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_755" [src/conv1.cpp:38]   --->   Operation 2109 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1092' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2110 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1093 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_836" [src/conv1.cpp:38]   --->   Operation 2110 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1093' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2111 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1094 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_917" [src/conv1.cpp:38]   --->   Operation 2111 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1094' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_31 : Operation 2112 [1/1] (0.79ns)   --->   "%add_ln55_162 = add i11 %mul_ln55_159, i11 %zext_ln55_92" [src/conv1.cpp:55]   --->   Operation 2112 'add' 'add_ln55_162' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2113 [1/1] (0.00ns)   --->   "%zext_ln55_97 = zext i11 %add_ln55_162" [src/conv1.cpp:55]   --->   Operation 2113 'zext' 'zext_ln55_97' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2114 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1288 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_97" [src/conv1.cpp:55]   --->   Operation 2114 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1288' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2115 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1297 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_97" [src/conv1.cpp:55]   --->   Operation 2115 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1297' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2116 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1306 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_97" [src/conv1.cpp:55]   --->   Operation 2116 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1306' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2117 [1/1] (0.79ns)   --->   "%add_ln55_205 = add i11 %mul_ln55_157, i11 %zext_ln55_147" [src/conv1.cpp:55]   --->   Operation 2117 'add' 'add_ln55_205' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2118 [1/1] (0.00ns)   --->   "%zext_ln55_150 = zext i11 %add_ln55_205" [src/conv1.cpp:55]   --->   Operation 2118 'zext' 'zext_ln55_150' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2119 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1436 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_150" [src/conv1.cpp:55]   --->   Operation 2119 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1436' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2120 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1445 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_150" [src/conv1.cpp:55]   --->   Operation 2120 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1445' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2121 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1454 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_150" [src/conv1.cpp:55]   --->   Operation 2121 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1454' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2122 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_74)   --->   "%mul_ln55_91 = mul i35 %sext_ln55_51, i35 %sext_ln38_41" [src/conv1.cpp:55]   --->   Operation 2122 'mul' 'mul_ln55_91' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2123 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_80 = add i35 %shl_ln55_78, i35 %mul_ln55_98" [src/conv1.cpp:55]   --->   Operation 2123 'add' 'add_ln55_80' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2124 [1/1] (0.00ns)   --->   "%tmp_239 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_80, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2124 'partselect' 'tmp_239' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2125 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_675 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1406" [src/conv1.cpp:55]   --->   Operation 2125 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_675' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 2126 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_676 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1415" [src/conv1.cpp:55]   --->   Operation 2126 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_676' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 2127 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_677 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1424" [src/conv1.cpp:55]   --->   Operation 2127 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_677' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 2128 [1/1] (0.47ns)   --->   "%tmp_156 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_675, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_676, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_677, i2 %trunc_ln55_7" [src/conv1.cpp:55]   --->   Operation 2128 'mux' 'tmp_156' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2129 [1/1] (0.00ns)   --->   "%sext_ln55_59 = sext i24 %tmp_156" [src/conv1.cpp:55]   --->   Operation 2129 'sext' 'sext_ln55_59' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2130 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_81)   --->   "%mul_ln55_99 = mul i35 %sext_ln55_59, i35 %sext_ln38_49" [src/conv1.cpp:55]   --->   Operation 2130 'mul' 'mul_ln55_99' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2131 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_678 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1436" [src/conv1.cpp:55]   --->   Operation 2131 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_678' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 2132 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_679 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1445" [src/conv1.cpp:55]   --->   Operation 2132 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_679' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 2133 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_680 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1454" [src/conv1.cpp:55]   --->   Operation 2133 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_680' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 2134 [1/1] (0.00ns)   --->   "%shl_ln55_84 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_244, i3 0" [src/conv1.cpp:55]   --->   Operation 2134 'bitconcatenate' 'shl_ln55_84' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2135 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_86)   --->   "%mul_ln55_105 = mul i35 %sext_ln55_65, i35 %sext_ln38_55" [src/conv1.cpp:55]   --->   Operation 2135 'mul' 'mul_ln55_105' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2136 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_86 = add i35 %shl_ln55_84, i35 %mul_ln55_105" [src/conv1.cpp:55]   --->   Operation 2136 'add' 'add_ln55_86' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2137 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_642 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1347" [src/conv1.cpp:55]   --->   Operation 2137 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_642' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 2138 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_643 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1356" [src/conv1.cpp:55]   --->   Operation 2138 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_643' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 2139 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_644 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1365" [src/conv1.cpp:55]   --->   Operation 2139 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_644' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 2140 [1/1] (0.47ns)   --->   "%tmp_163 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_642, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_643, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_644, i2 %trunc_ln55_5" [src/conv1.cpp:55]   --->   Operation 2140 'mux' 'tmp_163' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2141 [1/1] (0.00ns)   --->   "%sext_ln55_66 = sext i24 %tmp_163" [src/conv1.cpp:55]   --->   Operation 2141 'sext' 'sext_ln55_66' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2142 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_87)   --->   "%mul_ln55_106 = mul i35 %sext_ln55_66, i35 %sext_ln38_56" [src/conv1.cpp:55]   --->   Operation 2142 'mul' 'mul_ln55_106' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2143 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_91 = add i35 %shl_ln55_89, i35 %mul_ln55_111" [src/conv1.cpp:55]   --->   Operation 2143 'add' 'add_ln55_91' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2144 [1/1] (0.00ns)   --->   "%tmp_251 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_91, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2144 'partselect' 'tmp_251' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2145 [1/1] (0.00ns)   --->   "%shl_ln55_90 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_251, i3 0" [src/conv1.cpp:55]   --->   Operation 2145 'bitconcatenate' 'shl_ln55_90' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2146 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_92)   --->   "%mul_ln55_112 = mul i35 %sext_ln55_72, i35 %sext_ln38_62" [src/conv1.cpp:55]   --->   Operation 2146 'mul' 'mul_ln55_112' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2147 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_92 = add i35 %shl_ln55_90, i35 %mul_ln55_112" [src/conv1.cpp:55]   --->   Operation 2147 'add' 'add_ln55_92' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2148 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_609 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1288" [src/conv1.cpp:55]   --->   Operation 2148 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_609' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 2149 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_610 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1297" [src/conv1.cpp:55]   --->   Operation 2149 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_610' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_31 : Operation 2150 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_611 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1306" [src/conv1.cpp:55]   --->   Operation 2150 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_611' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 32 <SV = 31> <Delay = 2.70>
ST_32 : Operation 2151 [1/1] (0.76ns)   --->   "%empty_265 = add i8 %empty_224, i8 41" [src/conv1.cpp:38]   --->   Operation 2151 'add' 'empty_265' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2152 [1/1] (0.00ns)   --->   "%p_cast51 = zext i8 %empty_265" [src/conv1.cpp:38]   --->   Operation 2152 'zext' 'p_cast51' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2153 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_47 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast51" [src/conv1.cpp:38]   --->   Operation 2153 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_47' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2154 [1/1] (0.76ns)   --->   "%empty_269 = add i8 %empty_224, i8 45" [src/conv1.cpp:38]   --->   Operation 2154 'add' 'empty_269' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2155 [1/1] (0.00ns)   --->   "%p_cast55 = zext i8 %empty_269" [src/conv1.cpp:38]   --->   Operation 2155 'zext' 'p_cast55' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2156 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_51 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast55" [src/conv1.cpp:38]   --->   Operation 2156 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_51' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2157 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_128 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast51" [src/conv1.cpp:38]   --->   Operation 2157 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_128' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2158 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_132 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast55" [src/conv1.cpp:38]   --->   Operation 2158 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_132' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2159 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_209 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast51" [src/conv1.cpp:38]   --->   Operation 2159 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_209' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2160 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_213 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast55" [src/conv1.cpp:38]   --->   Operation 2160 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_213' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2161 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_351 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_40" [src/conv1.cpp:38]   --->   Operation 2161 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_351' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2162 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_352 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_121" [src/conv1.cpp:38]   --->   Operation 2162 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_352' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2163 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_353 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_202" [src/conv1.cpp:38]   --->   Operation 2163 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_353' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2164 [1/1] (0.47ns)   --->   "%tmp_81 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_351, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_352, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_353, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2164 'mux' 'tmp_81' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2165 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_372 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_47" [src/conv1.cpp:38]   --->   Operation 2165 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_372' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2166 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_373 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_128" [src/conv1.cpp:38]   --->   Operation 2166 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_373' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2167 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_374 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_209" [src/conv1.cpp:38]   --->   Operation 2167 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_374' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2168 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_384 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_51" [src/conv1.cpp:38]   --->   Operation 2168 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_384' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2169 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_385 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_132" [src/conv1.cpp:38]   --->   Operation 2169 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_385' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2170 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_386 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_213" [src/conv1.cpp:38]   --->   Operation 2170 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_386' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2171 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_390 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_53" [src/conv1.cpp:38]   --->   Operation 2171 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_390' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2172 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_391 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_134" [src/conv1.cpp:38]   --->   Operation 2172 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_391' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2173 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_392 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_215" [src/conv1.cpp:38]   --->   Operation 2173 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_392' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2174 [1/1] (0.47ns)   --->   "%tmp_94 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_390, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_391, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_392, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2174 'mux' 'tmp_94' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2175 [1/1] (0.76ns)   --->   "%empty_355 = add i8 %empty_314, i8 41" [src/conv1.cpp:38]   --->   Operation 2175 'add' 'empty_355' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2176 [1/1] (0.00ns)   --->   "%p_cast132 = zext i8 %empty_355" [src/conv1.cpp:38]   --->   Operation 2176 'zext' 'p_cast132' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2177 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_749 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast132" [src/conv1.cpp:38]   --->   Operation 2177 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_749' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2178 [1/1] (0.76ns)   --->   "%empty_359 = add i8 %empty_314, i8 45" [src/conv1.cpp:38]   --->   Operation 2178 'add' 'empty_359' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2179 [1/1] (0.00ns)   --->   "%p_cast136 = zext i8 %empty_359" [src/conv1.cpp:38]   --->   Operation 2179 'zext' 'p_cast136' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2180 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_753 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast136" [src/conv1.cpp:38]   --->   Operation 2180 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_753' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2181 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_830 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast132" [src/conv1.cpp:38]   --->   Operation 2181 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_830' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2182 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_834 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast136" [src/conv1.cpp:38]   --->   Operation 2182 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_834' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2183 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_911 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast132" [src/conv1.cpp:38]   --->   Operation 2183 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_911' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2184 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_915 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast136" [src/conv1.cpp:38]   --->   Operation 2184 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_915' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 2185 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1053 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_742" [src/conv1.cpp:38]   --->   Operation 2185 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1053' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2186 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1054 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_823" [src/conv1.cpp:38]   --->   Operation 2186 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1054' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2187 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1055 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_904" [src/conv1.cpp:38]   --->   Operation 2187 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1055' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2188 [1/1] (0.47ns)   --->   "%tmp_81_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1053, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1054, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1055, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2188 'mux' 'tmp_81_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2189 [1/1] (0.37ns)   --->   "%select_ln38_41 = select i1 %icmp_ln41, i12 %tmp_81_mid1, i12 %tmp_81" [src/conv1.cpp:38]   --->   Operation 2189 'select' 'select_ln38_41' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2190 [1/1] (0.00ns)   --->   "%sext_ln38_63 = sext i12 %select_ln38_46" [src/conv1.cpp:38]   --->   Operation 2190 'sext' 'sext_ln38_63' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2191 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1074 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_749" [src/conv1.cpp:38]   --->   Operation 2191 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1074' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2192 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1075 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_830" [src/conv1.cpp:38]   --->   Operation 2192 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1075' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2193 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1076 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_911" [src/conv1.cpp:38]   --->   Operation 2193 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1076' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2194 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1086 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_753" [src/conv1.cpp:38]   --->   Operation 2194 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1086' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2195 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1087 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_834" [src/conv1.cpp:38]   --->   Operation 2195 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1087' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2196 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1088 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_915" [src/conv1.cpp:38]   --->   Operation 2196 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1088' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2197 [1/1] (0.00ns)   --->   "%sext_ln38_70 = sext i12 %select_ln38_53" [src/conv1.cpp:38]   --->   Operation 2197 'sext' 'sext_ln38_70' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2198 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1092 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_755" [src/conv1.cpp:38]   --->   Operation 2198 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1092' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2199 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1093 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_836" [src/conv1.cpp:38]   --->   Operation 2199 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1093' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2200 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1094 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_917" [src/conv1.cpp:38]   --->   Operation 2200 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1094' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_32 : Operation 2201 [1/1] (0.47ns)   --->   "%tmp_94_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1092, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1093, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1094, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2201 'mux' 'tmp_94_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2202 [1/1] (0.37ns)   --->   "%select_ln38_54 = select i1 %icmp_ln41, i12 %tmp_94_mid1, i12 %tmp_94" [src/conv1.cpp:38]   --->   Operation 2202 'select' 'select_ln38_54' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2203 [1/1] (0.79ns)   --->   "%add_ln55_171 = add i11 %mul_ln55_159, i11 %zext_ln55_103" [src/conv1.cpp:55]   --->   Operation 2203 'add' 'add_ln55_171' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2204 [1/1] (0.00ns)   --->   "%zext_ln55_108 = zext i11 %add_ln55_171" [src/conv1.cpp:55]   --->   Operation 2204 'zext' 'zext_ln55_108' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2205 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1318 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_108" [src/conv1.cpp:55]   --->   Operation 2205 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1318' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2206 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1327 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_108" [src/conv1.cpp:55]   --->   Operation 2206 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1327' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2207 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1336 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_108" [src/conv1.cpp:55]   --->   Operation 2207 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1336' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2208 [1/1] (0.79ns)   --->   "%add_ln55_188 = add i11 %mul_ln55_158, i11 %zext_ln55_125" [src/conv1.cpp:55]   --->   Operation 2208 'add' 'add_ln55_188' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2209 [1/1] (0.00ns)   --->   "%zext_ln55_129 = zext i11 %add_ln55_188" [src/conv1.cpp:55]   --->   Operation 2209 'zext' 'zext_ln55_129' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2210 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1377 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_129" [src/conv1.cpp:55]   --->   Operation 2210 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1377' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2211 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1386 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_129" [src/conv1.cpp:55]   --->   Operation 2211 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1386' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2212 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1395 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_129" [src/conv1.cpp:55]   --->   Operation 2212 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1395' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2213 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_74)   --->   "%mul_ln55_91 = mul i35 %sext_ln55_51, i35 %sext_ln38_41" [src/conv1.cpp:55]   --->   Operation 2213 'mul' 'mul_ln55_91' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2214 [1/1] (0.00ns)   --->   "%shl_ln55_72 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_231, i3 0" [src/conv1.cpp:55]   --->   Operation 2214 'bitconcatenate' 'shl_ln55_72' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2215 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_74 = add i35 %shl_ln55_72, i35 %mul_ln55_91" [src/conv1.cpp:55]   --->   Operation 2215 'add' 'add_ln55_74' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2216 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_81)   --->   "%mul_ln55_99 = mul i35 %sext_ln55_59, i35 %sext_ln38_49" [src/conv1.cpp:55]   --->   Operation 2216 'mul' 'mul_ln55_99' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2217 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_678 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1436" [src/conv1.cpp:55]   --->   Operation 2217 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_678' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2218 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_679 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1445" [src/conv1.cpp:55]   --->   Operation 2218 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_679' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2219 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_680 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1454" [src/conv1.cpp:55]   --->   Operation 2219 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_680' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2220 [1/1] (0.47ns)   --->   "%tmp_157 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_678, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_679, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_680, i2 %trunc_ln55_8" [src/conv1.cpp:55]   --->   Operation 2220 'mux' 'tmp_157' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2221 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_86 = add i35 %shl_ln55_84, i35 %mul_ln55_105" [src/conv1.cpp:55]   --->   Operation 2221 'add' 'add_ln55_86' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2222 [1/1] (0.00ns)   --->   "%tmp_245 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_86, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2222 'partselect' 'tmp_245' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2223 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_87)   --->   "%mul_ln55_106 = mul i35 %sext_ln55_66, i35 %sext_ln38_56" [src/conv1.cpp:55]   --->   Operation 2223 'mul' 'mul_ln55_106' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2224 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_645 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1377" [src/conv1.cpp:55]   --->   Operation 2224 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_645' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2225 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_646 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1386" [src/conv1.cpp:55]   --->   Operation 2225 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_646' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2226 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_647 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1395" [src/conv1.cpp:55]   --->   Operation 2226 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_647' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2227 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_92 = add i35 %shl_ln55_90, i35 %mul_ln55_112" [src/conv1.cpp:55]   --->   Operation 2227 'add' 'add_ln55_92' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2228 [1/1] (0.00ns)   --->   "%tmp_252 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_92, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2228 'partselect' 'tmp_252' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2229 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_609 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1288" [src/conv1.cpp:55]   --->   Operation 2229 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_609' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2230 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_610 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1297" [src/conv1.cpp:55]   --->   Operation 2230 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_610' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2231 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_611 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1306" [src/conv1.cpp:55]   --->   Operation 2231 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_611' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2232 [1/1] (0.47ns)   --->   "%tmp_170 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_609, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_610, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_611, i2 %trunc_ln55_3" [src/conv1.cpp:55]   --->   Operation 2232 'mux' 'tmp_170' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2233 [1/1] (0.00ns)   --->   "%sext_ln55_73 = sext i24 %tmp_170" [src/conv1.cpp:55]   --->   Operation 2233 'sext' 'sext_ln55_73' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2234 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_93)   --->   "%mul_ln55_113 = mul i35 %sext_ln55_73, i35 %sext_ln38_63" [src/conv1.cpp:55]   --->   Operation 2234 'mul' 'mul_ln55_113' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2235 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_612 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1318" [src/conv1.cpp:55]   --->   Operation 2235 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_612' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2236 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_613 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1327" [src/conv1.cpp:55]   --->   Operation 2236 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_613' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2237 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_614 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1336" [src/conv1.cpp:55]   --->   Operation 2237 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_614' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_32 : Operation 2238 [1/1] (0.00ns)   --->   "%sext_ln55_80 = sext i24 %tmp_177" [src/conv1.cpp:55]   --->   Operation 2238 'sext' 'sext_ln55_80' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2239 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_99)   --->   "%mul_ln55_120 = mul i35 %sext_ln55_80, i35 %sext_ln38_70" [src/conv1.cpp:55]   --->   Operation 2239 'mul' 'mul_ln55_120' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 3.27>
ST_33 : Operation 2240 [1/1] (0.76ns)   --->   "%empty_272 = add i8 %empty_224, i8 48" [src/conv1.cpp:38]   --->   Operation 2240 'add' 'empty_272' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2241 [1/1] (0.00ns)   --->   "%p_cast58 = zext i8 %empty_272" [src/conv1.cpp:38]   --->   Operation 2241 'zext' 'p_cast58' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2242 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_54 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast58" [src/conv1.cpp:38]   --->   Operation 2242 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_54' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2243 [1/1] (0.76ns)   --->   "%empty_279 = add i8 %empty_224, i8 55" [src/conv1.cpp:38]   --->   Operation 2243 'add' 'empty_279' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2244 [1/1] (0.00ns)   --->   "%p_cast65 = zext i8 %empty_279" [src/conv1.cpp:38]   --->   Operation 2244 'zext' 'p_cast65' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2245 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_61 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast65" [src/conv1.cpp:38]   --->   Operation 2245 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_61' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2246 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_135 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast58" [src/conv1.cpp:38]   --->   Operation 2246 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_135' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2247 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_142 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast65" [src/conv1.cpp:38]   --->   Operation 2247 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_142' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2248 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_216 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast58" [src/conv1.cpp:38]   --->   Operation 2248 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_216' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2249 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_223 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast65" [src/conv1.cpp:38]   --->   Operation 2249 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_223' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2250 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_372 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_47" [src/conv1.cpp:38]   --->   Operation 2250 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_372' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2251 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_373 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_128" [src/conv1.cpp:38]   --->   Operation 2251 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_373' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2252 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_374 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_209" [src/conv1.cpp:38]   --->   Operation 2252 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_374' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2253 [1/1] (0.47ns)   --->   "%tmp_88 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_372, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_373, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_374, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2253 'mux' 'tmp_88' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2254 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_384 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_51" [src/conv1.cpp:38]   --->   Operation 2254 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_384' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2255 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_385 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_132" [src/conv1.cpp:38]   --->   Operation 2255 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_385' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2256 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_386 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_213" [src/conv1.cpp:38]   --->   Operation 2256 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_386' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2257 [1/1] (0.47ns)   --->   "%tmp_92 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_384, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_385, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_386, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2257 'mux' 'tmp_92' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2258 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_393 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_54" [src/conv1.cpp:38]   --->   Operation 2258 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_393' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2259 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_394 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_135" [src/conv1.cpp:38]   --->   Operation 2259 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_394' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2260 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_395 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_216" [src/conv1.cpp:38]   --->   Operation 2260 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_395' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2261 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_414 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_61" [src/conv1.cpp:38]   --->   Operation 2261 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_414' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2262 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_415 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_142" [src/conv1.cpp:38]   --->   Operation 2262 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_415' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2263 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_416 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_223" [src/conv1.cpp:38]   --->   Operation 2263 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_416' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2264 [1/1] (0.76ns)   --->   "%empty_362 = add i8 %empty_314, i8 48" [src/conv1.cpp:38]   --->   Operation 2264 'add' 'empty_362' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2265 [1/1] (0.00ns)   --->   "%p_cast139 = zext i8 %empty_362" [src/conv1.cpp:38]   --->   Operation 2265 'zext' 'p_cast139' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2266 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_756 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast139" [src/conv1.cpp:38]   --->   Operation 2266 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_756' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2267 [1/1] (0.76ns)   --->   "%empty_369 = add i8 %empty_314, i8 55" [src/conv1.cpp:38]   --->   Operation 2267 'add' 'empty_369' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2268 [1/1] (0.00ns)   --->   "%p_cast146 = zext i8 %empty_369" [src/conv1.cpp:38]   --->   Operation 2268 'zext' 'p_cast146' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2269 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_763 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast146" [src/conv1.cpp:38]   --->   Operation 2269 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_763' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2270 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_837 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast139" [src/conv1.cpp:38]   --->   Operation 2270 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_837' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2271 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_844 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast146" [src/conv1.cpp:38]   --->   Operation 2271 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_844' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2272 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_918 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast139" [src/conv1.cpp:38]   --->   Operation 2272 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_918' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2273 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_925 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast146" [src/conv1.cpp:38]   --->   Operation 2273 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_925' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 2274 [1/1] (0.00ns)   --->   "%sext_ln38_57 = sext i12 %select_ln38_40" [src/conv1.cpp:38]   --->   Operation 2274 'sext' 'sext_ln38_57' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2275 [1/1] (0.00ns)   --->   "%sext_ln38_64 = sext i12 %select_ln38_47" [src/conv1.cpp:38]   --->   Operation 2275 'sext' 'sext_ln38_64' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2276 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1074 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_749" [src/conv1.cpp:38]   --->   Operation 2276 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1074' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2277 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1075 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_830" [src/conv1.cpp:38]   --->   Operation 2277 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1075' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2278 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1076 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_911" [src/conv1.cpp:38]   --->   Operation 2278 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1076' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2279 [1/1] (0.47ns)   --->   "%tmp_88_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1074, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1075, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1076, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2279 'mux' 'tmp_88_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2280 [1/1] (0.37ns)   --->   "%select_ln38_48 = select i1 %icmp_ln41, i12 %tmp_88_mid1, i12 %tmp_88" [src/conv1.cpp:38]   --->   Operation 2280 'select' 'select_ln38_48' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2281 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1086 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_753" [src/conv1.cpp:38]   --->   Operation 2281 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1086' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2282 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1087 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_834" [src/conv1.cpp:38]   --->   Operation 2282 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1087' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2283 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1088 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_915" [src/conv1.cpp:38]   --->   Operation 2283 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1088' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2284 [1/1] (0.47ns)   --->   "%tmp_92_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1086, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1087, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1088, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2284 'mux' 'tmp_92_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2285 [1/1] (0.37ns)   --->   "%select_ln38_52 = select i1 %icmp_ln41, i12 %tmp_92_mid1, i12 %tmp_92" [src/conv1.cpp:38]   --->   Operation 2285 'select' 'select_ln38_52' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2286 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1095 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_756" [src/conv1.cpp:38]   --->   Operation 2286 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1095' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2287 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1096 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_837" [src/conv1.cpp:38]   --->   Operation 2287 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1096' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2288 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1097 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_918" [src/conv1.cpp:38]   --->   Operation 2288 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1097' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2289 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1116 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_763" [src/conv1.cpp:38]   --->   Operation 2289 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1116' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2290 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1117 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_844" [src/conv1.cpp:38]   --->   Operation 2290 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1117' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2291 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1118 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_925" [src/conv1.cpp:38]   --->   Operation 2291 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1118' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_33 : Operation 2292 [1/1] (0.79ns)   --->   "%add_ln55_136 = add i11 %mul_ln55_160, i11 %zext_ln55_60" [src/conv1.cpp:55]   --->   Operation 2292 'add' 'add_ln55_136' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2293 [1/1] (0.00ns)   --->   "%zext_ln55_66 = zext i11 %add_ln55_136" [src/conv1.cpp:55]   --->   Operation 2293 'zext' 'zext_ln55_66' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2294 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1199 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_66" [src/conv1.cpp:55]   --->   Operation 2294 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1199' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2295 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1208 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_66" [src/conv1.cpp:55]   --->   Operation 2295 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1208' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2296 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1217 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_66" [src/conv1.cpp:55]   --->   Operation 2296 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1217' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2297 [1/1] (0.79ns)   --->   "%add_ln55_154 = add i11 %mul_ln55_160, i11 %zext_ln55_81" [src/conv1.cpp:55]   --->   Operation 2297 'add' 'add_ln55_154' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2298 [1/1] (0.00ns)   --->   "%zext_ln55_87 = zext i11 %add_ln55_154" [src/conv1.cpp:55]   --->   Operation 2298 'zext' 'zext_ln55_87' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2299 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1259 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_87" [src/conv1.cpp:55]   --->   Operation 2299 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1259' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2300 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1268 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_87" [src/conv1.cpp:55]   --->   Operation 2300 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1268' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2301 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1277 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_87" [src/conv1.cpp:55]   --->   Operation 2301 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1277' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2302 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_74 = add i35 %shl_ln55_72, i35 %mul_ln55_91" [src/conv1.cpp:55]   --->   Operation 2302 'add' 'add_ln55_74' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2303 [1/1] (0.00ns)   --->   "%tmp_229 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_74, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2303 'partselect' 'tmp_229' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2304 [1/1] (0.00ns)   --->   "%sext_ln58_31 = sext i32 %add_ln58" [src/conv1.cpp:58]   --->   Operation 2304 'sext' 'sext_ln58_31' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2305 [1/1] (0.00ns)   --->   "%sext_ln58_32 = sext i32 %tmp_229" [src/conv1.cpp:58]   --->   Operation 2305 'sext' 'sext_ln58_32' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2306 [1/1] (1.01ns)   --->   "%sub_ln58_15 = sub i33 0, i33 %sext_ln58_31" [src/conv1.cpp:58]   --->   Operation 2306 'sub' 'sub_ln58_15' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2307 [1/1] (1.01ns)   --->   "%icmp_ln58_15 = icmp_eq  i33 %sext_ln58_32, i33 %sub_ln58_15" [src/conv1.cpp:58]   --->   Operation 2307 'icmp' 'icmp_ln58_15' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2308 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_15, void %if.end.i.i.1, void %if.then.i.i.1" [src/conv1.cpp:58]   --->   Operation 2308 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2309 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_187, void %V32.i.i24.i.i103.case.01041, void %V32.i.i24.i.i103.case.11042" [src/conv1.cpp:58]   --->   Operation 2309 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_15)> <Delay = 0.00>
ST_33 : Operation 2310 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:58]   --->   Operation 2310 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp_187 & icmp_ln58_15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_33 : Operation 2311 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit1040" [src/conv1.cpp:58]   --->   Operation 2311 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp_187 & icmp_ln58_15)> <Delay = 0.00>
ST_33 : Operation 2312 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7" [src/conv1.cpp:58]   --->   Operation 2312 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp_187 & icmp_ln58_15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_33 : Operation 2313 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit1040" [src/conv1.cpp:58]   --->   Operation 2313 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp_187 & icmp_ln58_15)> <Delay = 0.00>
ST_33 : Operation 2314 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i.1" [src/conv1.cpp:58]   --->   Operation 2314 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_15)> <Delay = 0.00>
ST_33 : Operation 2315 [1/1] (1.01ns)   --->   "%add_ln58_15 = add i32 %tmp_229, i32 %add_ln58" [src/conv1.cpp:58]   --->   Operation 2315 'add' 'add_ln58_15' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2316 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_187, void %V32.i.i24.i.i103.case.0614, void %V32.i.i24.i.i103.case.1615" [src/conv1.cpp:58]   --->   Operation 2316 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2317 [1/1] (0.00ns)   --->   "%shl_ln55_79 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_239, i3 0" [src/conv1.cpp:55]   --->   Operation 2317 'bitconcatenate' 'shl_ln55_79' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2318 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_81)   --->   "%mul_ln55_99 = mul i35 %sext_ln55_59, i35 %sext_ln38_49" [src/conv1.cpp:55]   --->   Operation 2318 'mul' 'mul_ln55_99' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2319 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_81 = add i35 %shl_ln55_79, i35 %mul_ln55_99" [src/conv1.cpp:55]   --->   Operation 2319 'add' 'add_ln55_81' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2320 [1/1] (0.00ns)   --->   "%shl_ln55_85 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_245, i3 0" [src/conv1.cpp:55]   --->   Operation 2320 'bitconcatenate' 'shl_ln55_85' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2321 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_87)   --->   "%mul_ln55_106 = mul i35 %sext_ln55_66, i35 %sext_ln38_56" [src/conv1.cpp:55]   --->   Operation 2321 'mul' 'mul_ln55_106' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2322 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_87 = add i35 %shl_ln55_85, i35 %mul_ln55_106" [src/conv1.cpp:55]   --->   Operation 2322 'add' 'add_ln55_87' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2323 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_645 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1377" [src/conv1.cpp:55]   --->   Operation 2323 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_645' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2324 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_646 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1386" [src/conv1.cpp:55]   --->   Operation 2324 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_646' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2325 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_647 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1395" [src/conv1.cpp:55]   --->   Operation 2325 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_647' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2326 [1/1] (0.47ns)   --->   "%tmp_164 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_645, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_646, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_647, i2 %trunc_ln55_6" [src/conv1.cpp:55]   --->   Operation 2326 'mux' 'tmp_164' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2327 [1/1] (0.00ns)   --->   "%sext_ln55_67 = sext i24 %tmp_164" [src/conv1.cpp:55]   --->   Operation 2327 'sext' 'sext_ln55_67' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2328 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_88)   --->   "%mul_ln55_107 = mul i35 %sext_ln55_67, i35 %sext_ln38_57" [src/conv1.cpp:55]   --->   Operation 2328 'mul' 'mul_ln55_107' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2329 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_93)   --->   "%mul_ln55_113 = mul i35 %sext_ln55_73, i35 %sext_ln38_63" [src/conv1.cpp:55]   --->   Operation 2329 'mul' 'mul_ln55_113' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2330 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_612 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1318" [src/conv1.cpp:55]   --->   Operation 2330 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_612' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2331 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_613 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1327" [src/conv1.cpp:55]   --->   Operation 2331 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_613' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2332 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_614 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1336" [src/conv1.cpp:55]   --->   Operation 2332 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_614' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2333 [1/1] (0.47ns)   --->   "%tmp_171 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_612, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_613, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_614, i2 %trunc_ln55_4" [src/conv1.cpp:55]   --->   Operation 2333 'mux' 'tmp_171' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2334 [1/1] (0.00ns)   --->   "%sext_ln55_74 = sext i24 %tmp_171" [src/conv1.cpp:55]   --->   Operation 2334 'sext' 'sext_ln55_74' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_33 : Operation 2335 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_94)   --->   "%mul_ln55_114 = mul i35 %sext_ln55_74, i35 %sext_ln38_64" [src/conv1.cpp:55]   --->   Operation 2335 'mul' 'mul_ln55_114' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2336 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_573 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1199" [src/conv1.cpp:55]   --->   Operation 2336 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_573' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2337 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_574 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1208" [src/conv1.cpp:55]   --->   Operation 2337 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_574' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2338 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_575 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1217" [src/conv1.cpp:55]   --->   Operation 2338 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_575' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2339 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_99)   --->   "%mul_ln55_120 = mul i35 %sext_ln55_80, i35 %sext_ln38_70" [src/conv1.cpp:55]   --->   Operation 2339 'mul' 'mul_ln55_120' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2340 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_579 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1259" [src/conv1.cpp:55]   --->   Operation 2340 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_579' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2341 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_580 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1268" [src/conv1.cpp:55]   --->   Operation 2341 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_580' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_33 : Operation 2342 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_581 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1277" [src/conv1.cpp:55]   --->   Operation 2342 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_581' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 34 <SV = 33> <Delay = 5.32>
ST_34 : Operation 2343 [1/1] (0.76ns)   --->   "%empty_259 = add i8 %empty_224, i8 35" [src/conv1.cpp:38]   --->   Operation 2343 'add' 'empty_259' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2344 [1/1] (0.00ns)   --->   "%p_cast45 = zext i8 %empty_259" [src/conv1.cpp:38]   --->   Operation 2344 'zext' 'p_cast45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2345 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_41 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast45" [src/conv1.cpp:38]   --->   Operation 2345 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2346 [1/1] (0.76ns)   --->   "%empty_266 = add i8 %empty_224, i8 42" [src/conv1.cpp:38]   --->   Operation 2346 'add' 'empty_266' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2347 [1/1] (0.00ns)   --->   "%p_cast52 = zext i8 %empty_266" [src/conv1.cpp:38]   --->   Operation 2347 'zext' 'p_cast52' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2348 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_48 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast52" [src/conv1.cpp:38]   --->   Operation 2348 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2349 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_122 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast45" [src/conv1.cpp:38]   --->   Operation 2349 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_122' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2350 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_129 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast52" [src/conv1.cpp:38]   --->   Operation 2350 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_129' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2351 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_203 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast45" [src/conv1.cpp:38]   --->   Operation 2351 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_203' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2352 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_210 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast52" [src/conv1.cpp:38]   --->   Operation 2352 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_210' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2353 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_354 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_41" [src/conv1.cpp:38]   --->   Operation 2353 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_354' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2354 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_355 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_122" [src/conv1.cpp:38]   --->   Operation 2354 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_355' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2355 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_356 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_203" [src/conv1.cpp:38]   --->   Operation 2355 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_356' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2356 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_375 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_48" [src/conv1.cpp:38]   --->   Operation 2356 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_375' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2357 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_376 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_129" [src/conv1.cpp:38]   --->   Operation 2357 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_376' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2358 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_377 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_210" [src/conv1.cpp:38]   --->   Operation 2358 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_377' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2359 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_393 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_54" [src/conv1.cpp:38]   --->   Operation 2359 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_393' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2360 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_394 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_135" [src/conv1.cpp:38]   --->   Operation 2360 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_394' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2361 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_395 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_216" [src/conv1.cpp:38]   --->   Operation 2361 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_395' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2362 [1/1] (0.47ns)   --->   "%tmp_95 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_393, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_394, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_395, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2362 'mux' 'tmp_95' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2363 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_414 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_61" [src/conv1.cpp:38]   --->   Operation 2363 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_414' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2364 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_415 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_142" [src/conv1.cpp:38]   --->   Operation 2364 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_415' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2365 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_416 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_223" [src/conv1.cpp:38]   --->   Operation 2365 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_416' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2366 [1/1] (0.47ns)   --->   "%tmp_102 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_414, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_415, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_416, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2366 'mux' 'tmp_102' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2367 [1/1] (0.76ns)   --->   "%empty_349 = add i8 %empty_314, i8 35" [src/conv1.cpp:38]   --->   Operation 2367 'add' 'empty_349' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2368 [1/1] (0.00ns)   --->   "%p_cast126 = zext i8 %empty_349" [src/conv1.cpp:38]   --->   Operation 2368 'zext' 'p_cast126' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2369 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_743 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast126" [src/conv1.cpp:38]   --->   Operation 2369 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_743' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2370 [1/1] (0.76ns)   --->   "%empty_356 = add i8 %empty_314, i8 42" [src/conv1.cpp:38]   --->   Operation 2370 'add' 'empty_356' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2371 [1/1] (0.00ns)   --->   "%p_cast133 = zext i8 %empty_356" [src/conv1.cpp:38]   --->   Operation 2371 'zext' 'p_cast133' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2372 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_750 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast133" [src/conv1.cpp:38]   --->   Operation 2372 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_750' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2373 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_824 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast126" [src/conv1.cpp:38]   --->   Operation 2373 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_824' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2374 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_831 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast133" [src/conv1.cpp:38]   --->   Operation 2374 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_831' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2375 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_905 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast126" [src/conv1.cpp:38]   --->   Operation 2375 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_905' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2376 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_912 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast133" [src/conv1.cpp:38]   --->   Operation 2376 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_912' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 2377 [1/1] (0.00ns)   --->   "%sext_ln38_50 = sext i12 %select_ln38_33" [src/conv1.cpp:38]   --->   Operation 2377 'sext' 'sext_ln38_50' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2378 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1056 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_743" [src/conv1.cpp:38]   --->   Operation 2378 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1056' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2379 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1057 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_824" [src/conv1.cpp:38]   --->   Operation 2379 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1057' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2380 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1058 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_905" [src/conv1.cpp:38]   --->   Operation 2380 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1058' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2381 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1077 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_750" [src/conv1.cpp:38]   --->   Operation 2381 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1077' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2382 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1078 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_831" [src/conv1.cpp:38]   --->   Operation 2382 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1078' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2383 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1079 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_912" [src/conv1.cpp:38]   --->   Operation 2383 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1079' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2384 [1/1] (0.00ns)   --->   "%sext_ln38_69 = sext i12 %select_ln38_52" [src/conv1.cpp:38]   --->   Operation 2384 'sext' 'sext_ln38_69' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2385 [1/1] (0.00ns)   --->   "%sext_ln38_71 = sext i12 %select_ln38_54" [src/conv1.cpp:38]   --->   Operation 2385 'sext' 'sext_ln38_71' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2386 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1095 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_756" [src/conv1.cpp:38]   --->   Operation 2386 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1095' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2387 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1096 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_837" [src/conv1.cpp:38]   --->   Operation 2387 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1096' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2388 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1097 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_918" [src/conv1.cpp:38]   --->   Operation 2388 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1097' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2389 [1/1] (0.47ns)   --->   "%tmp_95_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1095, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1096, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1097, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2389 'mux' 'tmp_95_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2390 [1/1] (0.37ns)   --->   "%select_ln38_55 = select i1 %icmp_ln41, i12 %tmp_95_mid1, i12 %tmp_95" [src/conv1.cpp:38]   --->   Operation 2390 'select' 'select_ln38_55' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2391 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1116 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_763" [src/conv1.cpp:38]   --->   Operation 2391 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1116' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2392 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1117 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_844" [src/conv1.cpp:38]   --->   Operation 2392 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1117' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2393 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1118 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_925" [src/conv1.cpp:38]   --->   Operation 2393 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1118' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_34 : Operation 2394 [1/1] (0.47ns)   --->   "%tmp_102_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1116, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1117, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1118, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2394 'mux' 'tmp_102_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2395 [1/1] (0.37ns)   --->   "%select_ln38_62 = select i1 %icmp_ln41, i12 %tmp_102_mid1, i12 %tmp_102" [src/conv1.cpp:38]   --->   Operation 2395 'select' 'select_ln38_62' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2396 [1/1] (0.79ns)   --->   "%add_ln55_146 = add i11 %mul_ln55_161, i11 %zext_ln55_70" [src/conv1.cpp:55]   --->   Operation 2396 'add' 'add_ln55_146' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2397 [1/1] (0.00ns)   --->   "%zext_ln55_77 = zext i11 %add_ln55_146" [src/conv1.cpp:55]   --->   Operation 2397 'zext' 'zext_ln55_77' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2398 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1230 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_77" [src/conv1.cpp:55]   --->   Operation 2398 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1230' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2399 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1239 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_77" [src/conv1.cpp:55]   --->   Operation 2399 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1239' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2400 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1248 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_77" [src/conv1.cpp:55]   --->   Operation 2400 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1248' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2401 [1/1] (0.79ns)   --->   "%add_ln55_197 = add i11 %mul_ln55_158, i11 %zext_ln55_136" [src/conv1.cpp:55]   --->   Operation 2401 'add' 'add_ln55_197' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2402 [1/1] (0.00ns)   --->   "%zext_ln55_140 = zext i11 %add_ln55_197" [src/conv1.cpp:55]   --->   Operation 2402 'zext' 'zext_ln55_140' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2403 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1407 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_140" [src/conv1.cpp:55]   --->   Operation 2403 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1407' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2404 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1416 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_140" [src/conv1.cpp:55]   --->   Operation 2404 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1416' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2405 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1425 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_140" [src/conv1.cpp:55]   --->   Operation 2405 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1425' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2406 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %add_ln58_15, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:58]   --->   Operation 2406 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp_187)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_34 : Operation 2407 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit613" [src/conv1.cpp:58]   --->   Operation 2407 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp_187)> <Delay = 0.00>
ST_34 : Operation 2408 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %add_ln58_15, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7" [src/conv1.cpp:58]   --->   Operation 2408 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp_187)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_34 : Operation 2409 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit613" [src/conv1.cpp:58]   --->   Operation 2409 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp_187)> <Delay = 0.00>
ST_34 : Operation 2410 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_81 = add i35 %shl_ln55_79, i35 %mul_ln55_99" [src/conv1.cpp:55]   --->   Operation 2410 'add' 'add_ln55_81' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2411 [1/1] (0.00ns)   --->   "%sext_ln55_60 = sext i24 %tmp_157" [src/conv1.cpp:55]   --->   Operation 2411 'sext' 'sext_ln55_60' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2412 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_82)   --->   "%mul_ln55_100 = mul i35 %sext_ln55_60, i35 %sext_ln38_50" [src/conv1.cpp:55]   --->   Operation 2412 'mul' 'mul_ln55_100' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2413 [1/1] (0.00ns)   --->   "%tmp_240 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_81, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2413 'partselect' 'tmp_240' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2414 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_87 = add i35 %shl_ln55_85, i35 %mul_ln55_106" [src/conv1.cpp:55]   --->   Operation 2414 'add' 'add_ln55_87' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2415 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_87, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2415 'partselect' 'tmp_246' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2416 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_88)   --->   "%mul_ln55_107 = mul i35 %sext_ln55_67, i35 %sext_ln38_57" [src/conv1.cpp:55]   --->   Operation 2416 'mul' 'mul_ln55_107' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2417 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_648 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1407" [src/conv1.cpp:55]   --->   Operation 2417 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_648' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2418 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_649 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1416" [src/conv1.cpp:55]   --->   Operation 2418 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_649' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2419 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_650 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1425" [src/conv1.cpp:55]   --->   Operation 2419 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_650' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2420 [1/1] (0.00ns)   --->   "%shl_ln55_91 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_252, i3 0" [src/conv1.cpp:55]   --->   Operation 2420 'bitconcatenate' 'shl_ln55_91' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2421 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_93)   --->   "%mul_ln55_113 = mul i35 %sext_ln55_73, i35 %sext_ln38_63" [src/conv1.cpp:55]   --->   Operation 2421 'mul' 'mul_ln55_113' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2422 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_93 = add i35 %shl_ln55_91, i35 %mul_ln55_113" [src/conv1.cpp:55]   --->   Operation 2422 'add' 'add_ln55_93' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2423 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_94)   --->   "%mul_ln55_114 = mul i35 %sext_ln55_74, i35 %sext_ln38_64" [src/conv1.cpp:55]   --->   Operation 2423 'mul' 'mul_ln55_114' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2424 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_573 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1199" [src/conv1.cpp:55]   --->   Operation 2424 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_573' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2425 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_574 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1208" [src/conv1.cpp:55]   --->   Operation 2425 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_574' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2426 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_575 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1217" [src/conv1.cpp:55]   --->   Operation 2426 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_575' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2427 [1/1] (0.47ns)   --->   "%tmp_176 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_573, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_574, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_575, i2 %trunc_ln" [src/conv1.cpp:55]   --->   Operation 2427 'mux' 'tmp_176' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2428 [1/1] (0.00ns)   --->   "%sext_ln55_79 = sext i24 %tmp_176" [src/conv1.cpp:55]   --->   Operation 2428 'sext' 'sext_ln55_79' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2429 [1/1] (2.96ns)   --->   "%mul_ln55_119 = mul i35 %sext_ln55_79, i35 %sext_ln38_69" [src/conv1.cpp:55]   --->   Operation 2429 'mul' 'mul_ln55_119' <Predicate = (!icmp_ln38)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2430 [1/1] (0.00ns)   --->   "%tmp_259 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln55_119, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2430 'partselect' 'tmp_259' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2431 [1/1] (0.00ns)   --->   "%shl_ln55_97 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_259, i3 0" [src/conv1.cpp:55]   --->   Operation 2431 'bitconcatenate' 'shl_ln55_97' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2432 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_99)   --->   "%mul_ln55_120 = mul i35 %sext_ln55_80, i35 %sext_ln38_70" [src/conv1.cpp:55]   --->   Operation 2432 'mul' 'mul_ln55_120' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2433 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_99 = add i35 %shl_ln55_97, i35 %mul_ln55_120" [src/conv1.cpp:55]   --->   Operation 2433 'add' 'add_ln55_99' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2434 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_579 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1259" [src/conv1.cpp:55]   --->   Operation 2434 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_579' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2435 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_580 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1268" [src/conv1.cpp:55]   --->   Operation 2435 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_580' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2436 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_581 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1277" [src/conv1.cpp:55]   --->   Operation 2436 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_581' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2437 [1/1] (0.47ns)   --->   "%tmp_178 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_579, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_580, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_581, i2 %trunc_ln55_2" [src/conv1.cpp:55]   --->   Operation 2437 'mux' 'tmp_178' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2438 [1/1] (0.00ns)   --->   "%sext_ln55_81 = sext i24 %tmp_178" [src/conv1.cpp:55]   --->   Operation 2438 'sext' 'sext_ln55_81' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_34 : Operation 2439 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_100)   --->   "%mul_ln55_121 = mul i35 %sext_ln55_81, i35 %sext_ln38_71" [src/conv1.cpp:55]   --->   Operation 2439 'mul' 'mul_ln55_121' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2440 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_549 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1230" [src/conv1.cpp:55]   --->   Operation 2440 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_549' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2441 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_550 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1239" [src/conv1.cpp:55]   --->   Operation 2441 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_550' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_34 : Operation 2442 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_551 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1248" [src/conv1.cpp:55]   --->   Operation 2442 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_551' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 35 <SV = 34> <Delay = 2.70>
ST_35 : Operation 2443 [1/1] (0.76ns)   --->   "%empty_273 = add i8 %empty_224, i8 49" [src/conv1.cpp:38]   --->   Operation 2443 'add' 'empty_273' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2444 [1/1] (0.00ns)   --->   "%p_cast59 = zext i8 %empty_273" [src/conv1.cpp:38]   --->   Operation 2444 'zext' 'p_cast59' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2445 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_55 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast59" [src/conv1.cpp:38]   --->   Operation 2445 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_55' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2446 [1/1] (0.76ns)   --->   "%empty_280 = add i8 %empty_224, i8 56" [src/conv1.cpp:38]   --->   Operation 2446 'add' 'empty_280' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2447 [1/1] (0.00ns)   --->   "%p_cast66 = zext i8 %empty_280" [src/conv1.cpp:38]   --->   Operation 2447 'zext' 'p_cast66' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2448 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_62 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast66" [src/conv1.cpp:38]   --->   Operation 2448 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_62' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2449 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_136 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast59" [src/conv1.cpp:38]   --->   Operation 2449 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_136' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2450 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_143 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast66" [src/conv1.cpp:38]   --->   Operation 2450 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_143' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2451 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_217 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast59" [src/conv1.cpp:38]   --->   Operation 2451 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_217' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2452 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_224 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast66" [src/conv1.cpp:38]   --->   Operation 2452 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_224' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2453 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_354 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_41" [src/conv1.cpp:38]   --->   Operation 2453 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_354' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2454 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_355 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_122" [src/conv1.cpp:38]   --->   Operation 2454 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_355' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2455 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_356 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_203" [src/conv1.cpp:38]   --->   Operation 2455 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_356' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2456 [1/1] (0.47ns)   --->   "%tmp_82 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_354, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_355, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_356, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2456 'mux' 'tmp_82' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2457 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_375 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_48" [src/conv1.cpp:38]   --->   Operation 2457 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_375' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2458 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_376 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_129" [src/conv1.cpp:38]   --->   Operation 2458 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_376' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2459 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_377 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_210" [src/conv1.cpp:38]   --->   Operation 2459 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_377' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2460 [1/1] (0.47ns)   --->   "%tmp_89 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_375, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_376, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_377, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2460 'mux' 'tmp_89' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2461 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_396 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_55" [src/conv1.cpp:38]   --->   Operation 2461 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_396' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2462 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_397 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_136" [src/conv1.cpp:38]   --->   Operation 2462 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_397' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2463 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_398 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_217" [src/conv1.cpp:38]   --->   Operation 2463 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_398' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2464 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_417 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_62" [src/conv1.cpp:38]   --->   Operation 2464 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_417' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2465 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_418 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_143" [src/conv1.cpp:38]   --->   Operation 2465 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_418' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2466 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_419 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_224" [src/conv1.cpp:38]   --->   Operation 2466 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_419' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2467 [1/1] (0.76ns)   --->   "%empty_363 = add i8 %empty_314, i8 49" [src/conv1.cpp:38]   --->   Operation 2467 'add' 'empty_363' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2468 [1/1] (0.00ns)   --->   "%p_cast140 = zext i8 %empty_363" [src/conv1.cpp:38]   --->   Operation 2468 'zext' 'p_cast140' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2469 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_757 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast140" [src/conv1.cpp:38]   --->   Operation 2469 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_757' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2470 [1/1] (0.76ns)   --->   "%empty_370 = add i8 %empty_314, i8 56" [src/conv1.cpp:38]   --->   Operation 2470 'add' 'empty_370' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2471 [1/1] (0.00ns)   --->   "%p_cast147 = zext i8 %empty_370" [src/conv1.cpp:38]   --->   Operation 2471 'zext' 'p_cast147' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2472 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_764 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast147" [src/conv1.cpp:38]   --->   Operation 2472 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_764' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2473 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_838 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast140" [src/conv1.cpp:38]   --->   Operation 2473 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_838' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2474 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_845 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast147" [src/conv1.cpp:38]   --->   Operation 2474 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_845' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2475 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_919 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast140" [src/conv1.cpp:38]   --->   Operation 2475 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_919' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2476 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_926 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast147" [src/conv1.cpp:38]   --->   Operation 2476 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_926' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 2477 [1/1] (0.00ns)   --->   "%sext_ln38_58 = sext i12 %select_ln38_41" [src/conv1.cpp:38]   --->   Operation 2477 'sext' 'sext_ln38_58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2478 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1056 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_743" [src/conv1.cpp:38]   --->   Operation 2478 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1056' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2479 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1057 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_824" [src/conv1.cpp:38]   --->   Operation 2479 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1057' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2480 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1058 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_905" [src/conv1.cpp:38]   --->   Operation 2480 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1058' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2481 [1/1] (0.47ns)   --->   "%tmp_82_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1056, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1057, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1058, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2481 'mux' 'tmp_82_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2482 [1/1] (0.37ns)   --->   "%select_ln38_42 = select i1 %icmp_ln41, i12 %tmp_82_mid1, i12 %tmp_82" [src/conv1.cpp:38]   --->   Operation 2482 'select' 'select_ln38_42' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2483 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1077 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_750" [src/conv1.cpp:38]   --->   Operation 2483 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1077' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2484 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1078 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_831" [src/conv1.cpp:38]   --->   Operation 2484 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1078' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2485 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1079 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_912" [src/conv1.cpp:38]   --->   Operation 2485 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1079' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2486 [1/1] (0.47ns)   --->   "%tmp_89_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1077, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1078, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1079, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2486 'mux' 'tmp_89_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2487 [1/1] (0.37ns)   --->   "%select_ln38_49 = select i1 %icmp_ln41, i12 %tmp_89_mid1, i12 %tmp_89" [src/conv1.cpp:38]   --->   Operation 2487 'select' 'select_ln38_49' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2488 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1098 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_757" [src/conv1.cpp:38]   --->   Operation 2488 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1098' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2489 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1099 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_838" [src/conv1.cpp:38]   --->   Operation 2489 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1099' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2490 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1100 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_919" [src/conv1.cpp:38]   --->   Operation 2490 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1100' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2491 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1119 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_764" [src/conv1.cpp:38]   --->   Operation 2491 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1119' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2492 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1120 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_845" [src/conv1.cpp:38]   --->   Operation 2492 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1120' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2493 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1121 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_926" [src/conv1.cpp:38]   --->   Operation 2493 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1121' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_35 : Operation 2494 [1/1] (0.79ns)   --->   "%add_ln55_163 = add i11 %mul_ln55_160, i11 %zext_ln55_92" [src/conv1.cpp:55]   --->   Operation 2494 'add' 'add_ln55_163' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2495 [1/1] (0.00ns)   --->   "%zext_ln55_98 = zext i11 %add_ln55_163" [src/conv1.cpp:55]   --->   Operation 2495 'zext' 'zext_ln55_98' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2496 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1289 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_98" [src/conv1.cpp:55]   --->   Operation 2496 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1289' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2497 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1298 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_98" [src/conv1.cpp:55]   --->   Operation 2497 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1298' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2498 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1307 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_98" [src/conv1.cpp:55]   --->   Operation 2498 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1307' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2499 [1/1] (0.79ns)   --->   "%add_ln55_180 = add i11 %mul_ln55_159, i11 %zext_ln55_114" [src/conv1.cpp:55]   --->   Operation 2499 'add' 'add_ln55_180' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2500 [1/1] (0.00ns)   --->   "%zext_ln55_119 = zext i11 %add_ln55_180" [src/conv1.cpp:55]   --->   Operation 2500 'zext' 'zext_ln55_119' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2501 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1348 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_119" [src/conv1.cpp:55]   --->   Operation 2501 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1348' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2502 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1357 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_119" [src/conv1.cpp:55]   --->   Operation 2502 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1357' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2503 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1366 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_119" [src/conv1.cpp:55]   --->   Operation 2503 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1366' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2504 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_82)   --->   "%mul_ln55_100 = mul i35 %sext_ln55_60, i35 %sext_ln38_50" [src/conv1.cpp:55]   --->   Operation 2504 'mul' 'mul_ln55_100' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2505 [1/1] (0.00ns)   --->   "%shl_ln55_86 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_246, i3 0" [src/conv1.cpp:55]   --->   Operation 2505 'bitconcatenate' 'shl_ln55_86' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2506 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_88)   --->   "%mul_ln55_107 = mul i35 %sext_ln55_67, i35 %sext_ln38_57" [src/conv1.cpp:55]   --->   Operation 2506 'mul' 'mul_ln55_107' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2507 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_88 = add i35 %shl_ln55_86, i35 %mul_ln55_107" [src/conv1.cpp:55]   --->   Operation 2507 'add' 'add_ln55_88' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2508 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_648 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1407" [src/conv1.cpp:55]   --->   Operation 2508 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_648' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2509 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_649 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1416" [src/conv1.cpp:55]   --->   Operation 2509 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_649' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2510 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_650 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1425" [src/conv1.cpp:55]   --->   Operation 2510 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_650' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2511 [1/1] (0.47ns)   --->   "%tmp_165 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_648, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_649, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_650, i2 %trunc_ln55_7" [src/conv1.cpp:55]   --->   Operation 2511 'mux' 'tmp_165' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2512 [1/1] (0.00ns)   --->   "%sext_ln55_68 = sext i24 %tmp_165" [src/conv1.cpp:55]   --->   Operation 2512 'sext' 'sext_ln55_68' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2513 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_89)   --->   "%mul_ln55_108 = mul i35 %sext_ln55_68, i35 %sext_ln38_58" [src/conv1.cpp:55]   --->   Operation 2513 'mul' 'mul_ln55_108' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2514 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_93 = add i35 %shl_ln55_91, i35 %mul_ln55_113" [src/conv1.cpp:55]   --->   Operation 2514 'add' 'add_ln55_93' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2515 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_93, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2515 'partselect' 'tmp_253' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2516 [1/1] (0.00ns)   --->   "%shl_ln55_92 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_253, i3 0" [src/conv1.cpp:55]   --->   Operation 2516 'bitconcatenate' 'shl_ln55_92' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2517 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_94)   --->   "%mul_ln55_114 = mul i35 %sext_ln55_74, i35 %sext_ln38_64" [src/conv1.cpp:55]   --->   Operation 2517 'mul' 'mul_ln55_114' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2518 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_94 = add i35 %shl_ln55_92, i35 %mul_ln55_114" [src/conv1.cpp:55]   --->   Operation 2518 'add' 'add_ln55_94' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2519 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_615 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1348" [src/conv1.cpp:55]   --->   Operation 2519 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_615' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2520 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_616 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1357" [src/conv1.cpp:55]   --->   Operation 2520 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_616' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2521 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_617 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1366" [src/conv1.cpp:55]   --->   Operation 2521 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_617' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2522 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_99 = add i35 %shl_ln55_97, i35 %mul_ln55_120" [src/conv1.cpp:55]   --->   Operation 2522 'add' 'add_ln55_99' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2523 [1/1] (0.00ns)   --->   "%tmp_260 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_99, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2523 'partselect' 'tmp_260' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_35 : Operation 2524 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_100)   --->   "%mul_ln55_121 = mul i35 %sext_ln55_81, i35 %sext_ln38_71" [src/conv1.cpp:55]   --->   Operation 2524 'mul' 'mul_ln55_121' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2525 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_582 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1289" [src/conv1.cpp:55]   --->   Operation 2525 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_582' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2526 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_583 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1298" [src/conv1.cpp:55]   --->   Operation 2526 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_583' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2527 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_584 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1307" [src/conv1.cpp:55]   --->   Operation 2527 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_584' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2528 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_549 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1230" [src/conv1.cpp:55]   --->   Operation 2528 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_549' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2529 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_550 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1239" [src/conv1.cpp:55]   --->   Operation 2529 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_550' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2530 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_551 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1248" [src/conv1.cpp:55]   --->   Operation 2530 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_551' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_35 : Operation 2531 [1/1] (0.47ns)   --->   "%tmp_195 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_549, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_550, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_551, i2 %trunc_ln2" [src/conv1.cpp:55]   --->   Operation 2531 'mux' 'tmp_195' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.70>
ST_36 : Operation 2532 [1/1] (0.76ns)   --->   "%empty_267 = add i8 %empty_224, i8 43" [src/conv1.cpp:38]   --->   Operation 2532 'add' 'empty_267' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2533 [1/1] (0.00ns)   --->   "%p_cast53 = zext i8 %empty_267" [src/conv1.cpp:38]   --->   Operation 2533 'zext' 'p_cast53' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2534 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_49 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast53" [src/conv1.cpp:38]   --->   Operation 2534 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2535 [1/1] (0.76ns)   --->   "%empty_274 = add i8 %empty_224, i8 50" [src/conv1.cpp:38]   --->   Operation 2535 'add' 'empty_274' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2536 [1/1] (0.00ns)   --->   "%p_cast60 = zext i8 %empty_274" [src/conv1.cpp:38]   --->   Operation 2536 'zext' 'p_cast60' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2537 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_56 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast60" [src/conv1.cpp:38]   --->   Operation 2537 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_56' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2538 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_130 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast53" [src/conv1.cpp:38]   --->   Operation 2538 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_130' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2539 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_137 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast60" [src/conv1.cpp:38]   --->   Operation 2539 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_137' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2540 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_211 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast53" [src/conv1.cpp:38]   --->   Operation 2540 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_211' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2541 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_218 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast60" [src/conv1.cpp:38]   --->   Operation 2541 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_218' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2542 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_378 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_49" [src/conv1.cpp:38]   --->   Operation 2542 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_378' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2543 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_379 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_130" [src/conv1.cpp:38]   --->   Operation 2543 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_379' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2544 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_380 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_211" [src/conv1.cpp:38]   --->   Operation 2544 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_380' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2545 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_396 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_55" [src/conv1.cpp:38]   --->   Operation 2545 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_396' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2546 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_397 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_136" [src/conv1.cpp:38]   --->   Operation 2546 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_397' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2547 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_398 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_217" [src/conv1.cpp:38]   --->   Operation 2547 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_398' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2548 [1/1] (0.47ns)   --->   "%tmp_96 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_396, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_397, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_398, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2548 'mux' 'tmp_96' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2549 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_399 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_56" [src/conv1.cpp:38]   --->   Operation 2549 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_399' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2550 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_400 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_137" [src/conv1.cpp:38]   --->   Operation 2550 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_400' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2551 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_401 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_218" [src/conv1.cpp:38]   --->   Operation 2551 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_401' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2552 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_417 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_62" [src/conv1.cpp:38]   --->   Operation 2552 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_417' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2553 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_418 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_143" [src/conv1.cpp:38]   --->   Operation 2553 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_418' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2554 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_419 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_224" [src/conv1.cpp:38]   --->   Operation 2554 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_419' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2555 [1/1] (0.47ns)   --->   "%tmp_103 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_417, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_418, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_419, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2555 'mux' 'tmp_103' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2556 [1/1] (0.76ns)   --->   "%empty_357 = add i8 %empty_314, i8 43" [src/conv1.cpp:38]   --->   Operation 2556 'add' 'empty_357' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2557 [1/1] (0.00ns)   --->   "%p_cast134 = zext i8 %empty_357" [src/conv1.cpp:38]   --->   Operation 2557 'zext' 'p_cast134' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2558 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_751 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast134" [src/conv1.cpp:38]   --->   Operation 2558 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_751' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2559 [1/1] (0.76ns)   --->   "%empty_364 = add i8 %empty_314, i8 50" [src/conv1.cpp:38]   --->   Operation 2559 'add' 'empty_364' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2560 [1/1] (0.00ns)   --->   "%p_cast141 = zext i8 %empty_364" [src/conv1.cpp:38]   --->   Operation 2560 'zext' 'p_cast141' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2561 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_758 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast141" [src/conv1.cpp:38]   --->   Operation 2561 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_758' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2562 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_832 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast134" [src/conv1.cpp:38]   --->   Operation 2562 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_832' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2563 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_839 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast141" [src/conv1.cpp:38]   --->   Operation 2563 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_839' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2564 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_913 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast134" [src/conv1.cpp:38]   --->   Operation 2564 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_913' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2565 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_920 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast141" [src/conv1.cpp:38]   --->   Operation 2565 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_920' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 2566 [1/1] (0.00ns)   --->   "%sext_ln38_65 = sext i12 %select_ln38_48" [src/conv1.cpp:38]   --->   Operation 2566 'sext' 'sext_ln38_65' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2567 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1080 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_751" [src/conv1.cpp:38]   --->   Operation 2567 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1080' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2568 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1081 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_832" [src/conv1.cpp:38]   --->   Operation 2568 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1081' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2569 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1082 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_913" [src/conv1.cpp:38]   --->   Operation 2569 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1082' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2570 [1/1] (0.00ns)   --->   "%sext_ln38_72 = sext i12 %select_ln38_55" [src/conv1.cpp:38]   --->   Operation 2570 'sext' 'sext_ln38_72' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2571 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1098 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_757" [src/conv1.cpp:38]   --->   Operation 2571 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1098' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2572 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1099 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_838" [src/conv1.cpp:38]   --->   Operation 2572 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1099' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2573 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1100 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_919" [src/conv1.cpp:38]   --->   Operation 2573 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1100' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2574 [1/1] (0.47ns)   --->   "%tmp_96_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1098, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1099, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1100, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2574 'mux' 'tmp_96_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2575 [1/1] (0.37ns)   --->   "%select_ln38_56 = select i1 %icmp_ln41, i12 %tmp_96_mid1, i12 %tmp_96" [src/conv1.cpp:38]   --->   Operation 2575 'select' 'select_ln38_56' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 2576 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1101 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_758" [src/conv1.cpp:38]   --->   Operation 2576 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1101' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2577 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1102 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_839" [src/conv1.cpp:38]   --->   Operation 2577 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1102' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2578 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1103 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_920" [src/conv1.cpp:38]   --->   Operation 2578 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1103' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2579 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1119 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_764" [src/conv1.cpp:38]   --->   Operation 2579 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1119' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2580 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1120 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_845" [src/conv1.cpp:38]   --->   Operation 2580 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1120' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2581 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1121 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_926" [src/conv1.cpp:38]   --->   Operation 2581 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1121' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_36 : Operation 2582 [1/1] (0.47ns)   --->   "%tmp_103_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1119, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1120, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1121, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2582 'mux' 'tmp_103_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2583 [1/1] (0.37ns)   --->   "%select_ln38_63 = select i1 %icmp_ln41, i12 %tmp_103_mid1, i12 %tmp_103" [src/conv1.cpp:38]   --->   Operation 2583 'select' 'select_ln38_63' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 2584 [1/1] (0.79ns)   --->   "%add_ln55_189 = add i11 %mul_ln55_159, i11 %zext_ln55_125" [src/conv1.cpp:55]   --->   Operation 2584 'add' 'add_ln55_189' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2585 [1/1] (0.00ns)   --->   "%zext_ln55_130 = zext i11 %add_ln55_189" [src/conv1.cpp:55]   --->   Operation 2585 'zext' 'zext_ln55_130' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2586 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1378 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_130" [src/conv1.cpp:55]   --->   Operation 2586 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1378' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2587 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1387 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_130" [src/conv1.cpp:55]   --->   Operation 2587 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1387' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2588 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1396 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_130" [src/conv1.cpp:55]   --->   Operation 2588 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1396' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2589 [1/1] (0.79ns)   --->   "%add_ln55_206 = add i11 %mul_ln55_158, i11 %zext_ln55_147" [src/conv1.cpp:55]   --->   Operation 2589 'add' 'add_ln55_206' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2590 [1/1] (0.00ns)   --->   "%zext_ln55_151 = zext i11 %add_ln55_206" [src/conv1.cpp:55]   --->   Operation 2590 'zext' 'zext_ln55_151' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2591 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1437 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_151" [src/conv1.cpp:55]   --->   Operation 2591 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1437' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2592 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1446 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_151" [src/conv1.cpp:55]   --->   Operation 2592 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1446' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2593 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1455 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_151" [src/conv1.cpp:55]   --->   Operation 2593 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1455' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2594 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_82)   --->   "%mul_ln55_100 = mul i35 %sext_ln55_60, i35 %sext_ln38_50" [src/conv1.cpp:55]   --->   Operation 2594 'mul' 'mul_ln55_100' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2595 [1/1] (0.00ns)   --->   "%shl_ln55_80 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_240, i3 0" [src/conv1.cpp:55]   --->   Operation 2595 'bitconcatenate' 'shl_ln55_80' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2596 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_82 = add i35 %shl_ln55_80, i35 %mul_ln55_100" [src/conv1.cpp:55]   --->   Operation 2596 'add' 'add_ln55_82' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2597 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_88 = add i35 %shl_ln55_86, i35 %mul_ln55_107" [src/conv1.cpp:55]   --->   Operation 2597 'add' 'add_ln55_88' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2598 [1/1] (0.00ns)   --->   "%tmp_248 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_88, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2598 'partselect' 'tmp_248' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2599 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_89)   --->   "%mul_ln55_108 = mul i35 %sext_ln55_68, i35 %sext_ln38_58" [src/conv1.cpp:55]   --->   Operation 2599 'mul' 'mul_ln55_108' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2600 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_651 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1437" [src/conv1.cpp:55]   --->   Operation 2600 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_651' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2601 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_652 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1446" [src/conv1.cpp:55]   --->   Operation 2601 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_652' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2602 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_653 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1455" [src/conv1.cpp:55]   --->   Operation 2602 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_653' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2603 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_94 = add i35 %shl_ln55_92, i35 %mul_ln55_114" [src/conv1.cpp:55]   --->   Operation 2603 'add' 'add_ln55_94' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2604 [1/1] (0.00ns)   --->   "%tmp_254 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_94, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2604 'partselect' 'tmp_254' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2605 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_615 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1348" [src/conv1.cpp:55]   --->   Operation 2605 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_615' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2606 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_616 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1357" [src/conv1.cpp:55]   --->   Operation 2606 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_616' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2607 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_617 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1366" [src/conv1.cpp:55]   --->   Operation 2607 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_617' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2608 [1/1] (0.47ns)   --->   "%tmp_172 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_615, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_616, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_617, i2 %trunc_ln55_5" [src/conv1.cpp:55]   --->   Operation 2608 'mux' 'tmp_172' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2609 [1/1] (0.00ns)   --->   "%sext_ln55_75 = sext i24 %tmp_172" [src/conv1.cpp:55]   --->   Operation 2609 'sext' 'sext_ln55_75' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2610 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_95)   --->   "%mul_ln55_115 = mul i35 %sext_ln55_75, i35 %sext_ln38_65" [src/conv1.cpp:55]   --->   Operation 2610 'mul' 'mul_ln55_115' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2611 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_618 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1378" [src/conv1.cpp:55]   --->   Operation 2611 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_618' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2612 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_619 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1387" [src/conv1.cpp:55]   --->   Operation 2612 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_619' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2613 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_620 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1396" [src/conv1.cpp:55]   --->   Operation 2613 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_620' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2614 [1/1] (0.00ns)   --->   "%shl_ln55_98 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_260, i3 0" [src/conv1.cpp:55]   --->   Operation 2614 'bitconcatenate' 'shl_ln55_98' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2615 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_100)   --->   "%mul_ln55_121 = mul i35 %sext_ln55_81, i35 %sext_ln38_71" [src/conv1.cpp:55]   --->   Operation 2615 'mul' 'mul_ln55_121' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2616 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_100 = add i35 %shl_ln55_98, i35 %mul_ln55_121" [src/conv1.cpp:55]   --->   Operation 2616 'add' 'add_ln55_100' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2617 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_582 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1289" [src/conv1.cpp:55]   --->   Operation 2617 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_582' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2618 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_583 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1298" [src/conv1.cpp:55]   --->   Operation 2618 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_583' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2619 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_584 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1307" [src/conv1.cpp:55]   --->   Operation 2619 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_584' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_36 : Operation 2620 [1/1] (0.47ns)   --->   "%tmp_179 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_582, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_583, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_584, i2 %trunc_ln55_3" [src/conv1.cpp:55]   --->   Operation 2620 'mux' 'tmp_179' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2621 [1/1] (0.00ns)   --->   "%sext_ln55_82 = sext i24 %tmp_179" [src/conv1.cpp:55]   --->   Operation 2621 'sext' 'sext_ln55_82' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 2622 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_101)   --->   "%mul_ln55_122 = mul i35 %sext_ln55_82, i35 %sext_ln38_72" [src/conv1.cpp:55]   --->   Operation 2622 'mul' 'mul_ln55_122' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 3.27>
ST_37 : Operation 2623 [1/1] (0.76ns)   --->   "%empty_278 = add i8 %empty_224, i8 54" [src/conv1.cpp:38]   --->   Operation 2623 'add' 'empty_278' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2624 [1/1] (0.00ns)   --->   "%p_cast64 = zext i8 %empty_278" [src/conv1.cpp:38]   --->   Operation 2624 'zext' 'p_cast64' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2625 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_60 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast64" [src/conv1.cpp:38]   --->   Operation 2625 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_60' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2626 [1/1] (0.76ns)   --->   "%empty_281 = add i8 %empty_224, i8 57" [src/conv1.cpp:38]   --->   Operation 2626 'add' 'empty_281' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2627 [1/1] (0.00ns)   --->   "%p_cast67 = zext i8 %empty_281" [src/conv1.cpp:38]   --->   Operation 2627 'zext' 'p_cast67' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2628 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_63 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast67" [src/conv1.cpp:38]   --->   Operation 2628 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_63' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2629 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_141 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast64" [src/conv1.cpp:38]   --->   Operation 2629 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_141' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2630 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_144 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast67" [src/conv1.cpp:38]   --->   Operation 2630 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_144' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2631 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_222 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast64" [src/conv1.cpp:38]   --->   Operation 2631 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_222' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2632 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_225 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast67" [src/conv1.cpp:38]   --->   Operation 2632 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_225' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2633 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_378 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_49" [src/conv1.cpp:38]   --->   Operation 2633 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_378' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2634 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_379 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_130" [src/conv1.cpp:38]   --->   Operation 2634 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_379' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2635 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_380 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_211" [src/conv1.cpp:38]   --->   Operation 2635 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_380' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2636 [1/1] (0.47ns)   --->   "%tmp_90 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_378, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_379, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_380, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2636 'mux' 'tmp_90' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2637 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_399 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_56" [src/conv1.cpp:38]   --->   Operation 2637 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_399' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2638 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_400 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_137" [src/conv1.cpp:38]   --->   Operation 2638 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_400' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2639 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_401 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_218" [src/conv1.cpp:38]   --->   Operation 2639 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_401' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2640 [1/1] (0.47ns)   --->   "%tmp_97 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_399, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_400, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_401, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2640 'mux' 'tmp_97' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2641 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_411 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_60" [src/conv1.cpp:38]   --->   Operation 2641 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_411' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2642 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_412 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_141" [src/conv1.cpp:38]   --->   Operation 2642 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_412' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2643 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_413 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_222" [src/conv1.cpp:38]   --->   Operation 2643 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_413' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2644 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_420 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_63" [src/conv1.cpp:38]   --->   Operation 2644 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_420' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2645 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_421 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_144" [src/conv1.cpp:38]   --->   Operation 2645 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_421' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2646 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_422 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_225" [src/conv1.cpp:38]   --->   Operation 2646 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_422' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2647 [1/1] (0.76ns)   --->   "%empty_368 = add i8 %empty_314, i8 54" [src/conv1.cpp:38]   --->   Operation 2647 'add' 'empty_368' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2648 [1/1] (0.00ns)   --->   "%p_cast145 = zext i8 %empty_368" [src/conv1.cpp:38]   --->   Operation 2648 'zext' 'p_cast145' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2649 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_762 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast145" [src/conv1.cpp:38]   --->   Operation 2649 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_762' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2650 [1/1] (0.76ns)   --->   "%empty_371 = add i8 %empty_314, i8 57" [src/conv1.cpp:38]   --->   Operation 2650 'add' 'empty_371' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2651 [1/1] (0.00ns)   --->   "%p_cast148 = zext i8 %empty_371" [src/conv1.cpp:38]   --->   Operation 2651 'zext' 'p_cast148' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2652 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_765 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast148" [src/conv1.cpp:38]   --->   Operation 2652 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_765' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2653 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_843 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast145" [src/conv1.cpp:38]   --->   Operation 2653 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_843' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2654 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_846 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast148" [src/conv1.cpp:38]   --->   Operation 2654 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_846' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2655 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_924 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast145" [src/conv1.cpp:38]   --->   Operation 2655 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_924' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2656 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_927 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast148" [src/conv1.cpp:38]   --->   Operation 2656 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_927' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 2657 [1/1] (0.00ns)   --->   "%sext_ln38_66 = sext i12 %select_ln38_49" [src/conv1.cpp:38]   --->   Operation 2657 'sext' 'sext_ln38_66' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2658 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1080 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_751" [src/conv1.cpp:38]   --->   Operation 2658 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1080' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2659 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1081 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_832" [src/conv1.cpp:38]   --->   Operation 2659 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1081' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2660 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1082 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_913" [src/conv1.cpp:38]   --->   Operation 2660 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1082' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2661 [1/1] (0.47ns)   --->   "%tmp_90_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1080, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1081, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1082, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2661 'mux' 'tmp_90_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2662 [1/1] (0.37ns)   --->   "%select_ln38_50 = select i1 %icmp_ln41, i12 %tmp_90_mid1, i12 %tmp_90" [src/conv1.cpp:38]   --->   Operation 2662 'select' 'select_ln38_50' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2663 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1101 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_758" [src/conv1.cpp:38]   --->   Operation 2663 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1101' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2664 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1102 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_839" [src/conv1.cpp:38]   --->   Operation 2664 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1102' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2665 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1103 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_920" [src/conv1.cpp:38]   --->   Operation 2665 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1103' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2666 [1/1] (0.47ns)   --->   "%tmp_97_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1101, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1102, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1103, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2666 'mux' 'tmp_97_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2667 [1/1] (0.37ns)   --->   "%select_ln38_57 = select i1 %icmp_ln41, i12 %tmp_97_mid1, i12 %tmp_97" [src/conv1.cpp:38]   --->   Operation 2667 'select' 'select_ln38_57' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2668 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1113 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_762" [src/conv1.cpp:38]   --->   Operation 2668 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1113' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2669 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1114 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_843" [src/conv1.cpp:38]   --->   Operation 2669 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1114' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2670 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1115 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_924" [src/conv1.cpp:38]   --->   Operation 2670 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1115' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2671 [1/1] (0.00ns)   --->   "%sext_ln38_79 = sext i12 %select_ln38_62" [src/conv1.cpp:38]   --->   Operation 2671 'sext' 'sext_ln38_79' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2672 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1122 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_765" [src/conv1.cpp:38]   --->   Operation 2672 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1122' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2673 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1123 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_846" [src/conv1.cpp:38]   --->   Operation 2673 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1123' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2674 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1124 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_927" [src/conv1.cpp:38]   --->   Operation 2674 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1124' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_37 : Operation 2675 [1/1] (0.79ns)   --->   "%add_ln55_155 = add i11 %mul_ln55_161, i11 %zext_ln55_81" [src/conv1.cpp:55]   --->   Operation 2675 'add' 'add_ln55_155' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2676 [1/1] (0.00ns)   --->   "%zext_ln55_88 = zext i11 %add_ln55_155" [src/conv1.cpp:55]   --->   Operation 2676 'zext' 'zext_ln55_88' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2677 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1260 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_88" [src/conv1.cpp:55]   --->   Operation 2677 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1260' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2678 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1269 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_88" [src/conv1.cpp:55]   --->   Operation 2678 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1269' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2679 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1278 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_88" [src/conv1.cpp:55]   --->   Operation 2679 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1278' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2680 [1/1] (0.79ns)   --->   "%add_ln55_172 = add i11 %mul_ln55_160, i11 %zext_ln55_103" [src/conv1.cpp:55]   --->   Operation 2680 'add' 'add_ln55_172' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2681 [1/1] (0.00ns)   --->   "%zext_ln55_109 = zext i11 %add_ln55_172" [src/conv1.cpp:55]   --->   Operation 2681 'zext' 'zext_ln55_109' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2682 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1319 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_109" [src/conv1.cpp:55]   --->   Operation 2682 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1319' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2683 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1328 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_109" [src/conv1.cpp:55]   --->   Operation 2683 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1328' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2684 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1337 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_109" [src/conv1.cpp:55]   --->   Operation 2684 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1337' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2685 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_82 = add i35 %shl_ln55_80, i35 %mul_ln55_100" [src/conv1.cpp:55]   --->   Operation 2685 'add' 'add_ln55_82' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2686 [1/1] (0.00ns)   --->   "%tmp_238 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_82, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2686 'partselect' 'tmp_238' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2687 [1/1] (0.00ns)   --->   "%sext_ln58_33 = sext i32 %add_ln58_15" [src/conv1.cpp:58]   --->   Operation 2687 'sext' 'sext_ln58_33' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2688 [1/1] (0.00ns)   --->   "%sext_ln58_34 = sext i32 %tmp_238" [src/conv1.cpp:58]   --->   Operation 2688 'sext' 'sext_ln58_34' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2689 [1/1] (1.01ns)   --->   "%sub_ln58_16 = sub i33 0, i33 %sext_ln58_33" [src/conv1.cpp:58]   --->   Operation 2689 'sub' 'sub_ln58_16' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2690 [1/1] (1.01ns)   --->   "%icmp_ln58_16 = icmp_eq  i33 %sext_ln58_34, i33 %sub_ln58_16" [src/conv1.cpp:58]   --->   Operation 2690 'icmp' 'icmp_ln58_16' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2691 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_16, void %if.end.i.i.2, void %if.then.i.i.2" [src/conv1.cpp:58]   --->   Operation 2691 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2692 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_187, void %V32.i.i24.i.i103.case.01038, void %V32.i.i24.i.i103.case.11039" [src/conv1.cpp:58]   --->   Operation 2692 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_16)> <Delay = 0.00>
ST_37 : Operation 2693 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:58]   --->   Operation 2693 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp_187 & icmp_ln58_16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_37 : Operation 2694 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit1037" [src/conv1.cpp:58]   --->   Operation 2694 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp_187 & icmp_ln58_16)> <Delay = 0.00>
ST_37 : Operation 2695 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7" [src/conv1.cpp:58]   --->   Operation 2695 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp_187 & icmp_ln58_16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_37 : Operation 2696 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit1037" [src/conv1.cpp:58]   --->   Operation 2696 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp_187 & icmp_ln58_16)> <Delay = 0.00>
ST_37 : Operation 2697 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i.2" [src/conv1.cpp:58]   --->   Operation 2697 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_16)> <Delay = 0.00>
ST_37 : Operation 2698 [1/1] (1.01ns)   --->   "%add_ln58_16 = add i32 %tmp_238, i32 %add_ln58_15" [src/conv1.cpp:58]   --->   Operation 2698 'add' 'add_ln58_16' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2699 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_187, void %V32.i.i24.i.i103.case.0671, void %V32.i.i24.i.i103.case.1672" [src/conv1.cpp:58]   --->   Operation 2699 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2700 [1/1] (0.00ns)   --->   "%shl_ln55_87 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_248, i3 0" [src/conv1.cpp:55]   --->   Operation 2700 'bitconcatenate' 'shl_ln55_87' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2701 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_89)   --->   "%mul_ln55_108 = mul i35 %sext_ln55_68, i35 %sext_ln38_58" [src/conv1.cpp:55]   --->   Operation 2701 'mul' 'mul_ln55_108' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2702 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_89 = add i35 %shl_ln55_87, i35 %mul_ln55_108" [src/conv1.cpp:55]   --->   Operation 2702 'add' 'add_ln55_89' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2703 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_651 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1437" [src/conv1.cpp:55]   --->   Operation 2703 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_651' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2704 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_652 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1446" [src/conv1.cpp:55]   --->   Operation 2704 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_652' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2705 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_653 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1455" [src/conv1.cpp:55]   --->   Operation 2705 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_653' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2706 [1/1] (0.47ns)   --->   "%tmp_166 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_651, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_652, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_653, i2 %trunc_ln55_8" [src/conv1.cpp:55]   --->   Operation 2706 'mux' 'tmp_166' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2707 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_95)   --->   "%mul_ln55_115 = mul i35 %sext_ln55_75, i35 %sext_ln38_65" [src/conv1.cpp:55]   --->   Operation 2707 'mul' 'mul_ln55_115' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2708 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_618 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1378" [src/conv1.cpp:55]   --->   Operation 2708 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_618' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2709 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_619 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1387" [src/conv1.cpp:55]   --->   Operation 2709 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_619' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2710 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_620 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1396" [src/conv1.cpp:55]   --->   Operation 2710 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_620' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2711 [1/1] (0.47ns)   --->   "%tmp_173 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_618, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_619, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_620, i2 %trunc_ln55_6" [src/conv1.cpp:55]   --->   Operation 2711 'mux' 'tmp_173' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2712 [1/1] (0.00ns)   --->   "%sext_ln55_76 = sext i24 %tmp_173" [src/conv1.cpp:55]   --->   Operation 2712 'sext' 'sext_ln55_76' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2713 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_96)   --->   "%mul_ln55_116 = mul i35 %sext_ln55_76, i35 %sext_ln38_66" [src/conv1.cpp:55]   --->   Operation 2713 'mul' 'mul_ln55_116' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2714 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_100 = add i35 %shl_ln55_98, i35 %mul_ln55_121" [src/conv1.cpp:55]   --->   Operation 2714 'add' 'add_ln55_100' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2715 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_100, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2715 'partselect' 'tmp_261' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2716 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_101)   --->   "%mul_ln55_122 = mul i35 %sext_ln55_82, i35 %sext_ln38_72" [src/conv1.cpp:55]   --->   Operation 2716 'mul' 'mul_ln55_122' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2717 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_585 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1319" [src/conv1.cpp:55]   --->   Operation 2717 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_585' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2718 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_586 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1328" [src/conv1.cpp:55]   --->   Operation 2718 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_586' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2719 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_587 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1337" [src/conv1.cpp:55]   --->   Operation 2719 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_587' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2720 [1/1] (0.00ns)   --->   "%sext_ln55_89 = sext i24 %tmp_195" [src/conv1.cpp:55]   --->   Operation 2720 'sext' 'sext_ln55_89' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_37 : Operation 2721 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_107)   --->   "%mul_ln55_129 = mul i35 %sext_ln55_89, i35 %sext_ln38_79" [src/conv1.cpp:55]   --->   Operation 2721 'mul' 'mul_ln55_129' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2722 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_552 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1260" [src/conv1.cpp:55]   --->   Operation 2722 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_552' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2723 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_553 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1269" [src/conv1.cpp:55]   --->   Operation 2723 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_553' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_37 : Operation 2724 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_554 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1278" [src/conv1.cpp:55]   --->   Operation 2724 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_554' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 38 <SV = 37> <Delay = 2.70>
ST_38 : Operation 2725 [1/1] (0.76ns)   --->   "%empty_268 = add i8 %empty_224, i8 44" [src/conv1.cpp:38]   --->   Operation 2725 'add' 'empty_268' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2726 [1/1] (0.00ns)   --->   "%p_cast54 = zext i8 %empty_268" [src/conv1.cpp:38]   --->   Operation 2726 'zext' 'p_cast54' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2727 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_50 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast54" [src/conv1.cpp:38]   --->   Operation 2727 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_50' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2728 [1/1] (0.76ns)   --->   "%empty_288 = add i8 %empty_224, i8 64" [src/conv1.cpp:38]   --->   Operation 2728 'add' 'empty_288' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2729 [1/1] (0.00ns)   --->   "%p_cast74 = zext i8 %empty_288" [src/conv1.cpp:38]   --->   Operation 2729 'zext' 'p_cast74' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2730 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_70 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast74" [src/conv1.cpp:38]   --->   Operation 2730 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_70' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2731 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_131 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast54" [src/conv1.cpp:38]   --->   Operation 2731 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_131' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2732 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_151 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast74" [src/conv1.cpp:38]   --->   Operation 2732 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_151' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2733 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_212 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast54" [src/conv1.cpp:38]   --->   Operation 2733 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_212' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2734 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_232 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast74" [src/conv1.cpp:38]   --->   Operation 2734 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_232' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2735 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_381 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_50" [src/conv1.cpp:38]   --->   Operation 2735 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_381' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2736 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_382 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_131" [src/conv1.cpp:38]   --->   Operation 2736 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_382' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2737 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_383 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_212" [src/conv1.cpp:38]   --->   Operation 2737 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_383' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2738 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_411 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_60" [src/conv1.cpp:38]   --->   Operation 2738 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_411' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2739 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_412 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_141" [src/conv1.cpp:38]   --->   Operation 2739 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_412' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2740 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_413 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_222" [src/conv1.cpp:38]   --->   Operation 2740 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_413' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2741 [1/1] (0.47ns)   --->   "%tmp_101 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_411, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_412, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_413, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2741 'mux' 'tmp_101' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2742 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_420 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_63" [src/conv1.cpp:38]   --->   Operation 2742 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_420' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2743 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_421 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_144" [src/conv1.cpp:38]   --->   Operation 2743 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_421' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2744 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_422 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_225" [src/conv1.cpp:38]   --->   Operation 2744 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_422' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2745 [1/1] (0.47ns)   --->   "%tmp_104 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_420, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_421, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_422, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2745 'mux' 'tmp_104' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2746 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_441 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_70" [src/conv1.cpp:38]   --->   Operation 2746 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_441' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2747 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_442 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_151" [src/conv1.cpp:38]   --->   Operation 2747 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_442' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2748 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_443 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_232" [src/conv1.cpp:38]   --->   Operation 2748 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_443' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2749 [1/1] (0.76ns)   --->   "%empty_358 = add i8 %empty_314, i8 44" [src/conv1.cpp:38]   --->   Operation 2749 'add' 'empty_358' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2750 [1/1] (0.00ns)   --->   "%p_cast135 = zext i8 %empty_358" [src/conv1.cpp:38]   --->   Operation 2750 'zext' 'p_cast135' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2751 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_752 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast135" [src/conv1.cpp:38]   --->   Operation 2751 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_752' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2752 [1/1] (0.76ns)   --->   "%empty_378 = add i8 %empty_314, i8 64" [src/conv1.cpp:38]   --->   Operation 2752 'add' 'empty_378' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2753 [1/1] (0.00ns)   --->   "%p_cast155 = zext i8 %empty_378" [src/conv1.cpp:38]   --->   Operation 2753 'zext' 'p_cast155' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2754 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_772 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast155" [src/conv1.cpp:38]   --->   Operation 2754 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_772' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2755 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_833 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast135" [src/conv1.cpp:38]   --->   Operation 2755 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_833' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2756 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_853 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast155" [src/conv1.cpp:38]   --->   Operation 2756 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_853' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2757 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_914 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast135" [src/conv1.cpp:38]   --->   Operation 2757 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_914' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2758 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_934 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast155" [src/conv1.cpp:38]   --->   Operation 2758 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_934' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 2759 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1083 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_752" [src/conv1.cpp:38]   --->   Operation 2759 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1083' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2760 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1084 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_833" [src/conv1.cpp:38]   --->   Operation 2760 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1084' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2761 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1085 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_914" [src/conv1.cpp:38]   --->   Operation 2761 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1085' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2762 [1/1] (0.00ns)   --->   "%sext_ln38_73 = sext i12 %select_ln38_56" [src/conv1.cpp:38]   --->   Operation 2762 'sext' 'sext_ln38_73' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2763 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1113 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_762" [src/conv1.cpp:38]   --->   Operation 2763 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1113' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2764 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1114 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_843" [src/conv1.cpp:38]   --->   Operation 2764 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1114' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2765 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1115 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_924" [src/conv1.cpp:38]   --->   Operation 2765 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1115' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2766 [1/1] (0.47ns)   --->   "%tmp_101_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1113, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1114, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1115, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2766 'mux' 'tmp_101_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2767 [1/1] (0.37ns)   --->   "%select_ln38_61 = select i1 %icmp_ln41, i12 %tmp_101_mid1, i12 %tmp_101" [src/conv1.cpp:38]   --->   Operation 2767 'select' 'select_ln38_61' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2768 [1/1] (0.00ns)   --->   "%sext_ln38_80 = sext i12 %select_ln38_63" [src/conv1.cpp:38]   --->   Operation 2768 'sext' 'sext_ln38_80' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2769 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1122 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_765" [src/conv1.cpp:38]   --->   Operation 2769 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1122' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2770 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1123 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_846" [src/conv1.cpp:38]   --->   Operation 2770 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1123' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2771 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1124 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_927" [src/conv1.cpp:38]   --->   Operation 2771 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1124' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2772 [1/1] (0.47ns)   --->   "%tmp_104_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1122, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1123, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1124, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2772 'mux' 'tmp_104_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2773 [1/1] (0.37ns)   --->   "%select_ln38_64 = select i1 %icmp_ln41, i12 %tmp_104_mid1, i12 %tmp_104" [src/conv1.cpp:38]   --->   Operation 2773 'select' 'select_ln38_64' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2774 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1143 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_772" [src/conv1.cpp:38]   --->   Operation 2774 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1143' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2775 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1144 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_853" [src/conv1.cpp:38]   --->   Operation 2775 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1144' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2776 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1145 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_934" [src/conv1.cpp:38]   --->   Operation 2776 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1145' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_38 : Operation 2777 [1/1] (0.79ns)   --->   "%add_ln55_137 = add i11 %mul_ln55_161, i11 %zext_ln55_60" [src/conv1.cpp:55]   --->   Operation 2777 'add' 'add_ln55_137' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2778 [1/1] (0.00ns)   --->   "%zext_ln55_67 = zext i11 %add_ln55_137" [src/conv1.cpp:55]   --->   Operation 2778 'zext' 'zext_ln55_67' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2779 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1200 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_67" [src/conv1.cpp:55]   --->   Operation 2779 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1200' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2780 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1209 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_67" [src/conv1.cpp:55]   --->   Operation 2780 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1209' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2781 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1218 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_67" [src/conv1.cpp:55]   --->   Operation 2781 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1218' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2782 [1/1] (0.79ns)   --->   "%add_ln55_147 = add i11 %mul_ln55_162, i11 %zext_ln55_70" [src/conv1.cpp:55]   --->   Operation 2782 'add' 'add_ln55_147' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2783 [1/1] (0.00ns)   --->   "%zext_ln55_78 = zext i11 %add_ln55_147" [src/conv1.cpp:55]   --->   Operation 2783 'zext' 'zext_ln55_78' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2784 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1231 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_78" [src/conv1.cpp:55]   --->   Operation 2784 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1231' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2785 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1240 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_78" [src/conv1.cpp:55]   --->   Operation 2785 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1240' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2786 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1249 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_78" [src/conv1.cpp:55]   --->   Operation 2786 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1249' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2787 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %add_ln58_16, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:58]   --->   Operation 2787 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp_187)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_38 : Operation 2788 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit670" [src/conv1.cpp:58]   --->   Operation 2788 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp_187)> <Delay = 0.00>
ST_38 : Operation 2789 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %add_ln58_16, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7" [src/conv1.cpp:58]   --->   Operation 2789 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp_187)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_38 : Operation 2790 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit670" [src/conv1.cpp:58]   --->   Operation 2790 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp_187)> <Delay = 0.00>
ST_38 : Operation 2791 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_89 = add i35 %shl_ln55_87, i35 %mul_ln55_108" [src/conv1.cpp:55]   --->   Operation 2791 'add' 'add_ln55_89' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2792 [1/1] (0.00ns)   --->   "%tmp_249 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_89, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2792 'partselect' 'tmp_249' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2793 [1/1] (0.00ns)   --->   "%shl_ln55_93 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_254, i3 0" [src/conv1.cpp:55]   --->   Operation 2793 'bitconcatenate' 'shl_ln55_93' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2794 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_95)   --->   "%mul_ln55_115 = mul i35 %sext_ln55_75, i35 %sext_ln38_65" [src/conv1.cpp:55]   --->   Operation 2794 'mul' 'mul_ln55_115' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2795 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_95 = add i35 %shl_ln55_93, i35 %mul_ln55_115" [src/conv1.cpp:55]   --->   Operation 2795 'add' 'add_ln55_95' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2796 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_96)   --->   "%mul_ln55_116 = mul i35 %sext_ln55_76, i35 %sext_ln38_66" [src/conv1.cpp:55]   --->   Operation 2796 'mul' 'mul_ln55_116' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2797 [1/1] (0.00ns)   --->   "%shl_ln55_99 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_261, i3 0" [src/conv1.cpp:55]   --->   Operation 2797 'bitconcatenate' 'shl_ln55_99' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2798 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_101)   --->   "%mul_ln55_122 = mul i35 %sext_ln55_82, i35 %sext_ln38_72" [src/conv1.cpp:55]   --->   Operation 2798 'mul' 'mul_ln55_122' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2799 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_101 = add i35 %shl_ln55_99, i35 %mul_ln55_122" [src/conv1.cpp:55]   --->   Operation 2799 'add' 'add_ln55_101' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2800 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_585 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1319" [src/conv1.cpp:55]   --->   Operation 2800 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_585' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2801 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_586 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1328" [src/conv1.cpp:55]   --->   Operation 2801 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_586' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2802 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_587 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1337" [src/conv1.cpp:55]   --->   Operation 2802 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_587' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2803 [1/1] (0.47ns)   --->   "%tmp_180 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_585, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_586, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_587, i2 %trunc_ln55_4" [src/conv1.cpp:55]   --->   Operation 2803 'mux' 'tmp_180' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2804 [1/1] (0.00ns)   --->   "%sext_ln55_83 = sext i24 %tmp_180" [src/conv1.cpp:55]   --->   Operation 2804 'sext' 'sext_ln55_83' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2805 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_102)   --->   "%mul_ln55_123 = mul i35 %sext_ln55_83, i35 %sext_ln38_73" [src/conv1.cpp:55]   --->   Operation 2805 'mul' 'mul_ln55_123' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2806 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_546 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1200" [src/conv1.cpp:55]   --->   Operation 2806 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_546' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2807 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_547 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1209" [src/conv1.cpp:55]   --->   Operation 2807 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_547' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2808 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_548 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1218" [src/conv1.cpp:55]   --->   Operation 2808 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_548' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2809 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_107)   --->   "%mul_ln55_129 = mul i35 %sext_ln55_89, i35 %sext_ln38_79" [src/conv1.cpp:55]   --->   Operation 2809 'mul' 'mul_ln55_129' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2810 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_552 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1260" [src/conv1.cpp:55]   --->   Operation 2810 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_552' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2811 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_553 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1269" [src/conv1.cpp:55]   --->   Operation 2811 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_553' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2812 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_554 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1278" [src/conv1.cpp:55]   --->   Operation 2812 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_554' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2813 [1/1] (0.47ns)   --->   "%tmp_196 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_552, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_553, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_554, i2 %trunc_ln55_2" [src/conv1.cpp:55]   --->   Operation 2813 'mux' 'tmp_196' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2814 [1/1] (0.00ns)   --->   "%sext_ln55_90 = sext i24 %tmp_196" [src/conv1.cpp:55]   --->   Operation 2814 'sext' 'sext_ln55_90' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 2815 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_108)   --->   "%mul_ln55_130 = mul i35 %sext_ln55_90, i35 %sext_ln38_80" [src/conv1.cpp:55]   --->   Operation 2815 'mul' 'mul_ln55_130' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2816 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_522 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1231" [src/conv1.cpp:55]   --->   Operation 2816 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_522' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2817 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_523 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1240" [src/conv1.cpp:55]   --->   Operation 2817 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_523' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_38 : Operation 2818 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_524 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1249" [src/conv1.cpp:55]   --->   Operation 2818 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_524' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 39 <SV = 38> <Delay = 5.32>
ST_39 : Operation 2819 [1/1] (0.76ns)   --->   "%empty_275 = add i8 %empty_224, i8 51" [src/conv1.cpp:38]   --->   Operation 2819 'add' 'empty_275' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2820 [1/1] (0.00ns)   --->   "%p_cast61 = zext i8 %empty_275" [src/conv1.cpp:38]   --->   Operation 2820 'zext' 'p_cast61' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2821 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_57 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast61" [src/conv1.cpp:38]   --->   Operation 2821 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_57' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2822 [1/1] (0.76ns)   --->   "%empty_282 = add i8 %empty_224, i8 58" [src/conv1.cpp:38]   --->   Operation 2822 'add' 'empty_282' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2823 [1/1] (0.00ns)   --->   "%p_cast68 = zext i8 %empty_282" [src/conv1.cpp:38]   --->   Operation 2823 'zext' 'p_cast68' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2824 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_64 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast68" [src/conv1.cpp:38]   --->   Operation 2824 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_64' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2825 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_138 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast61" [src/conv1.cpp:38]   --->   Operation 2825 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_138' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2826 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_145 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast68" [src/conv1.cpp:38]   --->   Operation 2826 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_145' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2827 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_219 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast61" [src/conv1.cpp:38]   --->   Operation 2827 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_219' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2828 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_226 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast68" [src/conv1.cpp:38]   --->   Operation 2828 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_226' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2829 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_381 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_50" [src/conv1.cpp:38]   --->   Operation 2829 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_381' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2830 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_382 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_131" [src/conv1.cpp:38]   --->   Operation 2830 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_382' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2831 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_383 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_212" [src/conv1.cpp:38]   --->   Operation 2831 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_383' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2832 [1/1] (0.47ns)   --->   "%tmp_91 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_381, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_382, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_383, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2832 'mux' 'tmp_91' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2833 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_402 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_57" [src/conv1.cpp:38]   --->   Operation 2833 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_402' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2834 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_403 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_138" [src/conv1.cpp:38]   --->   Operation 2834 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_403' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2835 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_404 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_219" [src/conv1.cpp:38]   --->   Operation 2835 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_404' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2836 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_423 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_64" [src/conv1.cpp:38]   --->   Operation 2836 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_423' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2837 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_424 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_145" [src/conv1.cpp:38]   --->   Operation 2837 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_424' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2838 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_425 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_226" [src/conv1.cpp:38]   --->   Operation 2838 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_425' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2839 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_441 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_70" [src/conv1.cpp:38]   --->   Operation 2839 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_441' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2840 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_442 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_151" [src/conv1.cpp:38]   --->   Operation 2840 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_442' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2841 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_443 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_232" [src/conv1.cpp:38]   --->   Operation 2841 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_443' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2842 [1/1] (0.47ns)   --->   "%tmp_111 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_441, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_442, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_443, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2842 'mux' 'tmp_111' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2843 [1/1] (0.76ns)   --->   "%empty_365 = add i8 %empty_314, i8 51" [src/conv1.cpp:38]   --->   Operation 2843 'add' 'empty_365' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2844 [1/1] (0.00ns)   --->   "%p_cast142 = zext i8 %empty_365" [src/conv1.cpp:38]   --->   Operation 2844 'zext' 'p_cast142' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2845 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_759 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast142" [src/conv1.cpp:38]   --->   Operation 2845 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_759' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2846 [1/1] (0.76ns)   --->   "%empty_372 = add i8 %empty_314, i8 58" [src/conv1.cpp:38]   --->   Operation 2846 'add' 'empty_372' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2847 [1/1] (0.00ns)   --->   "%p_cast149 = zext i8 %empty_372" [src/conv1.cpp:38]   --->   Operation 2847 'zext' 'p_cast149' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2848 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_766 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast149" [src/conv1.cpp:38]   --->   Operation 2848 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_766' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2849 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_840 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast142" [src/conv1.cpp:38]   --->   Operation 2849 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_840' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2850 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_847 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast149" [src/conv1.cpp:38]   --->   Operation 2850 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_847' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2851 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_921 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast142" [src/conv1.cpp:38]   --->   Operation 2851 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_921' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2852 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_928 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast149" [src/conv1.cpp:38]   --->   Operation 2852 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_928' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 2853 [1/1] (0.00ns)   --->   "%sext_ln38_59 = sext i12 %select_ln38_42" [src/conv1.cpp:38]   --->   Operation 2853 'sext' 'sext_ln38_59' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2854 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1083 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_752" [src/conv1.cpp:38]   --->   Operation 2854 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1083' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2855 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1084 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_833" [src/conv1.cpp:38]   --->   Operation 2855 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1084' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2856 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1085 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_914" [src/conv1.cpp:38]   --->   Operation 2856 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1085' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2857 [1/1] (0.47ns)   --->   "%tmp_91_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1083, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1084, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1085, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2857 'mux' 'tmp_91_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2858 [1/1] (0.37ns)   --->   "%select_ln38_51 = select i1 %icmp_ln41, i12 %tmp_91_mid1, i12 %tmp_91" [src/conv1.cpp:38]   --->   Operation 2858 'select' 'select_ln38_51' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2859 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1104 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_759" [src/conv1.cpp:38]   --->   Operation 2859 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1104' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2860 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1105 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_840" [src/conv1.cpp:38]   --->   Operation 2860 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1105' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2861 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1106 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_921" [src/conv1.cpp:38]   --->   Operation 2861 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1106' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2862 [1/1] (0.00ns)   --->   "%sext_ln38_78 = sext i12 %select_ln38_61" [src/conv1.cpp:38]   --->   Operation 2862 'sext' 'sext_ln38_78' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2863 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1125 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_766" [src/conv1.cpp:38]   --->   Operation 2863 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1125' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2864 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1126 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_847" [src/conv1.cpp:38]   --->   Operation 2864 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1126' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2865 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1127 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_928" [src/conv1.cpp:38]   --->   Operation 2865 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1127' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2866 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1143 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_772" [src/conv1.cpp:38]   --->   Operation 2866 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1143' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2867 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1144 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_853" [src/conv1.cpp:38]   --->   Operation 2867 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1144' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2868 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1145 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_934" [src/conv1.cpp:38]   --->   Operation 2868 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1145' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_39 : Operation 2869 [1/1] (0.47ns)   --->   "%tmp_111_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1143, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1144, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1145, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2869 'mux' 'tmp_111_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2870 [1/1] (0.37ns)   --->   "%select_ln38_71 = select i1 %icmp_ln41, i12 %tmp_111_mid1, i12 %tmp_111" [src/conv1.cpp:38]   --->   Operation 2870 'select' 'select_ln38_71' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2871 [1/1] (0.79ns)   --->   "%add_ln55_181 = add i11 %mul_ln55_160, i11 %zext_ln55_114" [src/conv1.cpp:55]   --->   Operation 2871 'add' 'add_ln55_181' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2872 [1/1] (0.00ns)   --->   "%zext_ln55_120 = zext i11 %add_ln55_181" [src/conv1.cpp:55]   --->   Operation 2872 'zext' 'zext_ln55_120' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2873 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1349 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_120" [src/conv1.cpp:55]   --->   Operation 2873 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1349' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2874 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1358 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_120" [src/conv1.cpp:55]   --->   Operation 2874 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1358' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2875 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1367 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_120" [src/conv1.cpp:55]   --->   Operation 2875 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1367' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2876 [1/1] (0.79ns)   --->   "%add_ln55_198 = add i11 %mul_ln55_159, i11 %zext_ln55_136" [src/conv1.cpp:55]   --->   Operation 2876 'add' 'add_ln55_198' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2877 [1/1] (0.00ns)   --->   "%zext_ln55_141 = zext i11 %add_ln55_198" [src/conv1.cpp:55]   --->   Operation 2877 'zext' 'zext_ln55_141' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2878 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1408 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_141" [src/conv1.cpp:55]   --->   Operation 2878 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1408' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2879 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1417 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_141" [src/conv1.cpp:55]   --->   Operation 2879 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1417' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2880 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1426 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_141" [src/conv1.cpp:55]   --->   Operation 2880 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1426' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2881 [1/1] (0.00ns)   --->   "%sext_ln55_69 = sext i24 %tmp_166" [src/conv1.cpp:55]   --->   Operation 2881 'sext' 'sext_ln55_69' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2882 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_90)   --->   "%mul_ln55_109 = mul i35 %sext_ln55_69, i35 %sext_ln38_59" [src/conv1.cpp:55]   --->   Operation 2882 'mul' 'mul_ln55_109' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2883 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_95 = add i35 %shl_ln55_93, i35 %mul_ln55_115" [src/conv1.cpp:55]   --->   Operation 2883 'add' 'add_ln55_95' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2884 [1/1] (0.00ns)   --->   "%tmp_255 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_95, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2884 'partselect' 'tmp_255' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2885 [1/1] (0.00ns)   --->   "%shl_ln55_94 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_255, i3 0" [src/conv1.cpp:55]   --->   Operation 2885 'bitconcatenate' 'shl_ln55_94' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2886 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_96)   --->   "%mul_ln55_116 = mul i35 %sext_ln55_76, i35 %sext_ln38_66" [src/conv1.cpp:55]   --->   Operation 2886 'mul' 'mul_ln55_116' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2887 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_96 = add i35 %shl_ln55_94, i35 %mul_ln55_116" [src/conv1.cpp:55]   --->   Operation 2887 'add' 'add_ln55_96' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2888 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_621 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1408" [src/conv1.cpp:55]   --->   Operation 2888 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_621' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2889 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_622 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1417" [src/conv1.cpp:55]   --->   Operation 2889 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_622' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2890 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_623 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1426" [src/conv1.cpp:55]   --->   Operation 2890 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_623' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2891 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_101 = add i35 %shl_ln55_99, i35 %mul_ln55_122" [src/conv1.cpp:55]   --->   Operation 2891 'add' 'add_ln55_101' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2892 [1/1] (0.00ns)   --->   "%tmp_262 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_101, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2892 'partselect' 'tmp_262' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2893 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_102)   --->   "%mul_ln55_123 = mul i35 %sext_ln55_83, i35 %sext_ln38_73" [src/conv1.cpp:55]   --->   Operation 2893 'mul' 'mul_ln55_123' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2894 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_588 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1349" [src/conv1.cpp:55]   --->   Operation 2894 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_588' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2895 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_589 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1358" [src/conv1.cpp:55]   --->   Operation 2895 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_589' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2896 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_590 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1367" [src/conv1.cpp:55]   --->   Operation 2896 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_590' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2897 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_546 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1200" [src/conv1.cpp:55]   --->   Operation 2897 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_546' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2898 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_547 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1209" [src/conv1.cpp:55]   --->   Operation 2898 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_547' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2899 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_548 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1218" [src/conv1.cpp:55]   --->   Operation 2899 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_548' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2900 [1/1] (0.47ns)   --->   "%tmp_185 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_546, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_547, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_548, i2 %trunc_ln" [src/conv1.cpp:55]   --->   Operation 2900 'mux' 'tmp_185' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2901 [1/1] (0.00ns)   --->   "%sext_ln55_88 = sext i24 %tmp_185" [src/conv1.cpp:55]   --->   Operation 2901 'sext' 'sext_ln55_88' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2902 [1/1] (2.96ns)   --->   "%mul_ln55_128 = mul i35 %sext_ln55_88, i35 %sext_ln38_78" [src/conv1.cpp:55]   --->   Operation 2902 'mul' 'mul_ln55_128' <Predicate = (!icmp_ln38)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2903 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln55_128, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2903 'partselect' 'tmp_268' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2904 [1/1] (0.00ns)   --->   "%shl_ln55_105 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_268, i3 0" [src/conv1.cpp:55]   --->   Operation 2904 'bitconcatenate' 'shl_ln55_105' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_39 : Operation 2905 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_107)   --->   "%mul_ln55_129 = mul i35 %sext_ln55_89, i35 %sext_ln38_79" [src/conv1.cpp:55]   --->   Operation 2905 'mul' 'mul_ln55_129' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2906 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_107 = add i35 %shl_ln55_105, i35 %mul_ln55_129" [src/conv1.cpp:55]   --->   Operation 2906 'add' 'add_ln55_107' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2907 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_108)   --->   "%mul_ln55_130 = mul i35 %sext_ln55_90, i35 %sext_ln38_80" [src/conv1.cpp:55]   --->   Operation 2907 'mul' 'mul_ln55_130' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2908 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_522 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1231" [src/conv1.cpp:55]   --->   Operation 2908 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_522' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2909 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_523 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1240" [src/conv1.cpp:55]   --->   Operation 2909 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_523' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2910 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_524 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1249" [src/conv1.cpp:55]   --->   Operation 2910 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_524' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_39 : Operation 2911 [1/1] (0.47ns)   --->   "%tmp_204 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_522, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_523, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_524, i2 %trunc_ln2" [src/conv1.cpp:55]   --->   Operation 2911 'mux' 'tmp_204' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.70>
ST_40 : Operation 2912 [1/1] (0.76ns)   --->   "%empty_276 = add i8 %empty_224, i8 52" [src/conv1.cpp:38]   --->   Operation 2912 'add' 'empty_276' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2913 [1/1] (0.00ns)   --->   "%p_cast62 = zext i8 %empty_276" [src/conv1.cpp:38]   --->   Operation 2913 'zext' 'p_cast62' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2914 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_58 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast62" [src/conv1.cpp:38]   --->   Operation 2914 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_58' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2915 [1/1] (0.76ns)   --->   "%empty_289 = add i8 %empty_224, i8 65" [src/conv1.cpp:38]   --->   Operation 2915 'add' 'empty_289' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2916 [1/1] (0.00ns)   --->   "%p_cast75 = zext i8 %empty_289" [src/conv1.cpp:38]   --->   Operation 2916 'zext' 'p_cast75' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2917 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_71 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast75" [src/conv1.cpp:38]   --->   Operation 2917 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_71' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2918 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_139 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast62" [src/conv1.cpp:38]   --->   Operation 2918 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_139' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2919 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_152 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast75" [src/conv1.cpp:38]   --->   Operation 2919 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_152' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2920 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_220 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast62" [src/conv1.cpp:38]   --->   Operation 2920 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_220' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2921 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_233 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast75" [src/conv1.cpp:38]   --->   Operation 2921 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_233' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2922 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_402 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_57" [src/conv1.cpp:38]   --->   Operation 2922 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_402' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2923 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_403 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_138" [src/conv1.cpp:38]   --->   Operation 2923 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_403' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2924 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_404 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_219" [src/conv1.cpp:38]   --->   Operation 2924 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_404' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2925 [1/1] (0.47ns)   --->   "%tmp_98 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_402, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_403, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_404, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2925 'mux' 'tmp_98' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2926 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_405 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_58" [src/conv1.cpp:38]   --->   Operation 2926 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_405' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2927 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_406 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_139" [src/conv1.cpp:38]   --->   Operation 2927 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_406' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2928 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_407 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_220" [src/conv1.cpp:38]   --->   Operation 2928 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_407' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2929 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_423 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_64" [src/conv1.cpp:38]   --->   Operation 2929 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_423' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2930 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_424 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_145" [src/conv1.cpp:38]   --->   Operation 2930 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_424' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2931 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_425 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_226" [src/conv1.cpp:38]   --->   Operation 2931 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_425' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2932 [1/1] (0.47ns)   --->   "%tmp_105 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_423, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_424, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_425, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 2932 'mux' 'tmp_105' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2933 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_444 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_71" [src/conv1.cpp:38]   --->   Operation 2933 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_444' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2934 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_445 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_152" [src/conv1.cpp:38]   --->   Operation 2934 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_445' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2935 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_446 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_233" [src/conv1.cpp:38]   --->   Operation 2935 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_446' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2936 [1/1] (0.76ns)   --->   "%empty_366 = add i8 %empty_314, i8 52" [src/conv1.cpp:38]   --->   Operation 2936 'add' 'empty_366' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2937 [1/1] (0.00ns)   --->   "%p_cast143 = zext i8 %empty_366" [src/conv1.cpp:38]   --->   Operation 2937 'zext' 'p_cast143' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2938 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_760 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast143" [src/conv1.cpp:38]   --->   Operation 2938 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_760' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2939 [1/1] (0.76ns)   --->   "%empty_379 = add i8 %empty_314, i8 65" [src/conv1.cpp:38]   --->   Operation 2939 'add' 'empty_379' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2940 [1/1] (0.00ns)   --->   "%p_cast156 = zext i8 %empty_379" [src/conv1.cpp:38]   --->   Operation 2940 'zext' 'p_cast156' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2941 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_773 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast156" [src/conv1.cpp:38]   --->   Operation 2941 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_773' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2942 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_841 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast143" [src/conv1.cpp:38]   --->   Operation 2942 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_841' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2943 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_854 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast156" [src/conv1.cpp:38]   --->   Operation 2943 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_854' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2944 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_922 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast143" [src/conv1.cpp:38]   --->   Operation 2944 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_922' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2945 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_935 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast156" [src/conv1.cpp:38]   --->   Operation 2945 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_935' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 2946 [1/1] (0.00ns)   --->   "%sext_ln38_67 = sext i12 %select_ln38_50" [src/conv1.cpp:38]   --->   Operation 2946 'sext' 'sext_ln38_67' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2947 [1/1] (0.00ns)   --->   "%sext_ln38_74 = sext i12 %select_ln38_57" [src/conv1.cpp:38]   --->   Operation 2947 'sext' 'sext_ln38_74' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2948 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1104 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_759" [src/conv1.cpp:38]   --->   Operation 2948 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1104' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2949 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1105 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_840" [src/conv1.cpp:38]   --->   Operation 2949 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1105' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2950 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1106 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_921" [src/conv1.cpp:38]   --->   Operation 2950 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1106' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2951 [1/1] (0.47ns)   --->   "%tmp_98_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1104, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1105, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1106, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2951 'mux' 'tmp_98_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2952 [1/1] (0.37ns)   --->   "%select_ln38_58 = select i1 %icmp_ln41, i12 %tmp_98_mid1, i12 %tmp_98" [src/conv1.cpp:38]   --->   Operation 2952 'select' 'select_ln38_58' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2953 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1107 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_760" [src/conv1.cpp:38]   --->   Operation 2953 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1107' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2954 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1108 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_841" [src/conv1.cpp:38]   --->   Operation 2954 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1108' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2955 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1109 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_922" [src/conv1.cpp:38]   --->   Operation 2955 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1109' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2956 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1125 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_766" [src/conv1.cpp:38]   --->   Operation 2956 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1125' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2957 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1126 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_847" [src/conv1.cpp:38]   --->   Operation 2957 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1126' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2958 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1127 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_928" [src/conv1.cpp:38]   --->   Operation 2958 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1127' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2959 [1/1] (0.47ns)   --->   "%tmp_105_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1125, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1126, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1127, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 2959 'mux' 'tmp_105_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2960 [1/1] (0.37ns)   --->   "%select_ln38_65 = select i1 %icmp_ln41, i12 %tmp_105_mid1, i12 %tmp_105" [src/conv1.cpp:38]   --->   Operation 2960 'select' 'select_ln38_65' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2961 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1146 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_773" [src/conv1.cpp:38]   --->   Operation 2961 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1146' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2962 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1147 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_854" [src/conv1.cpp:38]   --->   Operation 2962 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1147' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2963 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1148 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_935" [src/conv1.cpp:38]   --->   Operation 2963 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1148' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_40 : Operation 2964 [1/1] (0.79ns)   --->   "%add_ln55_164 = add i11 %mul_ln55_161, i11 %zext_ln55_92" [src/conv1.cpp:55]   --->   Operation 2964 'add' 'add_ln55_164' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2965 [1/1] (0.00ns)   --->   "%zext_ln55_99 = zext i11 %add_ln55_164" [src/conv1.cpp:55]   --->   Operation 2965 'zext' 'zext_ln55_99' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2966 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1290 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_99" [src/conv1.cpp:55]   --->   Operation 2966 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1290' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2967 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1299 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_99" [src/conv1.cpp:55]   --->   Operation 2967 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1299' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2968 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1308 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_99" [src/conv1.cpp:55]   --->   Operation 2968 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1308' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2969 [1/1] (0.79ns)   --->   "%add_ln55_207 = add i11 %mul_ln55_159, i11 %zext_ln55_147" [src/conv1.cpp:55]   --->   Operation 2969 'add' 'add_ln55_207' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2970 [1/1] (0.00ns)   --->   "%zext_ln55_152 = zext i11 %add_ln55_207" [src/conv1.cpp:55]   --->   Operation 2970 'zext' 'zext_ln55_152' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2971 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1438 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_152" [src/conv1.cpp:55]   --->   Operation 2971 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1438' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2972 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1447 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_152" [src/conv1.cpp:55]   --->   Operation 2972 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1447' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2973 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1456 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_152" [src/conv1.cpp:55]   --->   Operation 2973 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1456' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2974 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_90)   --->   "%mul_ln55_109 = mul i35 %sext_ln55_69, i35 %sext_ln38_59" [src/conv1.cpp:55]   --->   Operation 2974 'mul' 'mul_ln55_109' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2975 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_96 = add i35 %shl_ln55_94, i35 %mul_ln55_116" [src/conv1.cpp:55]   --->   Operation 2975 'add' 'add_ln55_96' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2976 [1/1] (0.00ns)   --->   "%tmp_257 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_96, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2976 'partselect' 'tmp_257' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2977 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_621 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1408" [src/conv1.cpp:55]   --->   Operation 2977 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_621' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 2978 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_622 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1417" [src/conv1.cpp:55]   --->   Operation 2978 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_622' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 2979 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_623 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1426" [src/conv1.cpp:55]   --->   Operation 2979 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_623' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 2980 [1/1] (0.47ns)   --->   "%tmp_174 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_621, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_622, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_623, i2 %trunc_ln55_7" [src/conv1.cpp:55]   --->   Operation 2980 'mux' 'tmp_174' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2981 [1/1] (0.00ns)   --->   "%sext_ln55_77 = sext i24 %tmp_174" [src/conv1.cpp:55]   --->   Operation 2981 'sext' 'sext_ln55_77' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2982 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_97)   --->   "%mul_ln55_117 = mul i35 %sext_ln55_77, i35 %sext_ln38_67" [src/conv1.cpp:55]   --->   Operation 2982 'mul' 'mul_ln55_117' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2983 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_624 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1438" [src/conv1.cpp:55]   --->   Operation 2983 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_624' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 2984 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_625 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1447" [src/conv1.cpp:55]   --->   Operation 2984 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_625' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 2985 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_626 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1456" [src/conv1.cpp:55]   --->   Operation 2985 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_626' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 2986 [1/1] (0.00ns)   --->   "%shl_ln55_100 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_262, i3 0" [src/conv1.cpp:55]   --->   Operation 2986 'bitconcatenate' 'shl_ln55_100' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2987 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_102)   --->   "%mul_ln55_123 = mul i35 %sext_ln55_83, i35 %sext_ln38_73" [src/conv1.cpp:55]   --->   Operation 2987 'mul' 'mul_ln55_123' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2988 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_102 = add i35 %shl_ln55_100, i35 %mul_ln55_123" [src/conv1.cpp:55]   --->   Operation 2988 'add' 'add_ln55_102' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2989 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_588 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1349" [src/conv1.cpp:55]   --->   Operation 2989 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_588' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 2990 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_589 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1358" [src/conv1.cpp:55]   --->   Operation 2990 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_589' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 2991 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_590 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1367" [src/conv1.cpp:55]   --->   Operation 2991 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_590' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 2992 [1/1] (0.47ns)   --->   "%tmp_181 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_588, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_589, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_590, i2 %trunc_ln55_5" [src/conv1.cpp:55]   --->   Operation 2992 'mux' 'tmp_181' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2993 [1/1] (0.00ns)   --->   "%sext_ln55_84 = sext i24 %tmp_181" [src/conv1.cpp:55]   --->   Operation 2993 'sext' 'sext_ln55_84' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2994 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_103)   --->   "%mul_ln55_124 = mul i35 %sext_ln55_84, i35 %sext_ln38_74" [src/conv1.cpp:55]   --->   Operation 2994 'mul' 'mul_ln55_124' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2995 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_107 = add i35 %shl_ln55_105, i35 %mul_ln55_129" [src/conv1.cpp:55]   --->   Operation 2995 'add' 'add_ln55_107' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2996 [1/1] (0.00ns)   --->   "%tmp_269 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_107, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 2996 'partselect' 'tmp_269' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2997 [1/1] (0.00ns)   --->   "%shl_ln55_106 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_269, i3 0" [src/conv1.cpp:55]   --->   Operation 2997 'bitconcatenate' 'shl_ln55_106' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 2998 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_108)   --->   "%mul_ln55_130 = mul i35 %sext_ln55_90, i35 %sext_ln38_80" [src/conv1.cpp:55]   --->   Operation 2998 'mul' 'mul_ln55_130' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2999 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_108 = add i35 %shl_ln55_106, i35 %mul_ln55_130" [src/conv1.cpp:55]   --->   Operation 2999 'add' 'add_ln55_108' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3000 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_555 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1290" [src/conv1.cpp:55]   --->   Operation 3000 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_555' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 3001 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_556 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1299" [src/conv1.cpp:55]   --->   Operation 3001 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_556' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_40 : Operation 3002 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_557 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1308" [src/conv1.cpp:55]   --->   Operation 3002 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_557' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 41 <SV = 40> <Delay = 2.70>
ST_41 : Operation 3003 [1/1] (0.76ns)   --->   "%empty_283 = add i8 %empty_224, i8 59" [src/conv1.cpp:38]   --->   Operation 3003 'add' 'empty_283' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3004 [1/1] (0.00ns)   --->   "%p_cast69 = zext i8 %empty_283" [src/conv1.cpp:38]   --->   Operation 3004 'zext' 'p_cast69' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3005 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_65 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast69" [src/conv1.cpp:38]   --->   Operation 3005 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_65' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3006 [1/1] (0.76ns)   --->   "%empty_287 = add i8 %empty_224, i8 63" [src/conv1.cpp:38]   --->   Operation 3006 'add' 'empty_287' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3007 [1/1] (0.00ns)   --->   "%p_cast73 = zext i8 %empty_287" [src/conv1.cpp:38]   --->   Operation 3007 'zext' 'p_cast73' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3008 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_69 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast73" [src/conv1.cpp:38]   --->   Operation 3008 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_69' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3009 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_146 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast69" [src/conv1.cpp:38]   --->   Operation 3009 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_146' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3010 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_150 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast73" [src/conv1.cpp:38]   --->   Operation 3010 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_150' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3011 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_227 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast69" [src/conv1.cpp:38]   --->   Operation 3011 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_227' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3012 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_231 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast73" [src/conv1.cpp:38]   --->   Operation 3012 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_231' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3013 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_405 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_58" [src/conv1.cpp:38]   --->   Operation 3013 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_405' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3014 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_406 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_139" [src/conv1.cpp:38]   --->   Operation 3014 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_406' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3015 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_407 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_220" [src/conv1.cpp:38]   --->   Operation 3015 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_407' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3016 [1/1] (0.47ns)   --->   "%tmp_99 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_405, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_406, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_407, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3016 'mux' 'tmp_99' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3017 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_426 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_65" [src/conv1.cpp:38]   --->   Operation 3017 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_426' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3018 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_427 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_146" [src/conv1.cpp:38]   --->   Operation 3018 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_427' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3019 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_428 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_227" [src/conv1.cpp:38]   --->   Operation 3019 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_428' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3020 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_438 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_69" [src/conv1.cpp:38]   --->   Operation 3020 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_438' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3021 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_439 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_150" [src/conv1.cpp:38]   --->   Operation 3021 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_439' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3022 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_440 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_231" [src/conv1.cpp:38]   --->   Operation 3022 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_440' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3023 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_444 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_71" [src/conv1.cpp:38]   --->   Operation 3023 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_444' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3024 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_445 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_152" [src/conv1.cpp:38]   --->   Operation 3024 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_445' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3025 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_446 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_233" [src/conv1.cpp:38]   --->   Operation 3025 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_446' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3026 [1/1] (0.47ns)   --->   "%tmp_112 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_444, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_445, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_446, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3026 'mux' 'tmp_112' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3027 [1/1] (0.76ns)   --->   "%empty_373 = add i8 %empty_314, i8 59" [src/conv1.cpp:38]   --->   Operation 3027 'add' 'empty_373' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3028 [1/1] (0.00ns)   --->   "%p_cast150 = zext i8 %empty_373" [src/conv1.cpp:38]   --->   Operation 3028 'zext' 'p_cast150' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3029 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_767 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast150" [src/conv1.cpp:38]   --->   Operation 3029 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_767' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3030 [1/1] (0.76ns)   --->   "%empty_377 = add i8 %empty_314, i8 63" [src/conv1.cpp:38]   --->   Operation 3030 'add' 'empty_377' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3031 [1/1] (0.00ns)   --->   "%p_cast154 = zext i8 %empty_377" [src/conv1.cpp:38]   --->   Operation 3031 'zext' 'p_cast154' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3032 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_771 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast154" [src/conv1.cpp:38]   --->   Operation 3032 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_771' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3033 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_848 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast150" [src/conv1.cpp:38]   --->   Operation 3033 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_848' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3034 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_852 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast154" [src/conv1.cpp:38]   --->   Operation 3034 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_852' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3035 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_929 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast150" [src/conv1.cpp:38]   --->   Operation 3035 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_929' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3036 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_933 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast154" [src/conv1.cpp:38]   --->   Operation 3036 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_933' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3037 [1/1] (0.00ns)   --->   "%sext_ln38_68 = sext i12 %select_ln38_51" [src/conv1.cpp:38]   --->   Operation 3037 'sext' 'sext_ln38_68' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3038 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1107 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_760" [src/conv1.cpp:38]   --->   Operation 3038 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1107' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3039 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1108 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_841" [src/conv1.cpp:38]   --->   Operation 3039 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1108' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3040 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1109 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_922" [src/conv1.cpp:38]   --->   Operation 3040 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1109' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3041 [1/1] (0.47ns)   --->   "%tmp_99_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1107, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1108, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1109, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3041 'mux' 'tmp_99_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3042 [1/1] (0.37ns)   --->   "%select_ln38_59 = select i1 %icmp_ln41, i12 %tmp_99_mid1, i12 %tmp_99" [src/conv1.cpp:38]   --->   Operation 3042 'select' 'select_ln38_59' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 3043 [1/1] (0.00ns)   --->   "%sext_ln38_81 = sext i12 %select_ln38_64" [src/conv1.cpp:38]   --->   Operation 3043 'sext' 'sext_ln38_81' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3044 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1128 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_767" [src/conv1.cpp:38]   --->   Operation 3044 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1128' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3045 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1129 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_848" [src/conv1.cpp:38]   --->   Operation 3045 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1129' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3046 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1130 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_929" [src/conv1.cpp:38]   --->   Operation 3046 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1130' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3047 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1140 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_771" [src/conv1.cpp:38]   --->   Operation 3047 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1140' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3048 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1141 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_852" [src/conv1.cpp:38]   --->   Operation 3048 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1141' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3049 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1142 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_933" [src/conv1.cpp:38]   --->   Operation 3049 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1142' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3050 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1146 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_773" [src/conv1.cpp:38]   --->   Operation 3050 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1146' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3051 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1147 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_854" [src/conv1.cpp:38]   --->   Operation 3051 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1147' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3052 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1148 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_935" [src/conv1.cpp:38]   --->   Operation 3052 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1148' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_41 : Operation 3053 [1/1] (0.47ns)   --->   "%tmp_112_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1146, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1147, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1148, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3053 'mux' 'tmp_112_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3054 [1/1] (0.37ns)   --->   "%select_ln38_72 = select i1 %icmp_ln41, i12 %tmp_112_mid1, i12 %tmp_112" [src/conv1.cpp:38]   --->   Operation 3054 'select' 'select_ln38_72' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 3055 [1/1] (0.79ns)   --->   "%add_ln55_173 = add i11 %mul_ln55_161, i11 %zext_ln55_103" [src/conv1.cpp:55]   --->   Operation 3055 'add' 'add_ln55_173' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3056 [1/1] (0.00ns)   --->   "%zext_ln55_110 = zext i11 %add_ln55_173" [src/conv1.cpp:55]   --->   Operation 3056 'zext' 'zext_ln55_110' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3057 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1320 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_110" [src/conv1.cpp:55]   --->   Operation 3057 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1320' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3058 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1329 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_110" [src/conv1.cpp:55]   --->   Operation 3058 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1329' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3059 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1338 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_110" [src/conv1.cpp:55]   --->   Operation 3059 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1338' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3060 [1/1] (0.79ns)   --->   "%add_ln55_190 = add i11 %mul_ln55_160, i11 %zext_ln55_125" [src/conv1.cpp:55]   --->   Operation 3060 'add' 'add_ln55_190' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3061 [1/1] (0.00ns)   --->   "%zext_ln55_131 = zext i11 %add_ln55_190" [src/conv1.cpp:55]   --->   Operation 3061 'zext' 'zext_ln55_131' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3062 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1379 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_131" [src/conv1.cpp:55]   --->   Operation 3062 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1379' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3063 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1388 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_131" [src/conv1.cpp:55]   --->   Operation 3063 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1388' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3064 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1397 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_131" [src/conv1.cpp:55]   --->   Operation 3064 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1397' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3065 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_90)   --->   "%mul_ln55_109 = mul i35 %sext_ln55_69, i35 %sext_ln38_59" [src/conv1.cpp:55]   --->   Operation 3065 'mul' 'mul_ln55_109' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3066 [1/1] (0.00ns)   --->   "%shl_ln55_88 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_249, i3 0" [src/conv1.cpp:55]   --->   Operation 3066 'bitconcatenate' 'shl_ln55_88' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3067 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_90 = add i35 %shl_ln55_88, i35 %mul_ln55_109" [src/conv1.cpp:55]   --->   Operation 3067 'add' 'add_ln55_90' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3068 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_97)   --->   "%mul_ln55_117 = mul i35 %sext_ln55_77, i35 %sext_ln38_67" [src/conv1.cpp:55]   --->   Operation 3068 'mul' 'mul_ln55_117' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3069 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_624 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1438" [src/conv1.cpp:55]   --->   Operation 3069 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_624' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3070 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_625 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1447" [src/conv1.cpp:55]   --->   Operation 3070 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_625' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3071 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_626 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1456" [src/conv1.cpp:55]   --->   Operation 3071 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_626' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3072 [1/1] (0.47ns)   --->   "%tmp_175 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_624, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_625, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_626, i2 %trunc_ln55_8" [src/conv1.cpp:55]   --->   Operation 3072 'mux' 'tmp_175' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3073 [1/1] (0.00ns)   --->   "%sext_ln55_78 = sext i24 %tmp_175" [src/conv1.cpp:55]   --->   Operation 3073 'sext' 'sext_ln55_78' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3074 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_98)   --->   "%mul_ln55_118 = mul i35 %sext_ln55_78, i35 %sext_ln38_68" [src/conv1.cpp:55]   --->   Operation 3074 'mul' 'mul_ln55_118' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3075 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_102 = add i35 %shl_ln55_100, i35 %mul_ln55_123" [src/conv1.cpp:55]   --->   Operation 3075 'add' 'add_ln55_102' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3076 [1/1] (0.00ns)   --->   "%tmp_263 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_102, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 3076 'partselect' 'tmp_263' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3077 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_103)   --->   "%mul_ln55_124 = mul i35 %sext_ln55_84, i35 %sext_ln38_74" [src/conv1.cpp:55]   --->   Operation 3077 'mul' 'mul_ln55_124' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3078 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_591 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1379" [src/conv1.cpp:55]   --->   Operation 3078 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_591' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3079 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_592 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1388" [src/conv1.cpp:55]   --->   Operation 3079 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_592' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3080 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_593 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1397" [src/conv1.cpp:55]   --->   Operation 3080 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_593' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3081 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_108 = add i35 %shl_ln55_106, i35 %mul_ln55_130" [src/conv1.cpp:55]   --->   Operation 3081 'add' 'add_ln55_108' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3082 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_108, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 3082 'partselect' 'tmp_270' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3083 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_555 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1290" [src/conv1.cpp:55]   --->   Operation 3083 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_555' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3084 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_556 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1299" [src/conv1.cpp:55]   --->   Operation 3084 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_556' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3085 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_557 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1308" [src/conv1.cpp:55]   --->   Operation 3085 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_557' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3086 [1/1] (0.47ns)   --->   "%tmp_197 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_555, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_556, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_557, i2 %trunc_ln55_3" [src/conv1.cpp:55]   --->   Operation 3086 'mux' 'tmp_197' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3087 [1/1] (0.00ns)   --->   "%sext_ln55_91 = sext i24 %tmp_197" [src/conv1.cpp:55]   --->   Operation 3087 'sext' 'sext_ln55_91' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_41 : Operation 3088 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_109)   --->   "%mul_ln55_131 = mul i35 %sext_ln55_91, i35 %sext_ln38_81" [src/conv1.cpp:55]   --->   Operation 3088 'mul' 'mul_ln55_131' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3089 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_558 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1320" [src/conv1.cpp:55]   --->   Operation 3089 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_558' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3090 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_559 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1329" [src/conv1.cpp:55]   --->   Operation 3090 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_559' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_41 : Operation 3091 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_560 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1338" [src/conv1.cpp:55]   --->   Operation 3091 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_560' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 42 <SV = 41> <Delay = 3.27>
ST_42 : Operation 3092 [1/1] (0.76ns)   --->   "%empty_290 = add i8 %empty_224, i8 66" [src/conv1.cpp:38]   --->   Operation 3092 'add' 'empty_290' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3093 [1/1] (0.00ns)   --->   "%p_cast76 = zext i8 %empty_290" [src/conv1.cpp:38]   --->   Operation 3093 'zext' 'p_cast76' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3094 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_72 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast76" [src/conv1.cpp:38]   --->   Operation 3094 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_72' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3095 [1/1] (0.76ns)   --->   "%empty_297 = add i8 %empty_224, i8 73" [src/conv1.cpp:38]   --->   Operation 3095 'add' 'empty_297' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3096 [1/1] (0.00ns)   --->   "%p_cast83 = zext i8 %empty_297" [src/conv1.cpp:38]   --->   Operation 3096 'zext' 'p_cast83' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3097 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_79 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast83" [src/conv1.cpp:38]   --->   Operation 3097 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_79' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3098 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_153 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast76" [src/conv1.cpp:38]   --->   Operation 3098 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_153' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3099 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_160 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast83" [src/conv1.cpp:38]   --->   Operation 3099 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_160' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3100 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_234 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast76" [src/conv1.cpp:38]   --->   Operation 3100 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_234' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3101 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_241 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast83" [src/conv1.cpp:38]   --->   Operation 3101 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_241' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3102 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_426 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_65" [src/conv1.cpp:38]   --->   Operation 3102 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_426' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3103 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_427 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_146" [src/conv1.cpp:38]   --->   Operation 3103 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_427' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3104 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_428 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_227" [src/conv1.cpp:38]   --->   Operation 3104 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_428' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3105 [1/1] (0.47ns)   --->   "%tmp_106 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_426, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_427, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_428, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3105 'mux' 'tmp_106' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3106 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_438 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_69" [src/conv1.cpp:38]   --->   Operation 3106 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_438' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3107 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_439 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_150" [src/conv1.cpp:38]   --->   Operation 3107 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_439' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3108 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_440 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_231" [src/conv1.cpp:38]   --->   Operation 3108 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_440' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3109 [1/1] (0.47ns)   --->   "%tmp_110 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_438, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_439, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_440, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3109 'mux' 'tmp_110' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3110 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_447 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_72" [src/conv1.cpp:38]   --->   Operation 3110 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_447' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3111 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_448 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_153" [src/conv1.cpp:38]   --->   Operation 3111 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_448' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3112 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_449 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_234" [src/conv1.cpp:38]   --->   Operation 3112 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_449' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3113 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_468 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_79" [src/conv1.cpp:38]   --->   Operation 3113 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_468' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3114 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_469 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_160" [src/conv1.cpp:38]   --->   Operation 3114 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_469' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3115 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_470 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_241" [src/conv1.cpp:38]   --->   Operation 3115 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_470' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3116 [1/1] (0.76ns)   --->   "%empty_380 = add i8 %empty_314, i8 66" [src/conv1.cpp:38]   --->   Operation 3116 'add' 'empty_380' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3117 [1/1] (0.00ns)   --->   "%p_cast157 = zext i8 %empty_380" [src/conv1.cpp:38]   --->   Operation 3117 'zext' 'p_cast157' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3118 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_774 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast157" [src/conv1.cpp:38]   --->   Operation 3118 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_774' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3119 [1/1] (0.76ns)   --->   "%empty_387 = add i8 %empty_314, i8 73" [src/conv1.cpp:38]   --->   Operation 3119 'add' 'empty_387' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3120 [1/1] (0.00ns)   --->   "%p_cast164 = zext i8 %empty_387" [src/conv1.cpp:38]   --->   Operation 3120 'zext' 'p_cast164' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3121 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_781 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast164" [src/conv1.cpp:38]   --->   Operation 3121 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_781' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3122 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_855 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast157" [src/conv1.cpp:38]   --->   Operation 3122 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_855' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3123 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_862 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast164" [src/conv1.cpp:38]   --->   Operation 3123 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_862' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3124 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_936 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast157" [src/conv1.cpp:38]   --->   Operation 3124 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_936' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3125 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_943 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast164" [src/conv1.cpp:38]   --->   Operation 3125 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_943' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3126 [1/1] (0.00ns)   --->   "%sext_ln38_75 = sext i12 %select_ln38_58" [src/conv1.cpp:38]   --->   Operation 3126 'sext' 'sext_ln38_75' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3127 [1/1] (0.00ns)   --->   "%sext_ln38_82 = sext i12 %select_ln38_65" [src/conv1.cpp:38]   --->   Operation 3127 'sext' 'sext_ln38_82' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3128 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1128 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_767" [src/conv1.cpp:38]   --->   Operation 3128 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1128' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3129 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1129 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_848" [src/conv1.cpp:38]   --->   Operation 3129 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1129' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3130 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1130 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_929" [src/conv1.cpp:38]   --->   Operation 3130 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1130' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3131 [1/1] (0.47ns)   --->   "%tmp_106_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1128, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1129, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1130, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3131 'mux' 'tmp_106_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3132 [1/1] (0.37ns)   --->   "%select_ln38_66 = select i1 %icmp_ln41, i12 %tmp_106_mid1, i12 %tmp_106" [src/conv1.cpp:38]   --->   Operation 3132 'select' 'select_ln38_66' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 3133 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1140 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_771" [src/conv1.cpp:38]   --->   Operation 3133 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1140' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3134 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1141 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_852" [src/conv1.cpp:38]   --->   Operation 3134 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1141' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3135 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1142 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_933" [src/conv1.cpp:38]   --->   Operation 3135 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1142' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3136 [1/1] (0.47ns)   --->   "%tmp_110_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1140, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1141, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1142, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3136 'mux' 'tmp_110_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3137 [1/1] (0.37ns)   --->   "%select_ln38_70 = select i1 %icmp_ln41, i12 %tmp_110_mid1, i12 %tmp_110" [src/conv1.cpp:38]   --->   Operation 3137 'select' 'select_ln38_70' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 3138 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1149 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_774" [src/conv1.cpp:38]   --->   Operation 3138 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1149' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3139 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1150 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_855" [src/conv1.cpp:38]   --->   Operation 3139 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1150' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3140 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1151 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_936" [src/conv1.cpp:38]   --->   Operation 3140 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1151' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3141 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1170 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_781" [src/conv1.cpp:38]   --->   Operation 3141 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1170' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3142 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1171 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_862" [src/conv1.cpp:38]   --->   Operation 3142 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1171' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3143 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1172 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_943" [src/conv1.cpp:38]   --->   Operation 3143 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1172' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_42 : Operation 3144 [1/1] (0.79ns)   --->   "%add_ln55_138 = add i11 %mul_ln55_162, i11 %zext_ln55_60" [src/conv1.cpp:55]   --->   Operation 3144 'add' 'add_ln55_138' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3145 [1/1] (0.00ns)   --->   "%zext_ln55_68 = zext i11 %add_ln55_138" [src/conv1.cpp:55]   --->   Operation 3145 'zext' 'zext_ln55_68' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3146 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1201 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_68" [src/conv1.cpp:55]   --->   Operation 3146 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1201' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3147 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1210 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_68" [src/conv1.cpp:55]   --->   Operation 3147 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1210' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3148 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1219 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_68" [src/conv1.cpp:55]   --->   Operation 3148 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1219' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3149 [1/1] (0.79ns)   --->   "%add_ln55_156 = add i11 %mul_ln55_162, i11 %zext_ln55_81" [src/conv1.cpp:55]   --->   Operation 3149 'add' 'add_ln55_156' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3150 [1/1] (0.00ns)   --->   "%zext_ln55_89 = zext i11 %add_ln55_156" [src/conv1.cpp:55]   --->   Operation 3150 'zext' 'zext_ln55_89' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3151 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1261 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_89" [src/conv1.cpp:55]   --->   Operation 3151 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1261' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3152 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1270 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_89" [src/conv1.cpp:55]   --->   Operation 3152 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1270' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3153 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1279 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_89" [src/conv1.cpp:55]   --->   Operation 3153 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1279' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3154 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_90 = add i35 %shl_ln55_88, i35 %mul_ln55_109" [src/conv1.cpp:55]   --->   Operation 3154 'add' 'add_ln55_90' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3155 [1/1] (0.00ns)   --->   "%tmp_247 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_90, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 3155 'partselect' 'tmp_247' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3156 [1/1] (0.00ns)   --->   "%sext_ln58_35 = sext i32 %add_ln58_16" [src/conv1.cpp:58]   --->   Operation 3156 'sext' 'sext_ln58_35' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3157 [1/1] (0.00ns)   --->   "%sext_ln58_36 = sext i32 %tmp_247" [src/conv1.cpp:58]   --->   Operation 3157 'sext' 'sext_ln58_36' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3158 [1/1] (1.01ns)   --->   "%sub_ln58_17 = sub i33 0, i33 %sext_ln58_35" [src/conv1.cpp:58]   --->   Operation 3158 'sub' 'sub_ln58_17' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3159 [1/1] (1.01ns)   --->   "%icmp_ln58_17 = icmp_eq  i33 %sext_ln58_36, i33 %sub_ln58_17" [src/conv1.cpp:58]   --->   Operation 3159 'icmp' 'icmp_ln58_17' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3160 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_17, void %if.end.i.i.3, void %if.then.i.i.3" [src/conv1.cpp:58]   --->   Operation 3160 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3161 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_187, void %V32.i.i24.i.i103.case.01035, void %V32.i.i24.i.i103.case.11036" [src/conv1.cpp:58]   --->   Operation 3161 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_17)> <Delay = 0.00>
ST_42 : Operation 3162 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:58]   --->   Operation 3162 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp_187 & icmp_ln58_17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_42 : Operation 3163 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit1034" [src/conv1.cpp:58]   --->   Operation 3163 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp_187 & icmp_ln58_17)> <Delay = 0.00>
ST_42 : Operation 3164 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7" [src/conv1.cpp:58]   --->   Operation 3164 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp_187 & icmp_ln58_17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_42 : Operation 3165 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit1034" [src/conv1.cpp:58]   --->   Operation 3165 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp_187 & icmp_ln58_17)> <Delay = 0.00>
ST_42 : Operation 3166 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i.3" [src/conv1.cpp:58]   --->   Operation 3166 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_17)> <Delay = 0.00>
ST_42 : Operation 3167 [1/1] (1.01ns)   --->   "%add_ln58_17 = add i32 %tmp_247, i32 %add_ln58_16" [src/conv1.cpp:58]   --->   Operation 3167 'add' 'add_ln58_17' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3168 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_187, void %V32.i.i24.i.i103.case.0728, void %V32.i.i24.i.i103.case.1729" [src/conv1.cpp:58]   --->   Operation 3168 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3169 [1/1] (0.00ns)   --->   "%shl_ln55_95 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_257, i3 0" [src/conv1.cpp:55]   --->   Operation 3169 'bitconcatenate' 'shl_ln55_95' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3170 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_97)   --->   "%mul_ln55_117 = mul i35 %sext_ln55_77, i35 %sext_ln38_67" [src/conv1.cpp:55]   --->   Operation 3170 'mul' 'mul_ln55_117' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3171 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_97 = add i35 %shl_ln55_95, i35 %mul_ln55_117" [src/conv1.cpp:55]   --->   Operation 3171 'add' 'add_ln55_97' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3172 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_98)   --->   "%mul_ln55_118 = mul i35 %sext_ln55_78, i35 %sext_ln38_68" [src/conv1.cpp:55]   --->   Operation 3172 'mul' 'mul_ln55_118' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3173 [1/1] (0.00ns)   --->   "%shl_ln55_101 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_263, i3 0" [src/conv1.cpp:55]   --->   Operation 3173 'bitconcatenate' 'shl_ln55_101' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3174 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_103)   --->   "%mul_ln55_124 = mul i35 %sext_ln55_84, i35 %sext_ln38_74" [src/conv1.cpp:55]   --->   Operation 3174 'mul' 'mul_ln55_124' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3175 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_103 = add i35 %shl_ln55_101, i35 %mul_ln55_124" [src/conv1.cpp:55]   --->   Operation 3175 'add' 'add_ln55_103' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3176 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_591 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1379" [src/conv1.cpp:55]   --->   Operation 3176 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_591' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3177 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_592 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1388" [src/conv1.cpp:55]   --->   Operation 3177 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_592' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3178 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_593 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1397" [src/conv1.cpp:55]   --->   Operation 3178 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_593' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3179 [1/1] (0.47ns)   --->   "%tmp_182 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_591, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_592, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_593, i2 %trunc_ln55_6" [src/conv1.cpp:55]   --->   Operation 3179 'mux' 'tmp_182' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3180 [1/1] (0.00ns)   --->   "%sext_ln55_85 = sext i24 %tmp_182" [src/conv1.cpp:55]   --->   Operation 3180 'sext' 'sext_ln55_85' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3181 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_104)   --->   "%mul_ln55_125 = mul i35 %sext_ln55_85, i35 %sext_ln38_75" [src/conv1.cpp:55]   --->   Operation 3181 'mul' 'mul_ln55_125' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3182 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_109)   --->   "%mul_ln55_131 = mul i35 %sext_ln55_91, i35 %sext_ln38_81" [src/conv1.cpp:55]   --->   Operation 3182 'mul' 'mul_ln55_131' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3183 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_558 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1320" [src/conv1.cpp:55]   --->   Operation 3183 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_558' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3184 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_559 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1329" [src/conv1.cpp:55]   --->   Operation 3184 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_559' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3185 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_560 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1338" [src/conv1.cpp:55]   --->   Operation 3185 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_560' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3186 [1/1] (0.47ns)   --->   "%tmp_198 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_558, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_559, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_560, i2 %trunc_ln55_4" [src/conv1.cpp:55]   --->   Operation 3186 'mux' 'tmp_198' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3187 [1/1] (0.00ns)   --->   "%sext_ln55_92 = sext i24 %tmp_198" [src/conv1.cpp:55]   --->   Operation 3187 'sext' 'sext_ln55_92' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_42 : Operation 3188 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_110)   --->   "%mul_ln55_132 = mul i35 %sext_ln55_92, i35 %sext_ln38_82" [src/conv1.cpp:55]   --->   Operation 3188 'mul' 'mul_ln55_132' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3189 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_519 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1201" [src/conv1.cpp:55]   --->   Operation 3189 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_519' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3190 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_520 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1210" [src/conv1.cpp:55]   --->   Operation 3190 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_520' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3191 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_521 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1219" [src/conv1.cpp:55]   --->   Operation 3191 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_521' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3192 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_525 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1261" [src/conv1.cpp:55]   --->   Operation 3192 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_525' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3193 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_526 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1270" [src/conv1.cpp:55]   --->   Operation 3193 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_526' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3194 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_527 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1279" [src/conv1.cpp:55]   --->   Operation 3194 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_527' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_42 : Operation 3195 [1/1] (0.80ns)   --->   "%add_ln41 = add i12 %indvar_flatten_load, i12 1" [src/conv1.cpp:41]   --->   Operation 3195 'add' 'add_ln41' <Predicate = (!icmp_ln38 & !icmp_ln41)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3196 [1/1] (0.37ns)   --->   "%select_ln41_13 = select i1 %icmp_ln41, i12 1, i12 %add_ln41" [src/conv1.cpp:41]   --->   Operation 3196 'select' 'select_ln41_13' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 3197 [1/1] (0.42ns)   --->   "%store_ln42 = store i12 %select_ln41_13, i12 %indvar_flatten" [src/conv1.cpp:42]   --->   Operation 3197 'store' 'store_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_42 : Operation 3198 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.body104" [src/conv1.cpp:42]   --->   Operation 3198 'br' 'br_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 2.03>
ST_43 : Operation 3199 [1/1] (0.76ns)   --->   "%empty_277 = add i8 %empty_224, i8 53" [src/conv1.cpp:38]   --->   Operation 3199 'add' 'empty_277' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3200 [1/1] (0.00ns)   --->   "%p_cast63 = zext i8 %empty_277" [src/conv1.cpp:38]   --->   Operation 3200 'zext' 'p_cast63' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3201 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_59 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast63" [src/conv1.cpp:38]   --->   Operation 3201 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_59' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3202 [1/1] (0.76ns)   --->   "%empty_284 = add i8 %empty_224, i8 60" [src/conv1.cpp:38]   --->   Operation 3202 'add' 'empty_284' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3203 [1/1] (0.00ns)   --->   "%p_cast70 = zext i8 %empty_284" [src/conv1.cpp:38]   --->   Operation 3203 'zext' 'p_cast70' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3204 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_66 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast70" [src/conv1.cpp:38]   --->   Operation 3204 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_66' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3205 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_140 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast63" [src/conv1.cpp:38]   --->   Operation 3205 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_140' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3206 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_147 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast70" [src/conv1.cpp:38]   --->   Operation 3206 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_147' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3207 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_221 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast63" [src/conv1.cpp:38]   --->   Operation 3207 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_221' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3208 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_228 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast70" [src/conv1.cpp:38]   --->   Operation 3208 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_228' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3209 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_408 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_59" [src/conv1.cpp:38]   --->   Operation 3209 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_408' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3210 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_409 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_140" [src/conv1.cpp:38]   --->   Operation 3210 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_409' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3211 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_410 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_221" [src/conv1.cpp:38]   --->   Operation 3211 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_410' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3212 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_429 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_66" [src/conv1.cpp:38]   --->   Operation 3212 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_429' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3213 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_430 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_147" [src/conv1.cpp:38]   --->   Operation 3213 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_430' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3214 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_431 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_228" [src/conv1.cpp:38]   --->   Operation 3214 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_431' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3215 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_447 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_72" [src/conv1.cpp:38]   --->   Operation 3215 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_447' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3216 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_448 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_153" [src/conv1.cpp:38]   --->   Operation 3216 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_448' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3217 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_449 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_234" [src/conv1.cpp:38]   --->   Operation 3217 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_449' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3218 [1/1] (0.47ns)   --->   "%tmp_113 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_447, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_448, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_449, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3218 'mux' 'tmp_113' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3219 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_468 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_79" [src/conv1.cpp:38]   --->   Operation 3219 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_468' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3220 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_469 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_160" [src/conv1.cpp:38]   --->   Operation 3220 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_469' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3221 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_470 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_241" [src/conv1.cpp:38]   --->   Operation 3221 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_470' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3222 [1/1] (0.47ns)   --->   "%tmp_120 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_468, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_469, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_470, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3222 'mux' 'tmp_120' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3223 [1/1] (0.76ns)   --->   "%empty_367 = add i8 %empty_314, i8 53" [src/conv1.cpp:38]   --->   Operation 3223 'add' 'empty_367' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3224 [1/1] (0.00ns)   --->   "%p_cast144 = zext i8 %empty_367" [src/conv1.cpp:38]   --->   Operation 3224 'zext' 'p_cast144' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3225 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_761 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast144" [src/conv1.cpp:38]   --->   Operation 3225 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_761' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3226 [1/1] (0.76ns)   --->   "%empty_374 = add i8 %empty_314, i8 60" [src/conv1.cpp:38]   --->   Operation 3226 'add' 'empty_374' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3227 [1/1] (0.00ns)   --->   "%p_cast151 = zext i8 %empty_374" [src/conv1.cpp:38]   --->   Operation 3227 'zext' 'p_cast151' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3228 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_768 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast151" [src/conv1.cpp:38]   --->   Operation 3228 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_768' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3229 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_842 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast144" [src/conv1.cpp:38]   --->   Operation 3229 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_842' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3230 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_849 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast151" [src/conv1.cpp:38]   --->   Operation 3230 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_849' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3231 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_923 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast144" [src/conv1.cpp:38]   --->   Operation 3231 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_923' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3232 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_930 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast151" [src/conv1.cpp:38]   --->   Operation 3232 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_930' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3233 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1110 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_761" [src/conv1.cpp:38]   --->   Operation 3233 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1110' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3234 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1111 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_842" [src/conv1.cpp:38]   --->   Operation 3234 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1111' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3235 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1112 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_923" [src/conv1.cpp:38]   --->   Operation 3235 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1112' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3236 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1131 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_768" [src/conv1.cpp:38]   --->   Operation 3236 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1131' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3237 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1132 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_849" [src/conv1.cpp:38]   --->   Operation 3237 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1132' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3238 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1133 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_930" [src/conv1.cpp:38]   --->   Operation 3238 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1133' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3239 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1149 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_774" [src/conv1.cpp:38]   --->   Operation 3239 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1149' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3240 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1150 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_855" [src/conv1.cpp:38]   --->   Operation 3240 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1150' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3241 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1151 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_936" [src/conv1.cpp:38]   --->   Operation 3241 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1151' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3242 [1/1] (0.47ns)   --->   "%tmp_113_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1149, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1150, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1151, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3242 'mux' 'tmp_113_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3243 [1/1] (0.37ns)   --->   "%select_ln38_73 = select i1 %icmp_ln41, i12 %tmp_113_mid1, i12 %tmp_113" [src/conv1.cpp:38]   --->   Operation 3243 'select' 'select_ln38_73' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 3244 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1170 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_781" [src/conv1.cpp:38]   --->   Operation 3244 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1170' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3245 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1171 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_862" [src/conv1.cpp:38]   --->   Operation 3245 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1171' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3246 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1172 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_943" [src/conv1.cpp:38]   --->   Operation 3246 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1172' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_43 : Operation 3247 [1/1] (0.47ns)   --->   "%tmp_120_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1170, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1171, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1172, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3247 'mux' 'tmp_120_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3248 [1/1] (0.37ns)   --->   "%select_ln38_80 = select i1 %icmp_ln41, i12 %tmp_120_mid1, i12 %tmp_120" [src/conv1.cpp:38]   --->   Operation 3248 'select' 'select_ln38_80' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 3249 [1/1] (0.79ns)   --->   "%add_ln55_148 = add i11 %mul_ln41, i11 %zext_ln55_70" [src/conv1.cpp:55]   --->   Operation 3249 'add' 'add_ln55_148' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3250 [1/1] (0.00ns)   --->   "%zext_ln55_79 = zext i11 %add_ln55_148" [src/conv1.cpp:55]   --->   Operation 3250 'zext' 'zext_ln55_79' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3251 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1232 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_79" [src/conv1.cpp:55]   --->   Operation 3251 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1232' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3252 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1241 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_79" [src/conv1.cpp:55]   --->   Operation 3252 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1241' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3253 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1250 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_79" [src/conv1.cpp:55]   --->   Operation 3253 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1250' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3254 [1/1] (0.79ns)   --->   "%add_ln55_199 = add i11 %mul_ln55_160, i11 %zext_ln55_136" [src/conv1.cpp:55]   --->   Operation 3254 'add' 'add_ln55_199' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3255 [1/1] (0.00ns)   --->   "%zext_ln55_142 = zext i11 %add_ln55_199" [src/conv1.cpp:55]   --->   Operation 3255 'zext' 'zext_ln55_142' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3256 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1409 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_142" [src/conv1.cpp:55]   --->   Operation 3256 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1409' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3257 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1418 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_142" [src/conv1.cpp:55]   --->   Operation 3257 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1418' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3258 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1427 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_142" [src/conv1.cpp:55]   --->   Operation 3258 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1427' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3259 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %add_ln58_17, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:58]   --->   Operation 3259 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp_187)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_43 : Operation 3260 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit727" [src/conv1.cpp:58]   --->   Operation 3260 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp_187)> <Delay = 0.00>
ST_43 : Operation 3261 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %add_ln58_17, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7" [src/conv1.cpp:58]   --->   Operation 3261 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp_187)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_43 : Operation 3262 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit727" [src/conv1.cpp:58]   --->   Operation 3262 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp_187)> <Delay = 0.00>
ST_43 : Operation 3263 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_97 = add i35 %shl_ln55_95, i35 %mul_ln55_117" [src/conv1.cpp:55]   --->   Operation 3263 'add' 'add_ln55_97' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3264 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_98)   --->   "%mul_ln55_118 = mul i35 %sext_ln55_78, i35 %sext_ln38_68" [src/conv1.cpp:55]   --->   Operation 3264 'mul' 'mul_ln55_118' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3265 [1/1] (0.00ns)   --->   "%tmp_258 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_97, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 3265 'partselect' 'tmp_258' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3266 [1/1] (0.00ns)   --->   "%shl_ln55_96 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_258, i3 0" [src/conv1.cpp:55]   --->   Operation 3266 'bitconcatenate' 'shl_ln55_96' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3267 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_98 = add i35 %shl_ln55_96, i35 %mul_ln55_118" [src/conv1.cpp:55]   --->   Operation 3267 'add' 'add_ln55_98' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3268 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_103 = add i35 %shl_ln55_101, i35 %mul_ln55_124" [src/conv1.cpp:55]   --->   Operation 3268 'add' 'add_ln55_103' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3269 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_103, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 3269 'partselect' 'tmp_264' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3270 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_104)   --->   "%mul_ln55_125 = mul i35 %sext_ln55_85, i35 %sext_ln38_75" [src/conv1.cpp:55]   --->   Operation 3270 'mul' 'mul_ln55_125' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3271 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_594 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1409" [src/conv1.cpp:55]   --->   Operation 3271 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_594' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3272 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_595 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1418" [src/conv1.cpp:55]   --->   Operation 3272 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_595' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3273 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_596 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1427" [src/conv1.cpp:55]   --->   Operation 3273 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_596' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3274 [1/1] (0.00ns)   --->   "%shl_ln55_107 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_270, i3 0" [src/conv1.cpp:55]   --->   Operation 3274 'bitconcatenate' 'shl_ln55_107' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_43 : Operation 3275 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_109)   --->   "%mul_ln55_131 = mul i35 %sext_ln55_91, i35 %sext_ln38_81" [src/conv1.cpp:55]   --->   Operation 3275 'mul' 'mul_ln55_131' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3276 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_109 = add i35 %shl_ln55_107, i35 %mul_ln55_131" [src/conv1.cpp:55]   --->   Operation 3276 'add' 'add_ln55_109' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3277 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_110)   --->   "%mul_ln55_132 = mul i35 %sext_ln55_92, i35 %sext_ln38_82" [src/conv1.cpp:55]   --->   Operation 3277 'mul' 'mul_ln55_132' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3278 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_519 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1201" [src/conv1.cpp:55]   --->   Operation 3278 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_519' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3279 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_520 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1210" [src/conv1.cpp:55]   --->   Operation 3279 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_520' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3280 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_521 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1219" [src/conv1.cpp:55]   --->   Operation 3280 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_521' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3281 [1/1] (0.47ns)   --->   "%tmp_203 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_519, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_520, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_521, i2 %trunc_ln" [src/conv1.cpp:55]   --->   Operation 3281 'mux' 'tmp_203' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3282 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_525 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1261" [src/conv1.cpp:55]   --->   Operation 3282 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_525' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3283 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_526 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1270" [src/conv1.cpp:55]   --->   Operation 3283 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_526' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3284 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_527 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1279" [src/conv1.cpp:55]   --->   Operation 3284 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_527' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3285 [1/1] (0.47ns)   --->   "%tmp_205 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_525, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_526, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_527, i2 %trunc_ln55_2" [src/conv1.cpp:55]   --->   Operation 3285 'mux' 'tmp_205' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3286 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_495 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1232" [src/conv1.cpp:55]   --->   Operation 3286 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_495' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3287 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_496 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1241" [src/conv1.cpp:55]   --->   Operation 3287 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_496' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_43 : Operation 3288 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_497 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1250" [src/conv1.cpp:55]   --->   Operation 3288 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_497' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 44 <SV = 43> <Delay = 3.27>
ST_44 : Operation 3289 [1/1] (0.76ns)   --->   "%empty_291 = add i8 %empty_224, i8 67" [src/conv1.cpp:38]   --->   Operation 3289 'add' 'empty_291' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3290 [1/1] (0.00ns)   --->   "%p_cast77 = zext i8 %empty_291" [src/conv1.cpp:38]   --->   Operation 3290 'zext' 'p_cast77' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3291 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_73 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast77" [src/conv1.cpp:38]   --->   Operation 3291 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_73' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3292 [1/1] (0.76ns)   --->   "%empty_298 = add i8 %empty_224, i8 74" [src/conv1.cpp:38]   --->   Operation 3292 'add' 'empty_298' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3293 [1/1] (0.00ns)   --->   "%p_cast84 = zext i8 %empty_298" [src/conv1.cpp:38]   --->   Operation 3293 'zext' 'p_cast84' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3294 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_80 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast84" [src/conv1.cpp:38]   --->   Operation 3294 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_80' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3295 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_154 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast77" [src/conv1.cpp:38]   --->   Operation 3295 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_154' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3296 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_161 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast84" [src/conv1.cpp:38]   --->   Operation 3296 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_161' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3297 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_235 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast77" [src/conv1.cpp:38]   --->   Operation 3297 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_235' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3298 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_242 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast84" [src/conv1.cpp:38]   --->   Operation 3298 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_242' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3299 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_408 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_59" [src/conv1.cpp:38]   --->   Operation 3299 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_408' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3300 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_409 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_140" [src/conv1.cpp:38]   --->   Operation 3300 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_409' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3301 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_410 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_221" [src/conv1.cpp:38]   --->   Operation 3301 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_410' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3302 [1/1] (0.47ns)   --->   "%tmp_100 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_408, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_409, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_410, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3302 'mux' 'tmp_100' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3303 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_429 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_66" [src/conv1.cpp:38]   --->   Operation 3303 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_429' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3304 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_430 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_147" [src/conv1.cpp:38]   --->   Operation 3304 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_430' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3305 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_431 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_228" [src/conv1.cpp:38]   --->   Operation 3305 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_431' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3306 [1/1] (0.47ns)   --->   "%tmp_107 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_429, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_430, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_431, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3306 'mux' 'tmp_107' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3307 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_450 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_73" [src/conv1.cpp:38]   --->   Operation 3307 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_450' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3308 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_451 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_154" [src/conv1.cpp:38]   --->   Operation 3308 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_451' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3309 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_452 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_235" [src/conv1.cpp:38]   --->   Operation 3309 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_452' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3310 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_471 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_80" [src/conv1.cpp:38]   --->   Operation 3310 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_471' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3311 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_472 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_161" [src/conv1.cpp:38]   --->   Operation 3311 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_472' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3312 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_473 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_242" [src/conv1.cpp:38]   --->   Operation 3312 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_473' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3313 [1/1] (0.76ns)   --->   "%empty_381 = add i8 %empty_314, i8 67" [src/conv1.cpp:38]   --->   Operation 3313 'add' 'empty_381' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3314 [1/1] (0.00ns)   --->   "%p_cast158 = zext i8 %empty_381" [src/conv1.cpp:38]   --->   Operation 3314 'zext' 'p_cast158' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3315 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_775 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast158" [src/conv1.cpp:38]   --->   Operation 3315 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_775' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3316 [1/1] (0.76ns)   --->   "%empty_388 = add i8 %empty_314, i8 74" [src/conv1.cpp:38]   --->   Operation 3316 'add' 'empty_388' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3317 [1/1] (0.00ns)   --->   "%p_cast165 = zext i8 %empty_388" [src/conv1.cpp:38]   --->   Operation 3317 'zext' 'p_cast165' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3318 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_782 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast165" [src/conv1.cpp:38]   --->   Operation 3318 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_782' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3319 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_856 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast158" [src/conv1.cpp:38]   --->   Operation 3319 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_856' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3320 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_863 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast165" [src/conv1.cpp:38]   --->   Operation 3320 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_863' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3321 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_937 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast158" [src/conv1.cpp:38]   --->   Operation 3321 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_937' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3322 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_944 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast165" [src/conv1.cpp:38]   --->   Operation 3322 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_944' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3323 [1/1] (0.00ns)   --->   "%sext_ln38_76 = sext i12 %select_ln38_59" [src/conv1.cpp:38]   --->   Operation 3323 'sext' 'sext_ln38_76' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3324 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1110 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_761" [src/conv1.cpp:38]   --->   Operation 3324 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1110' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3325 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1111 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_842" [src/conv1.cpp:38]   --->   Operation 3325 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1111' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3326 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1112 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_923" [src/conv1.cpp:38]   --->   Operation 3326 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1112' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3327 [1/1] (0.47ns)   --->   "%tmp_100_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1110, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1111, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1112, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3327 'mux' 'tmp_100_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3328 [1/1] (0.37ns)   --->   "%select_ln38_60 = select i1 %icmp_ln41, i12 %tmp_100_mid1, i12 %tmp_100" [src/conv1.cpp:38]   --->   Operation 3328 'select' 'select_ln38_60' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 3329 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1131 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_768" [src/conv1.cpp:38]   --->   Operation 3329 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1131' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3330 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1132 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_849" [src/conv1.cpp:38]   --->   Operation 3330 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1132' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3331 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1133 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_930" [src/conv1.cpp:38]   --->   Operation 3331 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1133' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3332 [1/1] (0.47ns)   --->   "%tmp_107_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1131, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1132, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1133, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3332 'mux' 'tmp_107_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3333 [1/1] (0.37ns)   --->   "%select_ln38_67 = select i1 %icmp_ln41, i12 %tmp_107_mid1, i12 %tmp_107" [src/conv1.cpp:38]   --->   Operation 3333 'select' 'select_ln38_67' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 3334 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1152 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_775" [src/conv1.cpp:38]   --->   Operation 3334 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1152' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3335 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1153 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_856" [src/conv1.cpp:38]   --->   Operation 3335 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1153' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3336 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1154 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_937" [src/conv1.cpp:38]   --->   Operation 3336 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1154' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3337 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1173 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_782" [src/conv1.cpp:38]   --->   Operation 3337 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1173' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3338 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1174 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_863" [src/conv1.cpp:38]   --->   Operation 3338 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1174' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3339 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1175 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_944" [src/conv1.cpp:38]   --->   Operation 3339 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1175' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_44 : Operation 3340 [1/1] (0.79ns)   --->   "%add_ln55_165 = add i11 %mul_ln55_162, i11 %zext_ln55_92" [src/conv1.cpp:55]   --->   Operation 3340 'add' 'add_ln55_165' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3341 [1/1] (0.00ns)   --->   "%zext_ln55_100 = zext i11 %add_ln55_165" [src/conv1.cpp:55]   --->   Operation 3341 'zext' 'zext_ln55_100' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3342 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1291 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_100" [src/conv1.cpp:55]   --->   Operation 3342 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1291' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3343 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1300 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_100" [src/conv1.cpp:55]   --->   Operation 3343 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1300' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3344 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1309 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_100" [src/conv1.cpp:55]   --->   Operation 3344 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1309' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3345 [1/1] (0.79ns)   --->   "%add_ln55_182 = add i11 %mul_ln55_161, i11 %zext_ln55_114" [src/conv1.cpp:55]   --->   Operation 3345 'add' 'add_ln55_182' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3346 [1/1] (0.00ns)   --->   "%zext_ln55_121 = zext i11 %add_ln55_182" [src/conv1.cpp:55]   --->   Operation 3346 'zext' 'zext_ln55_121' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3347 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1350 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_121" [src/conv1.cpp:55]   --->   Operation 3347 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1350' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3348 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1359 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_121" [src/conv1.cpp:55]   --->   Operation 3348 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1359' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3349 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1368 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_121" [src/conv1.cpp:55]   --->   Operation 3349 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1368' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3350 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_98 = add i35 %shl_ln55_96, i35 %mul_ln55_118" [src/conv1.cpp:55]   --->   Operation 3350 'add' 'add_ln55_98' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3351 [1/1] (0.00ns)   --->   "%tmp_256 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_98, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 3351 'partselect' 'tmp_256' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3352 [1/1] (0.00ns)   --->   "%sext_ln58_37 = sext i32 %add_ln58_17" [src/conv1.cpp:58]   --->   Operation 3352 'sext' 'sext_ln58_37' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3353 [1/1] (0.00ns)   --->   "%sext_ln58_38 = sext i32 %tmp_256" [src/conv1.cpp:58]   --->   Operation 3353 'sext' 'sext_ln58_38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3354 [1/1] (1.01ns)   --->   "%sub_ln58_18 = sub i33 0, i33 %sext_ln58_37" [src/conv1.cpp:58]   --->   Operation 3354 'sub' 'sub_ln58_18' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3355 [1/1] (1.01ns)   --->   "%icmp_ln58_18 = icmp_eq  i33 %sext_ln58_38, i33 %sub_ln58_18" [src/conv1.cpp:58]   --->   Operation 3355 'icmp' 'icmp_ln58_18' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3356 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_18, void %if.end.i.i.4, void %if.then.i.i.4" [src/conv1.cpp:58]   --->   Operation 3356 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3357 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_187, void %V32.i.i24.i.i103.case.01032, void %V32.i.i24.i.i103.case.11033" [src/conv1.cpp:58]   --->   Operation 3357 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_18)> <Delay = 0.00>
ST_44 : Operation 3358 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:58]   --->   Operation 3358 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp_187 & icmp_ln58_18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_44 : Operation 3359 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit1031" [src/conv1.cpp:58]   --->   Operation 3359 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp_187 & icmp_ln58_18)> <Delay = 0.00>
ST_44 : Operation 3360 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7" [src/conv1.cpp:58]   --->   Operation 3360 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp_187 & icmp_ln58_18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_44 : Operation 3361 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit1031" [src/conv1.cpp:58]   --->   Operation 3361 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp_187 & icmp_ln58_18)> <Delay = 0.00>
ST_44 : Operation 3362 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i.4" [src/conv1.cpp:58]   --->   Operation 3362 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_18)> <Delay = 0.00>
ST_44 : Operation 3363 [1/1] (1.01ns)   --->   "%add_ln58_18 = add i32 %tmp_256, i32 %add_ln58_17" [src/conv1.cpp:58]   --->   Operation 3363 'add' 'add_ln58_18' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3364 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_187, void %V32.i.i24.i.i103.case.0785, void %V32.i.i24.i.i103.case.1786" [src/conv1.cpp:58]   --->   Operation 3364 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3365 [1/1] (0.00ns)   --->   "%shl_ln55_102 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_264, i3 0" [src/conv1.cpp:55]   --->   Operation 3365 'bitconcatenate' 'shl_ln55_102' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3366 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_104)   --->   "%mul_ln55_125 = mul i35 %sext_ln55_85, i35 %sext_ln38_75" [src/conv1.cpp:55]   --->   Operation 3366 'mul' 'mul_ln55_125' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3367 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_104 = add i35 %shl_ln55_102, i35 %mul_ln55_125" [src/conv1.cpp:55]   --->   Operation 3367 'add' 'add_ln55_104' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3368 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_594 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1409" [src/conv1.cpp:55]   --->   Operation 3368 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_594' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3369 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_595 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1418" [src/conv1.cpp:55]   --->   Operation 3369 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_595' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3370 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_596 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1427" [src/conv1.cpp:55]   --->   Operation 3370 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_596' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3371 [1/1] (0.47ns)   --->   "%tmp_183 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_594, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_595, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_596, i2 %trunc_ln55_7" [src/conv1.cpp:55]   --->   Operation 3371 'mux' 'tmp_183' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3372 [1/1] (0.00ns)   --->   "%sext_ln55_86 = sext i24 %tmp_183" [src/conv1.cpp:55]   --->   Operation 3372 'sext' 'sext_ln55_86' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3373 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_105)   --->   "%mul_ln55_126 = mul i35 %sext_ln55_86, i35 %sext_ln38_76" [src/conv1.cpp:55]   --->   Operation 3373 'mul' 'mul_ln55_126' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3374 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_109 = add i35 %shl_ln55_107, i35 %mul_ln55_131" [src/conv1.cpp:55]   --->   Operation 3374 'add' 'add_ln55_109' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3375 [1/1] (0.00ns)   --->   "%tmp_271 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_109, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 3375 'partselect' 'tmp_271' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3376 [1/1] (0.00ns)   --->   "%shl_ln55_108 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_271, i3 0" [src/conv1.cpp:55]   --->   Operation 3376 'bitconcatenate' 'shl_ln55_108' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_44 : Operation 3377 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_110)   --->   "%mul_ln55_132 = mul i35 %sext_ln55_92, i35 %sext_ln38_82" [src/conv1.cpp:55]   --->   Operation 3377 'mul' 'mul_ln55_132' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3378 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_110 = add i35 %shl_ln55_108, i35 %mul_ln55_132" [src/conv1.cpp:55]   --->   Operation 3378 'add' 'add_ln55_110' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3379 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_561 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1350" [src/conv1.cpp:55]   --->   Operation 3379 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_561' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3380 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_562 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1359" [src/conv1.cpp:55]   --->   Operation 3380 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_562' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3381 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_563 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1368" [src/conv1.cpp:55]   --->   Operation 3381 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_563' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3382 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_528 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1291" [src/conv1.cpp:55]   --->   Operation 3382 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_528' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3383 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_529 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1300" [src/conv1.cpp:55]   --->   Operation 3383 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_529' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3384 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_530 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1309" [src/conv1.cpp:55]   --->   Operation 3384 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_530' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3385 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_495 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1232" [src/conv1.cpp:55]   --->   Operation 3385 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_495' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3386 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_496 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1241" [src/conv1.cpp:55]   --->   Operation 3386 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_496' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3387 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_497 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1250" [src/conv1.cpp:55]   --->   Operation 3387 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_497' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_44 : Operation 3388 [1/1] (0.47ns)   --->   "%tmp_213 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_495, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_496, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_497, i2 %trunc_ln2" [src/conv1.cpp:55]   --->   Operation 3388 'mux' 'tmp_213' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.70>
ST_45 : Operation 3389 [1/1] (0.76ns)   --->   "%empty_285 = add i8 %empty_224, i8 61" [src/conv1.cpp:38]   --->   Operation 3389 'add' 'empty_285' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3390 [1/1] (0.00ns)   --->   "%p_cast71 = zext i8 %empty_285" [src/conv1.cpp:38]   --->   Operation 3390 'zext' 'p_cast71' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3391 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_67 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast71" [src/conv1.cpp:38]   --->   Operation 3391 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_67' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3392 [1/1] (0.76ns)   --->   "%empty_292 = add i8 %empty_224, i8 68" [src/conv1.cpp:38]   --->   Operation 3392 'add' 'empty_292' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3393 [1/1] (0.00ns)   --->   "%p_cast78 = zext i8 %empty_292" [src/conv1.cpp:38]   --->   Operation 3393 'zext' 'p_cast78' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3394 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_74 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast78" [src/conv1.cpp:38]   --->   Operation 3394 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_74' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3395 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_148 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast71" [src/conv1.cpp:38]   --->   Operation 3395 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_148' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3396 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_155 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast78" [src/conv1.cpp:38]   --->   Operation 3396 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_155' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3397 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_229 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast71" [src/conv1.cpp:38]   --->   Operation 3397 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_229' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3398 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_236 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast78" [src/conv1.cpp:38]   --->   Operation 3398 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_236' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3399 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_432 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_67" [src/conv1.cpp:38]   --->   Operation 3399 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_432' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3400 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_433 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_148" [src/conv1.cpp:38]   --->   Operation 3400 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_433' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3401 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_434 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_229" [src/conv1.cpp:38]   --->   Operation 3401 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_434' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3402 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_450 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_73" [src/conv1.cpp:38]   --->   Operation 3402 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_450' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3403 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_451 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_154" [src/conv1.cpp:38]   --->   Operation 3403 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_451' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3404 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_452 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_235" [src/conv1.cpp:38]   --->   Operation 3404 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_452' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3405 [1/1] (0.47ns)   --->   "%tmp_114 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_450, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_451, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_452, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3405 'mux' 'tmp_114' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3406 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_453 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_74" [src/conv1.cpp:38]   --->   Operation 3406 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_453' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3407 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_454 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_155" [src/conv1.cpp:38]   --->   Operation 3407 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_454' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3408 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_455 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_236" [src/conv1.cpp:38]   --->   Operation 3408 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_455' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3409 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_471 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_80" [src/conv1.cpp:38]   --->   Operation 3409 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_471' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3410 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_472 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_161" [src/conv1.cpp:38]   --->   Operation 3410 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_472' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3411 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_473 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_242" [src/conv1.cpp:38]   --->   Operation 3411 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_473' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3412 [1/1] (0.47ns)   --->   "%tmp_121 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_471, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_472, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_473, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3412 'mux' 'tmp_121' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3413 [1/1] (0.76ns)   --->   "%empty_375 = add i8 %empty_314, i8 61" [src/conv1.cpp:38]   --->   Operation 3413 'add' 'empty_375' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3414 [1/1] (0.00ns)   --->   "%p_cast152 = zext i8 %empty_375" [src/conv1.cpp:38]   --->   Operation 3414 'zext' 'p_cast152' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3415 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_769 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast152" [src/conv1.cpp:38]   --->   Operation 3415 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_769' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3416 [1/1] (0.76ns)   --->   "%empty_382 = add i8 %empty_314, i8 68" [src/conv1.cpp:38]   --->   Operation 3416 'add' 'empty_382' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3417 [1/1] (0.00ns)   --->   "%p_cast159 = zext i8 %empty_382" [src/conv1.cpp:38]   --->   Operation 3417 'zext' 'p_cast159' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3418 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_776 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast159" [src/conv1.cpp:38]   --->   Operation 3418 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_776' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3419 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_850 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast152" [src/conv1.cpp:38]   --->   Operation 3419 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_850' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3420 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_857 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast159" [src/conv1.cpp:38]   --->   Operation 3420 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_857' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3421 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_931 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast152" [src/conv1.cpp:38]   --->   Operation 3421 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_931' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3422 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_938 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast159" [src/conv1.cpp:38]   --->   Operation 3422 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_938' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3423 [1/1] (0.00ns)   --->   "%sext_ln38_83 = sext i12 %select_ln38_66" [src/conv1.cpp:38]   --->   Operation 3423 'sext' 'sext_ln38_83' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3424 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1134 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_769" [src/conv1.cpp:38]   --->   Operation 3424 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1134' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3425 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1135 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_850" [src/conv1.cpp:38]   --->   Operation 3425 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1135' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3426 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1136 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_931" [src/conv1.cpp:38]   --->   Operation 3426 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1136' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3427 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1152 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_775" [src/conv1.cpp:38]   --->   Operation 3427 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1152' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3428 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1153 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_856" [src/conv1.cpp:38]   --->   Operation 3428 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1153' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3429 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1154 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_937" [src/conv1.cpp:38]   --->   Operation 3429 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1154' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3430 [1/1] (0.47ns)   --->   "%tmp_114_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1152, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1153, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1154, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3430 'mux' 'tmp_114_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3431 [1/1] (0.37ns)   --->   "%select_ln38_74 = select i1 %icmp_ln41, i12 %tmp_114_mid1, i12 %tmp_114" [src/conv1.cpp:38]   --->   Operation 3431 'select' 'select_ln38_74' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 3432 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1155 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_776" [src/conv1.cpp:38]   --->   Operation 3432 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1155' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3433 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1156 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_857" [src/conv1.cpp:38]   --->   Operation 3433 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1156' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3434 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1157 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_938" [src/conv1.cpp:38]   --->   Operation 3434 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1157' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3435 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1173 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_782" [src/conv1.cpp:38]   --->   Operation 3435 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1173' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3436 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1174 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_863" [src/conv1.cpp:38]   --->   Operation 3436 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1174' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3437 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1175 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_944" [src/conv1.cpp:38]   --->   Operation 3437 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1175' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_45 : Operation 3438 [1/1] (0.47ns)   --->   "%tmp_121_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1173, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1174, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1175, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3438 'mux' 'tmp_121_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3439 [1/1] (0.37ns)   --->   "%select_ln38_81 = select i1 %icmp_ln41, i12 %tmp_121_mid1, i12 %tmp_121" [src/conv1.cpp:38]   --->   Operation 3439 'select' 'select_ln38_81' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 3440 [1/1] (0.79ns)   --->   "%add_ln55_191 = add i11 %mul_ln55_161, i11 %zext_ln55_125" [src/conv1.cpp:55]   --->   Operation 3440 'add' 'add_ln55_191' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3441 [1/1] (0.00ns)   --->   "%zext_ln55_132 = zext i11 %add_ln55_191" [src/conv1.cpp:55]   --->   Operation 3441 'zext' 'zext_ln55_132' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3442 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1380 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_132" [src/conv1.cpp:55]   --->   Operation 3442 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1380' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3443 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1389 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_132" [src/conv1.cpp:55]   --->   Operation 3443 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1389' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3444 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1398 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_132" [src/conv1.cpp:55]   --->   Operation 3444 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1398' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3445 [1/1] (0.79ns)   --->   "%add_ln55_208 = add i11 %mul_ln55_160, i11 %zext_ln55_147" [src/conv1.cpp:55]   --->   Operation 3445 'add' 'add_ln55_208' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3446 [1/1] (0.00ns)   --->   "%zext_ln55_153 = zext i11 %add_ln55_208" [src/conv1.cpp:55]   --->   Operation 3446 'zext' 'zext_ln55_153' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3447 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1439 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_153" [src/conv1.cpp:55]   --->   Operation 3447 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1439' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3448 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1448 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_153" [src/conv1.cpp:55]   --->   Operation 3448 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1448' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3449 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1457 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_153" [src/conv1.cpp:55]   --->   Operation 3449 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1457' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3450 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %add_ln58_18, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:58]   --->   Operation 3450 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp_187)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_45 : Operation 3451 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit784" [src/conv1.cpp:58]   --->   Operation 3451 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp_187)> <Delay = 0.00>
ST_45 : Operation 3452 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %add_ln58_18, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7" [src/conv1.cpp:58]   --->   Operation 3452 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp_187)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_45 : Operation 3453 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit784" [src/conv1.cpp:58]   --->   Operation 3453 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp_187)> <Delay = 0.00>
ST_45 : Operation 3454 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_104 = add i35 %shl_ln55_102, i35 %mul_ln55_125" [src/conv1.cpp:55]   --->   Operation 3454 'add' 'add_ln55_104' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3455 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_104, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 3455 'partselect' 'tmp_266' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3456 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_105)   --->   "%mul_ln55_126 = mul i35 %sext_ln55_86, i35 %sext_ln38_76" [src/conv1.cpp:55]   --->   Operation 3456 'mul' 'mul_ln55_126' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3457 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_597 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1439" [src/conv1.cpp:55]   --->   Operation 3457 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_597' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3458 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_598 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1448" [src/conv1.cpp:55]   --->   Operation 3458 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_598' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3459 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_599 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1457" [src/conv1.cpp:55]   --->   Operation 3459 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_599' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3460 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_110 = add i35 %shl_ln55_108, i35 %mul_ln55_132" [src/conv1.cpp:55]   --->   Operation 3460 'add' 'add_ln55_110' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3461 [1/1] (0.00ns)   --->   "%tmp_272 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_110, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 3461 'partselect' 'tmp_272' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3462 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_561 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1350" [src/conv1.cpp:55]   --->   Operation 3462 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_561' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3463 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_562 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1359" [src/conv1.cpp:55]   --->   Operation 3463 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_562' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3464 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_563 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1368" [src/conv1.cpp:55]   --->   Operation 3464 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_563' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3465 [1/1] (0.47ns)   --->   "%tmp_199 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_561, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_562, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_563, i2 %trunc_ln55_5" [src/conv1.cpp:55]   --->   Operation 3465 'mux' 'tmp_199' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3466 [1/1] (0.00ns)   --->   "%sext_ln55_93 = sext i24 %tmp_199" [src/conv1.cpp:55]   --->   Operation 3466 'sext' 'sext_ln55_93' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_45 : Operation 3467 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_111)   --->   "%mul_ln55_133 = mul i35 %sext_ln55_93, i35 %sext_ln38_83" [src/conv1.cpp:55]   --->   Operation 3467 'mul' 'mul_ln55_133' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3468 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_564 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1380" [src/conv1.cpp:55]   --->   Operation 3468 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_564' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3469 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_565 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1389" [src/conv1.cpp:55]   --->   Operation 3469 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_565' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3470 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_566 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1398" [src/conv1.cpp:55]   --->   Operation 3470 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_566' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3471 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_528 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1291" [src/conv1.cpp:55]   --->   Operation 3471 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_528' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3472 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_529 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1300" [src/conv1.cpp:55]   --->   Operation 3472 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_529' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3473 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_530 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1309" [src/conv1.cpp:55]   --->   Operation 3473 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_530' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_45 : Operation 3474 [1/1] (0.47ns)   --->   "%tmp_206 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_528, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_529, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_530, i2 %trunc_ln55_3" [src/conv1.cpp:55]   --->   Operation 3474 'mux' 'tmp_206' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.70>
ST_46 : Operation 3475 [1/1] (0.76ns)   --->   "%empty_296 = add i8 %empty_224, i8 72" [src/conv1.cpp:38]   --->   Operation 3475 'add' 'empty_296' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3476 [1/1] (0.00ns)   --->   "%p_cast82 = zext i8 %empty_296" [src/conv1.cpp:38]   --->   Operation 3476 'zext' 'p_cast82' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3477 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_78 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast82" [src/conv1.cpp:38]   --->   Operation 3477 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_78' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3478 [1/1] (0.76ns)   --->   "%empty_299 = add i8 %empty_224, i8 75" [src/conv1.cpp:38]   --->   Operation 3478 'add' 'empty_299' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3479 [1/1] (0.00ns)   --->   "%p_cast85 = zext i8 %empty_299" [src/conv1.cpp:38]   --->   Operation 3479 'zext' 'p_cast85' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3480 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_81 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast85" [src/conv1.cpp:38]   --->   Operation 3480 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_81' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3481 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_159 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast82" [src/conv1.cpp:38]   --->   Operation 3481 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_159' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3482 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_162 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast85" [src/conv1.cpp:38]   --->   Operation 3482 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_162' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3483 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_240 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast82" [src/conv1.cpp:38]   --->   Operation 3483 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_240' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3484 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_243 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast85" [src/conv1.cpp:38]   --->   Operation 3484 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_243' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3485 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_432 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_67" [src/conv1.cpp:38]   --->   Operation 3485 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_432' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3486 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_433 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_148" [src/conv1.cpp:38]   --->   Operation 3486 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_433' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3487 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_434 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_229" [src/conv1.cpp:38]   --->   Operation 3487 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_434' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3488 [1/1] (0.47ns)   --->   "%tmp_108 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_432, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_433, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_434, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3488 'mux' 'tmp_108' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3489 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_453 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_74" [src/conv1.cpp:38]   --->   Operation 3489 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_453' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3490 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_454 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_155" [src/conv1.cpp:38]   --->   Operation 3490 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_454' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3491 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_455 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_236" [src/conv1.cpp:38]   --->   Operation 3491 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_455' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3492 [1/1] (0.47ns)   --->   "%tmp_115 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_453, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_454, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_455, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3492 'mux' 'tmp_115' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3493 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_465 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_78" [src/conv1.cpp:38]   --->   Operation 3493 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_465' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3494 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_466 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_159" [src/conv1.cpp:38]   --->   Operation 3494 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_466' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3495 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_467 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_240" [src/conv1.cpp:38]   --->   Operation 3495 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_467' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3496 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_474 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_81" [src/conv1.cpp:38]   --->   Operation 3496 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_474' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3497 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_475 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_162" [src/conv1.cpp:38]   --->   Operation 3497 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_475' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3498 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_476 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_243" [src/conv1.cpp:38]   --->   Operation 3498 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_476' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3499 [1/1] (0.76ns)   --->   "%empty_386 = add i8 %empty_314, i8 72" [src/conv1.cpp:38]   --->   Operation 3499 'add' 'empty_386' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3500 [1/1] (0.00ns)   --->   "%p_cast163 = zext i8 %empty_386" [src/conv1.cpp:38]   --->   Operation 3500 'zext' 'p_cast163' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3501 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_780 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast163" [src/conv1.cpp:38]   --->   Operation 3501 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_780' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3502 [1/1] (0.76ns)   --->   "%empty_389 = add i8 %empty_314, i8 75" [src/conv1.cpp:38]   --->   Operation 3502 'add' 'empty_389' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3503 [1/1] (0.00ns)   --->   "%p_cast166 = zext i8 %empty_389" [src/conv1.cpp:38]   --->   Operation 3503 'zext' 'p_cast166' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3504 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_783 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast166" [src/conv1.cpp:38]   --->   Operation 3504 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_783' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3505 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_861 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast163" [src/conv1.cpp:38]   --->   Operation 3505 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_861' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3506 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_864 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast166" [src/conv1.cpp:38]   --->   Operation 3506 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_864' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3507 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_942 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast163" [src/conv1.cpp:38]   --->   Operation 3507 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_942' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3508 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_945 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast166" [src/conv1.cpp:38]   --->   Operation 3508 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_945' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 3509 [1/1] (0.00ns)   --->   "%sext_ln38_77 = sext i12 %select_ln38_60" [src/conv1.cpp:38]   --->   Operation 3509 'sext' 'sext_ln38_77' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3510 [1/1] (0.00ns)   --->   "%sext_ln38_84 = sext i12 %select_ln38_67" [src/conv1.cpp:38]   --->   Operation 3510 'sext' 'sext_ln38_84' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3511 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1134 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_769" [src/conv1.cpp:38]   --->   Operation 3511 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1134' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3512 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1135 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_850" [src/conv1.cpp:38]   --->   Operation 3512 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1135' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3513 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1136 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_931" [src/conv1.cpp:38]   --->   Operation 3513 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1136' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3514 [1/1] (0.47ns)   --->   "%tmp_108_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1134, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1135, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1136, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3514 'mux' 'tmp_108_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3515 [1/1] (0.37ns)   --->   "%select_ln38_68 = select i1 %icmp_ln41, i12 %tmp_108_mid1, i12 %tmp_108" [src/conv1.cpp:38]   --->   Operation 3515 'select' 'select_ln38_68' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 3516 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1155 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_776" [src/conv1.cpp:38]   --->   Operation 3516 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1155' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3517 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1156 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_857" [src/conv1.cpp:38]   --->   Operation 3517 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1156' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3518 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1157 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_938" [src/conv1.cpp:38]   --->   Operation 3518 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1157' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3519 [1/1] (0.47ns)   --->   "%tmp_115_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1155, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1156, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1157, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3519 'mux' 'tmp_115_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3520 [1/1] (0.37ns)   --->   "%select_ln38_75 = select i1 %icmp_ln41, i12 %tmp_115_mid1, i12 %tmp_115" [src/conv1.cpp:38]   --->   Operation 3520 'select' 'select_ln38_75' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 3521 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1167 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_780" [src/conv1.cpp:38]   --->   Operation 3521 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1167' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3522 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1168 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_861" [src/conv1.cpp:38]   --->   Operation 3522 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1168' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3523 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1169 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_942" [src/conv1.cpp:38]   --->   Operation 3523 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1169' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3524 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1176 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_783" [src/conv1.cpp:38]   --->   Operation 3524 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1176' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3525 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1177 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_864" [src/conv1.cpp:38]   --->   Operation 3525 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1177' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3526 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1178 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_945" [src/conv1.cpp:38]   --->   Operation 3526 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1178' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_46 : Operation 3527 [1/1] (0.79ns)   --->   "%add_ln55_157 = add i11 %mul_ln41, i11 %zext_ln55_81" [src/conv1.cpp:55]   --->   Operation 3527 'add' 'add_ln55_157' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3528 [1/1] (0.00ns)   --->   "%zext_ln55_90 = zext i11 %add_ln55_157" [src/conv1.cpp:55]   --->   Operation 3528 'zext' 'zext_ln55_90' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3529 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1262 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_90" [src/conv1.cpp:55]   --->   Operation 3529 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1262' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3530 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1271 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_90" [src/conv1.cpp:55]   --->   Operation 3530 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1271' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3531 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1280 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_90" [src/conv1.cpp:55]   --->   Operation 3531 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1280' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3532 [1/1] (0.79ns)   --->   "%add_ln55_174 = add i11 %mul_ln55_162, i11 %zext_ln55_103" [src/conv1.cpp:55]   --->   Operation 3532 'add' 'add_ln55_174' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3533 [1/1] (0.00ns)   --->   "%zext_ln55_111 = zext i11 %add_ln55_174" [src/conv1.cpp:55]   --->   Operation 3533 'zext' 'zext_ln55_111' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3534 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1321 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_111" [src/conv1.cpp:55]   --->   Operation 3534 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1321' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3535 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1330 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_111" [src/conv1.cpp:55]   --->   Operation 3535 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1330' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3536 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1339 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_111" [src/conv1.cpp:55]   --->   Operation 3536 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1339' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3537 [1/1] (0.00ns)   --->   "%shl_ln55_103 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_266, i3 0" [src/conv1.cpp:55]   --->   Operation 3537 'bitconcatenate' 'shl_ln55_103' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3538 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_105)   --->   "%mul_ln55_126 = mul i35 %sext_ln55_86, i35 %sext_ln38_76" [src/conv1.cpp:55]   --->   Operation 3538 'mul' 'mul_ln55_126' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3539 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_105 = add i35 %shl_ln55_103, i35 %mul_ln55_126" [src/conv1.cpp:55]   --->   Operation 3539 'add' 'add_ln55_105' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3540 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_597 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1439" [src/conv1.cpp:55]   --->   Operation 3540 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_597' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3541 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_598 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1448" [src/conv1.cpp:55]   --->   Operation 3541 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_598' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3542 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_599 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1457" [src/conv1.cpp:55]   --->   Operation 3542 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_599' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3543 [1/1] (0.47ns)   --->   "%tmp_184 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_597, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_598, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_599, i2 %trunc_ln55_8" [src/conv1.cpp:55]   --->   Operation 3543 'mux' 'tmp_184' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3544 [1/1] (0.00ns)   --->   "%sext_ln55_87 = sext i24 %tmp_184" [src/conv1.cpp:55]   --->   Operation 3544 'sext' 'sext_ln55_87' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3545 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_106)   --->   "%mul_ln55_127 = mul i35 %sext_ln55_87, i35 %sext_ln38_77" [src/conv1.cpp:55]   --->   Operation 3545 'mul' 'mul_ln55_127' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3546 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_111)   --->   "%mul_ln55_133 = mul i35 %sext_ln55_93, i35 %sext_ln38_83" [src/conv1.cpp:55]   --->   Operation 3546 'mul' 'mul_ln55_133' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3547 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_564 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1380" [src/conv1.cpp:55]   --->   Operation 3547 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_564' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3548 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_565 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1389" [src/conv1.cpp:55]   --->   Operation 3548 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_565' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3549 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_566 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1398" [src/conv1.cpp:55]   --->   Operation 3549 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_566' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3550 [1/1] (0.47ns)   --->   "%tmp_200 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_564, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_565, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_566, i2 %trunc_ln55_6" [src/conv1.cpp:55]   --->   Operation 3550 'mux' 'tmp_200' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3551 [1/1] (0.00ns)   --->   "%sext_ln55_94 = sext i24 %tmp_200" [src/conv1.cpp:55]   --->   Operation 3551 'sext' 'sext_ln55_94' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_46 : Operation 3552 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_112)   --->   "%mul_ln55_134 = mul i35 %sext_ln55_94, i35 %sext_ln38_84" [src/conv1.cpp:55]   --->   Operation 3552 'mul' 'mul_ln55_134' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3553 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_531 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1321" [src/conv1.cpp:55]   --->   Operation 3553 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_531' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3554 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_532 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1330" [src/conv1.cpp:55]   --->   Operation 3554 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_532' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3555 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_533 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1339" [src/conv1.cpp:55]   --->   Operation 3555 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_533' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3556 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_498 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1262" [src/conv1.cpp:55]   --->   Operation 3556 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_498' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3557 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_499 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1271" [src/conv1.cpp:55]   --->   Operation 3557 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_499' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_46 : Operation 3558 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_500 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1280" [src/conv1.cpp:55]   --->   Operation 3558 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_500' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 47 <SV = 46> <Delay = 2.03>
ST_47 : Operation 3559 [1/1] (0.76ns)   --->   "%empty_286 = add i8 %empty_224, i8 62" [src/conv1.cpp:38]   --->   Operation 3559 'add' 'empty_286' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3560 [1/1] (0.00ns)   --->   "%p_cast72 = zext i8 %empty_286" [src/conv1.cpp:38]   --->   Operation 3560 'zext' 'p_cast72' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3561 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_68 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast72" [src/conv1.cpp:38]   --->   Operation 3561 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_68' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3562 [1/1] (0.76ns)   --->   "%empty_293 = add i8 %empty_224, i8 69" [src/conv1.cpp:38]   --->   Operation 3562 'add' 'empty_293' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3563 [1/1] (0.00ns)   --->   "%p_cast79 = zext i8 %empty_293" [src/conv1.cpp:38]   --->   Operation 3563 'zext' 'p_cast79' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3564 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_75 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast79" [src/conv1.cpp:38]   --->   Operation 3564 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_75' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3565 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_149 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast72" [src/conv1.cpp:38]   --->   Operation 3565 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_149' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3566 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_156 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast79" [src/conv1.cpp:38]   --->   Operation 3566 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_156' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3567 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_230 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast72" [src/conv1.cpp:38]   --->   Operation 3567 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_230' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3568 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_237 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast79" [src/conv1.cpp:38]   --->   Operation 3568 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_237' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3569 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_435 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_68" [src/conv1.cpp:38]   --->   Operation 3569 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_435' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3570 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_436 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_149" [src/conv1.cpp:38]   --->   Operation 3570 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_436' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3571 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_437 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_230" [src/conv1.cpp:38]   --->   Operation 3571 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_437' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3572 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_456 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_75" [src/conv1.cpp:38]   --->   Operation 3572 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_456' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3573 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_457 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_156" [src/conv1.cpp:38]   --->   Operation 3573 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_457' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3574 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_458 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_237" [src/conv1.cpp:38]   --->   Operation 3574 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_458' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3575 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_465 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_78" [src/conv1.cpp:38]   --->   Operation 3575 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_465' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3576 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_466 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_159" [src/conv1.cpp:38]   --->   Operation 3576 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_466' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3577 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_467 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_240" [src/conv1.cpp:38]   --->   Operation 3577 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_467' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3578 [1/1] (0.47ns)   --->   "%tmp_119 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_465, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_466, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_467, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3578 'mux' 'tmp_119' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3579 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_474 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_81" [src/conv1.cpp:38]   --->   Operation 3579 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_474' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3580 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_475 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_162" [src/conv1.cpp:38]   --->   Operation 3580 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_475' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3581 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_476 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_243" [src/conv1.cpp:38]   --->   Operation 3581 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_476' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3582 [1/1] (0.47ns)   --->   "%tmp_122 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_474, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_475, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_476, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3582 'mux' 'tmp_122' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3583 [1/1] (0.76ns)   --->   "%empty_376 = add i8 %empty_314, i8 62" [src/conv1.cpp:38]   --->   Operation 3583 'add' 'empty_376' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3584 [1/1] (0.00ns)   --->   "%p_cast153 = zext i8 %empty_376" [src/conv1.cpp:38]   --->   Operation 3584 'zext' 'p_cast153' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3585 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_770 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast153" [src/conv1.cpp:38]   --->   Operation 3585 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_770' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3586 [1/1] (0.76ns)   --->   "%empty_383 = add i8 %empty_314, i8 69" [src/conv1.cpp:38]   --->   Operation 3586 'add' 'empty_383' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3587 [1/1] (0.00ns)   --->   "%p_cast160 = zext i8 %empty_383" [src/conv1.cpp:38]   --->   Operation 3587 'zext' 'p_cast160' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3588 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_777 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast160" [src/conv1.cpp:38]   --->   Operation 3588 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_777' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3589 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_851 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast153" [src/conv1.cpp:38]   --->   Operation 3589 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_851' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3590 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_858 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast160" [src/conv1.cpp:38]   --->   Operation 3590 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_858' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3591 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_932 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast153" [src/conv1.cpp:38]   --->   Operation 3591 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_932' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3592 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_939 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast160" [src/conv1.cpp:38]   --->   Operation 3592 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_939' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 3593 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1137 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_770" [src/conv1.cpp:38]   --->   Operation 3593 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1137' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3594 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1138 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_851" [src/conv1.cpp:38]   --->   Operation 3594 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1138' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3595 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1139 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_932" [src/conv1.cpp:38]   --->   Operation 3595 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1139' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3596 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1158 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_777" [src/conv1.cpp:38]   --->   Operation 3596 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1158' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3597 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1159 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_858" [src/conv1.cpp:38]   --->   Operation 3597 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1159' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3598 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1160 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_939" [src/conv1.cpp:38]   --->   Operation 3598 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1160' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3599 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1167 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_780" [src/conv1.cpp:38]   --->   Operation 3599 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1167' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3600 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1168 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_861" [src/conv1.cpp:38]   --->   Operation 3600 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1168' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3601 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1169 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_942" [src/conv1.cpp:38]   --->   Operation 3601 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1169' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3602 [1/1] (0.47ns)   --->   "%tmp_119_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1167, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1168, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1169, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3602 'mux' 'tmp_119_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3603 [1/1] (0.37ns)   --->   "%select_ln38_79 = select i1 %icmp_ln41, i12 %tmp_119_mid1, i12 %tmp_119" [src/conv1.cpp:38]   --->   Operation 3603 'select' 'select_ln38_79' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 3604 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1176 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_783" [src/conv1.cpp:38]   --->   Operation 3604 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1176' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3605 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1177 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_864" [src/conv1.cpp:38]   --->   Operation 3605 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1177' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3606 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1178 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_945" [src/conv1.cpp:38]   --->   Operation 3606 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1178' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_47 : Operation 3607 [1/1] (0.47ns)   --->   "%tmp_122_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1176, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1177, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1178, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3607 'mux' 'tmp_122_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3608 [1/1] (0.37ns)   --->   "%select_ln38_82 = select i1 %icmp_ln41, i12 %tmp_122_mid1, i12 %tmp_122" [src/conv1.cpp:38]   --->   Operation 3608 'select' 'select_ln38_82' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 3609 [1/1] (0.79ns)   --->   "%add_ln55_139 = add i11 %mul_ln41, i11 %zext_ln55_60" [src/conv1.cpp:55]   --->   Operation 3609 'add' 'add_ln55_139' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3610 [1/1] (0.00ns)   --->   "%zext_ln55_69 = zext i11 %add_ln55_139" [src/conv1.cpp:55]   --->   Operation 3610 'zext' 'zext_ln55_69' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3611 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1202 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_69" [src/conv1.cpp:55]   --->   Operation 3611 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1202' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3612 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1211 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_69" [src/conv1.cpp:55]   --->   Operation 3612 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1211' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3613 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1220 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_69" [src/conv1.cpp:55]   --->   Operation 3613 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1220' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3614 [1/1] (0.79ns)   --->   "%add_ln55_200 = add i11 %mul_ln55_161, i11 %zext_ln55_136" [src/conv1.cpp:55]   --->   Operation 3614 'add' 'add_ln55_200' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3615 [1/1] (0.00ns)   --->   "%zext_ln55_143 = zext i11 %add_ln55_200" [src/conv1.cpp:55]   --->   Operation 3615 'zext' 'zext_ln55_143' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3616 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1410 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_143" [src/conv1.cpp:55]   --->   Operation 3616 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1410' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3617 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1419 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_143" [src/conv1.cpp:55]   --->   Operation 3617 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1419' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3618 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1428 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_143" [src/conv1.cpp:55]   --->   Operation 3618 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1428' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3619 [1/1] (0.79ns)   --->   "%add_ln55_209 = add i11 %mul_ln55_161, i11 %zext_ln55_147" [src/conv1.cpp:55]   --->   Operation 3619 'add' 'add_ln55_209' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3620 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_105 = add i35 %shl_ln55_103, i35 %mul_ln55_126" [src/conv1.cpp:55]   --->   Operation 3620 'add' 'add_ln55_105' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3621 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_106)   --->   "%mul_ln55_127 = mul i35 %sext_ln55_87, i35 %sext_ln38_77" [src/conv1.cpp:55]   --->   Operation 3621 'mul' 'mul_ln55_127' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3622 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_105, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 3622 'partselect' 'tmp_267' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3623 [1/1] (0.00ns)   --->   "%shl_ln55_109 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_272, i3 0" [src/conv1.cpp:55]   --->   Operation 3623 'bitconcatenate' 'shl_ln55_109' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_47 : Operation 3624 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_111)   --->   "%mul_ln55_133 = mul i35 %sext_ln55_93, i35 %sext_ln38_83" [src/conv1.cpp:55]   --->   Operation 3624 'mul' 'mul_ln55_133' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3625 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_111 = add i35 %shl_ln55_109, i35 %mul_ln55_133" [src/conv1.cpp:55]   --->   Operation 3625 'add' 'add_ln55_111' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3626 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_112)   --->   "%mul_ln55_134 = mul i35 %sext_ln55_94, i35 %sext_ln38_84" [src/conv1.cpp:55]   --->   Operation 3626 'mul' 'mul_ln55_134' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3627 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_567 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1410" [src/conv1.cpp:55]   --->   Operation 3627 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_567' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3628 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_568 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1419" [src/conv1.cpp:55]   --->   Operation 3628 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_568' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3629 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_569 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1428" [src/conv1.cpp:55]   --->   Operation 3629 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_569' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3630 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_531 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1321" [src/conv1.cpp:55]   --->   Operation 3630 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_531' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3631 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_532 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1330" [src/conv1.cpp:55]   --->   Operation 3631 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_532' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3632 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_533 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1339" [src/conv1.cpp:55]   --->   Operation 3632 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_533' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3633 [1/1] (0.47ns)   --->   "%tmp_207 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_531, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_532, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_533, i2 %trunc_ln55_4" [src/conv1.cpp:55]   --->   Operation 3633 'mux' 'tmp_207' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3634 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_492 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1202" [src/conv1.cpp:55]   --->   Operation 3634 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_492' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3635 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_493 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1211" [src/conv1.cpp:55]   --->   Operation 3635 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_493' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3636 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_494 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1220" [src/conv1.cpp:55]   --->   Operation 3636 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_494' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3637 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_498 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1262" [src/conv1.cpp:55]   --->   Operation 3637 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_498' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3638 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_499 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1271" [src/conv1.cpp:55]   --->   Operation 3638 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_499' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3639 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_500 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1280" [src/conv1.cpp:55]   --->   Operation 3639 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_500' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 3640 [1/1] (0.47ns)   --->   "%tmp_214 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_498, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_499, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_500, i2 %trunc_ln55_2" [src/conv1.cpp:55]   --->   Operation 3640 'mux' 'tmp_214' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.70>
ST_48 : Operation 3641 [1/1] (0.76ns)   --->   "%empty_294 = add i8 %empty_224, i8 70" [src/conv1.cpp:38]   --->   Operation 3641 'add' 'empty_294' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3642 [1/1] (0.00ns)   --->   "%p_cast80 = zext i8 %empty_294" [src/conv1.cpp:38]   --->   Operation 3642 'zext' 'p_cast80' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3643 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_76 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast80" [src/conv1.cpp:38]   --->   Operation 3643 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_76' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3644 [1/1] (0.76ns)   --->   "%empty_300 = add i8 %empty_224, i8 76" [src/conv1.cpp:38]   --->   Operation 3644 'add' 'empty_300' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3645 [1/1] (0.00ns)   --->   "%p_cast86 = zext i8 %empty_300" [src/conv1.cpp:38]   --->   Operation 3645 'zext' 'p_cast86' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3646 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_82 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast86" [src/conv1.cpp:38]   --->   Operation 3646 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_82' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3647 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_157 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast80" [src/conv1.cpp:38]   --->   Operation 3647 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_157' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3648 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_163 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast86" [src/conv1.cpp:38]   --->   Operation 3648 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_163' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3649 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_238 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast80" [src/conv1.cpp:38]   --->   Operation 3649 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_238' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3650 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_244 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast86" [src/conv1.cpp:38]   --->   Operation 3650 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_244' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3651 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_435 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_68" [src/conv1.cpp:38]   --->   Operation 3651 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_435' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3652 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_436 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_149" [src/conv1.cpp:38]   --->   Operation 3652 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_436' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3653 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_437 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_230" [src/conv1.cpp:38]   --->   Operation 3653 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_437' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3654 [1/1] (0.47ns)   --->   "%tmp_109 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_435, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_436, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_437, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3654 'mux' 'tmp_109' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3655 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_456 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_75" [src/conv1.cpp:38]   --->   Operation 3655 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_456' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3656 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_457 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_156" [src/conv1.cpp:38]   --->   Operation 3656 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_457' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3657 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_458 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_237" [src/conv1.cpp:38]   --->   Operation 3657 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_458' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3658 [1/1] (0.47ns)   --->   "%tmp_116 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_456, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_457, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_458, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3658 'mux' 'tmp_116' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3659 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_459 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_76" [src/conv1.cpp:38]   --->   Operation 3659 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_459' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3660 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_460 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_157" [src/conv1.cpp:38]   --->   Operation 3660 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_460' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3661 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_461 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_238" [src/conv1.cpp:38]   --->   Operation 3661 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_461' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3662 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_477 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_82" [src/conv1.cpp:38]   --->   Operation 3662 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_477' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3663 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_478 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_163" [src/conv1.cpp:38]   --->   Operation 3663 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_478' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3664 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_479 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_244" [src/conv1.cpp:38]   --->   Operation 3664 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_479' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3665 [1/1] (0.76ns)   --->   "%empty_384 = add i8 %empty_314, i8 70" [src/conv1.cpp:38]   --->   Operation 3665 'add' 'empty_384' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3666 [1/1] (0.00ns)   --->   "%p_cast161 = zext i8 %empty_384" [src/conv1.cpp:38]   --->   Operation 3666 'zext' 'p_cast161' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3667 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_778 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast161" [src/conv1.cpp:38]   --->   Operation 3667 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_778' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3668 [1/1] (0.76ns)   --->   "%empty_390 = add i8 %empty_314, i8 76" [src/conv1.cpp:38]   --->   Operation 3668 'add' 'empty_390' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3669 [1/1] (0.00ns)   --->   "%p_cast167 = zext i8 %empty_390" [src/conv1.cpp:38]   --->   Operation 3669 'zext' 'p_cast167' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3670 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_784 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast167" [src/conv1.cpp:38]   --->   Operation 3670 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_784' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3671 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_859 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast161" [src/conv1.cpp:38]   --->   Operation 3671 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_859' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3672 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_865 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast167" [src/conv1.cpp:38]   --->   Operation 3672 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_865' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3673 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_940 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast161" [src/conv1.cpp:38]   --->   Operation 3673 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_940' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3674 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_946 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast167" [src/conv1.cpp:38]   --->   Operation 3674 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_946' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 3675 [1/1] (0.00ns)   --->   "%sext_ln38_85 = sext i12 %select_ln38_68" [src/conv1.cpp:38]   --->   Operation 3675 'sext' 'sext_ln38_85' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3676 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1137 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_770" [src/conv1.cpp:38]   --->   Operation 3676 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1137' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3677 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1138 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_851" [src/conv1.cpp:38]   --->   Operation 3677 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1138' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3678 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1139 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_932" [src/conv1.cpp:38]   --->   Operation 3678 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1139' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3679 [1/1] (0.47ns)   --->   "%tmp_109_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1137, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1138, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1139, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3679 'mux' 'tmp_109_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3680 [1/1] (0.37ns)   --->   "%select_ln38_69 = select i1 %icmp_ln41, i12 %tmp_109_mid1, i12 %tmp_109" [src/conv1.cpp:38]   --->   Operation 3680 'select' 'select_ln38_69' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 3681 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1158 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_777" [src/conv1.cpp:38]   --->   Operation 3681 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1158' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3682 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1159 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_858" [src/conv1.cpp:38]   --->   Operation 3682 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1159' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3683 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1160 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_939" [src/conv1.cpp:38]   --->   Operation 3683 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1160' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3684 [1/1] (0.47ns)   --->   "%tmp_116_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1158, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1159, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1160, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3684 'mux' 'tmp_116_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3685 [1/1] (0.37ns)   --->   "%select_ln38_76 = select i1 %icmp_ln41, i12 %tmp_116_mid1, i12 %tmp_116" [src/conv1.cpp:38]   --->   Operation 3685 'select' 'select_ln38_76' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 3686 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1161 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_778" [src/conv1.cpp:38]   --->   Operation 3686 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1161' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3687 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1162 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_859" [src/conv1.cpp:38]   --->   Operation 3687 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1162' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3688 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1163 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_940" [src/conv1.cpp:38]   --->   Operation 3688 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1163' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3689 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1179 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_784" [src/conv1.cpp:38]   --->   Operation 3689 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1179' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3690 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1180 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_865" [src/conv1.cpp:38]   --->   Operation 3690 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1180' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3691 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1181 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_946" [src/conv1.cpp:38]   --->   Operation 3691 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1181' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_48 : Operation 3692 [1/1] (0.79ns)   --->   "%add_ln55_166 = add i11 %mul_ln41, i11 %zext_ln55_92" [src/conv1.cpp:55]   --->   Operation 3692 'add' 'add_ln55_166' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3693 [1/1] (0.00ns)   --->   "%zext_ln55_101 = zext i11 %add_ln55_166" [src/conv1.cpp:55]   --->   Operation 3693 'zext' 'zext_ln55_101' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3694 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1292 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_101" [src/conv1.cpp:55]   --->   Operation 3694 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1292' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3695 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1301 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_101" [src/conv1.cpp:55]   --->   Operation 3695 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1301' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3696 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1310 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_101" [src/conv1.cpp:55]   --->   Operation 3696 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1310' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3697 [1/1] (0.79ns)   --->   "%add_ln55_183 = add i11 %mul_ln55_162, i11 %zext_ln55_114" [src/conv1.cpp:55]   --->   Operation 3697 'add' 'add_ln55_183' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3698 [1/1] (0.00ns)   --->   "%zext_ln55_122 = zext i11 %add_ln55_183" [src/conv1.cpp:55]   --->   Operation 3698 'zext' 'zext_ln55_122' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3699 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1351 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_122" [src/conv1.cpp:55]   --->   Operation 3699 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1351' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3700 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1360 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_122" [src/conv1.cpp:55]   --->   Operation 3700 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1360' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3701 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1369 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_122" [src/conv1.cpp:55]   --->   Operation 3701 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1369' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3702 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_106)   --->   "%mul_ln55_127 = mul i35 %sext_ln55_87, i35 %sext_ln38_77" [src/conv1.cpp:55]   --->   Operation 3702 'mul' 'mul_ln55_127' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 3703 [1/1] (0.00ns)   --->   "%shl_ln55_104 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_267, i3 0" [src/conv1.cpp:55]   --->   Operation 3703 'bitconcatenate' 'shl_ln55_104' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3704 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_106 = add i35 %shl_ln55_104, i35 %mul_ln55_127" [src/conv1.cpp:55]   --->   Operation 3704 'add' 'add_ln55_106' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 3705 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_111 = add i35 %shl_ln55_109, i35 %mul_ln55_133" [src/conv1.cpp:55]   --->   Operation 3705 'add' 'add_ln55_111' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 3706 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_111, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 3706 'partselect' 'tmp_273' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3707 [1/1] (0.00ns)   --->   "%shl_ln55_110 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_273, i3 0" [src/conv1.cpp:55]   --->   Operation 3707 'bitconcatenate' 'shl_ln55_110' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3708 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_112)   --->   "%mul_ln55_134 = mul i35 %sext_ln55_94, i35 %sext_ln38_84" [src/conv1.cpp:55]   --->   Operation 3708 'mul' 'mul_ln55_134' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 3709 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_112 = add i35 %shl_ln55_110, i35 %mul_ln55_134" [src/conv1.cpp:55]   --->   Operation 3709 'add' 'add_ln55_112' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 3710 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_567 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1410" [src/conv1.cpp:55]   --->   Operation 3710 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_567' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 3711 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_568 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1419" [src/conv1.cpp:55]   --->   Operation 3711 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_568' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 3712 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_569 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1428" [src/conv1.cpp:55]   --->   Operation 3712 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_569' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 3713 [1/1] (0.47ns)   --->   "%tmp_201 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_567, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_568, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_569, i2 %trunc_ln55_7" [src/conv1.cpp:55]   --->   Operation 3713 'mux' 'tmp_201' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3714 [1/1] (0.00ns)   --->   "%sext_ln55_95 = sext i24 %tmp_201" [src/conv1.cpp:55]   --->   Operation 3714 'sext' 'sext_ln55_95' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 3715 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_113)   --->   "%mul_ln55_135 = mul i35 %sext_ln55_95, i35 %sext_ln38_85" [src/conv1.cpp:55]   --->   Operation 3715 'mul' 'mul_ln55_135' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 3716 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_534 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1351" [src/conv1.cpp:55]   --->   Operation 3716 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_534' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 3717 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_535 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1360" [src/conv1.cpp:55]   --->   Operation 3717 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_535' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 3718 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_536 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1369" [src/conv1.cpp:55]   --->   Operation 3718 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_536' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 3719 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_492 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1202" [src/conv1.cpp:55]   --->   Operation 3719 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_492' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 3720 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_493 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1211" [src/conv1.cpp:55]   --->   Operation 3720 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_493' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 3721 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_494 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1220" [src/conv1.cpp:55]   --->   Operation 3721 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_494' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 3722 [1/1] (0.47ns)   --->   "%tmp_212 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_492, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_493, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_494, i2 %trunc_ln" [src/conv1.cpp:55]   --->   Operation 3722 'mux' 'tmp_212' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3723 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_501 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1292" [src/conv1.cpp:55]   --->   Operation 3723 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_501' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 3724 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_502 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1301" [src/conv1.cpp:55]   --->   Operation 3724 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_502' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_48 : Operation 3725 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_503 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1310" [src/conv1.cpp:55]   --->   Operation 3725 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_503' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 49 <SV = 48> <Delay = 3.27>
ST_49 : Operation 3726 [1/1] (0.76ns)   --->   "%empty_295 = add i8 %empty_224, i8 71" [src/conv1.cpp:38]   --->   Operation 3726 'add' 'empty_295' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3727 [1/1] (0.00ns)   --->   "%p_cast81 = zext i8 %empty_295" [src/conv1.cpp:38]   --->   Operation 3727 'zext' 'p_cast81' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3728 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_77 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast81" [src/conv1.cpp:38]   --->   Operation 3728 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_77' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3729 [1/1] (0.76ns)   --->   "%empty_301 = add i8 %empty_224, i8 77" [src/conv1.cpp:38]   --->   Operation 3729 'add' 'empty_301' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3730 [1/1] (0.00ns)   --->   "%p_cast87 = zext i8 %empty_301" [src/conv1.cpp:38]   --->   Operation 3730 'zext' 'p_cast87' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3731 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_83 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast87" [src/conv1.cpp:38]   --->   Operation 3731 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_83' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3732 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_158 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast81" [src/conv1.cpp:38]   --->   Operation 3732 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_158' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3733 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_164 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast87" [src/conv1.cpp:38]   --->   Operation 3733 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_164' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3734 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_239 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast81" [src/conv1.cpp:38]   --->   Operation 3734 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_239' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3735 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_245 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast87" [src/conv1.cpp:38]   --->   Operation 3735 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_245' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3736 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_459 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_76" [src/conv1.cpp:38]   --->   Operation 3736 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_459' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3737 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_460 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_157" [src/conv1.cpp:38]   --->   Operation 3737 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_460' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3738 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_461 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_238" [src/conv1.cpp:38]   --->   Operation 3738 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_461' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3739 [1/1] (0.47ns)   --->   "%tmp_117 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_459, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_460, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_461, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3739 'mux' 'tmp_117' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3740 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_462 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_77" [src/conv1.cpp:38]   --->   Operation 3740 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_462' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3741 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_463 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_158" [src/conv1.cpp:38]   --->   Operation 3741 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_463' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3742 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_464 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_239" [src/conv1.cpp:38]   --->   Operation 3742 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_464' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3743 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_477 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_82" [src/conv1.cpp:38]   --->   Operation 3743 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_477' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3744 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_478 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_163" [src/conv1.cpp:38]   --->   Operation 3744 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_478' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3745 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_479 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_244" [src/conv1.cpp:38]   --->   Operation 3745 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_479' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3746 [1/1] (0.47ns)   --->   "%tmp_123 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_477, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_478, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_479, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3746 'mux' 'tmp_123' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3747 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_480 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_83" [src/conv1.cpp:38]   --->   Operation 3747 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_480' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3748 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_481 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_164" [src/conv1.cpp:38]   --->   Operation 3748 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_481' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3749 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_482 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_245" [src/conv1.cpp:38]   --->   Operation 3749 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_482' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3750 [1/1] (0.76ns)   --->   "%empty_385 = add i8 %empty_314, i8 71" [src/conv1.cpp:38]   --->   Operation 3750 'add' 'empty_385' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3751 [1/1] (0.00ns)   --->   "%p_cast162 = zext i8 %empty_385" [src/conv1.cpp:38]   --->   Operation 3751 'zext' 'p_cast162' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3752 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_779 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast162" [src/conv1.cpp:38]   --->   Operation 3752 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_779' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3753 [1/1] (0.76ns)   --->   "%empty_391 = add i8 %empty_314, i8 77" [src/conv1.cpp:38]   --->   Operation 3753 'add' 'empty_391' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3754 [1/1] (0.00ns)   --->   "%p_cast168 = zext i8 %empty_391" [src/conv1.cpp:38]   --->   Operation 3754 'zext' 'p_cast168' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3755 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_785 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast168" [src/conv1.cpp:38]   --->   Operation 3755 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_785' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3756 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_860 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast162" [src/conv1.cpp:38]   --->   Operation 3756 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_860' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3757 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_866 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast168" [src/conv1.cpp:38]   --->   Operation 3757 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_866' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3758 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_941 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast162" [src/conv1.cpp:38]   --->   Operation 3758 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_941' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3759 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_947 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast168" [src/conv1.cpp:38]   --->   Operation 3759 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_947' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 3760 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1161 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_778" [src/conv1.cpp:38]   --->   Operation 3760 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1161' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3761 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1162 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_859" [src/conv1.cpp:38]   --->   Operation 3761 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1162' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3762 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1163 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_940" [src/conv1.cpp:38]   --->   Operation 3762 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1163' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3763 [1/1] (0.47ns)   --->   "%tmp_117_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1161, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1162, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1163, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3763 'mux' 'tmp_117_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3764 [1/1] (0.37ns)   --->   "%select_ln38_77 = select i1 %icmp_ln41, i12 %tmp_117_mid1, i12 %tmp_117" [src/conv1.cpp:38]   --->   Operation 3764 'select' 'select_ln38_77' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 3765 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1164 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_779" [src/conv1.cpp:38]   --->   Operation 3765 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1164' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3766 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1165 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_860" [src/conv1.cpp:38]   --->   Operation 3766 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1165' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3767 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1166 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_941" [src/conv1.cpp:38]   --->   Operation 3767 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1166' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3768 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1179 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_784" [src/conv1.cpp:38]   --->   Operation 3768 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1179' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3769 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1180 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_865" [src/conv1.cpp:38]   --->   Operation 3769 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1180' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3770 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1181 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_946" [src/conv1.cpp:38]   --->   Operation 3770 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1181' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3771 [1/1] (0.47ns)   --->   "%tmp_123_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1179, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1180, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1181, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3771 'mux' 'tmp_123_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3772 [1/1] (0.37ns)   --->   "%select_ln38_83 = select i1 %icmp_ln41, i12 %tmp_123_mid1, i12 %tmp_123" [src/conv1.cpp:38]   --->   Operation 3772 'select' 'select_ln38_83' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 3773 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1182 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_785" [src/conv1.cpp:38]   --->   Operation 3773 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1182' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3774 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1183 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_866" [src/conv1.cpp:38]   --->   Operation 3774 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1183' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3775 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1184 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_947" [src/conv1.cpp:38]   --->   Operation 3775 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1184' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_49 : Operation 3776 [1/1] (0.79ns)   --->   "%add_ln55_192 = add i11 %mul_ln55_162, i11 %zext_ln55_125" [src/conv1.cpp:55]   --->   Operation 3776 'add' 'add_ln55_192' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3777 [1/1] (0.00ns)   --->   "%zext_ln55_133 = zext i11 %add_ln55_192" [src/conv1.cpp:55]   --->   Operation 3777 'zext' 'zext_ln55_133' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 3778 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1381 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_133" [src/conv1.cpp:55]   --->   Operation 3778 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1381' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 3779 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1390 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_133" [src/conv1.cpp:55]   --->   Operation 3779 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1390' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 3780 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1399 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_133" [src/conv1.cpp:55]   --->   Operation 3780 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1399' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 3781 [1/1] (0.00ns)   --->   "%zext_ln55_154 = zext i11 %add_ln55_209" [src/conv1.cpp:55]   --->   Operation 3781 'zext' 'zext_ln55_154' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 3782 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1440 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_154" [src/conv1.cpp:55]   --->   Operation 3782 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1440' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 3783 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1449 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_154" [src/conv1.cpp:55]   --->   Operation 3783 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1449' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 3784 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1458 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_154" [src/conv1.cpp:55]   --->   Operation 3784 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1458' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 3785 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_106 = add i35 %shl_ln55_104, i35 %mul_ln55_127" [src/conv1.cpp:55]   --->   Operation 3785 'add' 'add_ln55_106' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3786 [1/1] (0.00ns)   --->   "%tmp_265 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_106, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 3786 'partselect' 'tmp_265' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 3787 [1/1] (0.00ns)   --->   "%sext_ln58_39 = sext i32 %add_ln58_18" [src/conv1.cpp:58]   --->   Operation 3787 'sext' 'sext_ln58_39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 3788 [1/1] (0.00ns)   --->   "%sext_ln58_40 = sext i32 %tmp_265" [src/conv1.cpp:58]   --->   Operation 3788 'sext' 'sext_ln58_40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 3789 [1/1] (1.01ns)   --->   "%sub_ln58_19 = sub i33 0, i33 %sext_ln58_39" [src/conv1.cpp:58]   --->   Operation 3789 'sub' 'sub_ln58_19' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3790 [1/1] (1.01ns)   --->   "%icmp_ln58_19 = icmp_eq  i33 %sext_ln58_40, i33 %sub_ln58_19" [src/conv1.cpp:58]   --->   Operation 3790 'icmp' 'icmp_ln58_19' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3791 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_19, void %if.end.i.i.5, void %if.then.i.i.5" [src/conv1.cpp:58]   --->   Operation 3791 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 3792 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_187, void %V32.i.i24.i.i103.case.01029, void %V32.i.i24.i.i103.case.11030" [src/conv1.cpp:58]   --->   Operation 3792 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_19)> <Delay = 0.00>
ST_49 : Operation 3793 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:58]   --->   Operation 3793 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp_187 & icmp_ln58_19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_49 : Operation 3794 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit1028" [src/conv1.cpp:58]   --->   Operation 3794 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp_187 & icmp_ln58_19)> <Delay = 0.00>
ST_49 : Operation 3795 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7" [src/conv1.cpp:58]   --->   Operation 3795 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp_187 & icmp_ln58_19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_49 : Operation 3796 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit1028" [src/conv1.cpp:58]   --->   Operation 3796 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp_187 & icmp_ln58_19)> <Delay = 0.00>
ST_49 : Operation 3797 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i.5" [src/conv1.cpp:58]   --->   Operation 3797 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_19)> <Delay = 0.00>
ST_49 : Operation 3798 [1/1] (1.01ns)   --->   "%add_ln58_19 = add i32 %tmp_265, i32 %add_ln58_18" [src/conv1.cpp:58]   --->   Operation 3798 'add' 'add_ln58_19' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3799 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_187, void %V32.i.i24.i.i103.case.0842, void %V32.i.i24.i.i103.case.1843" [src/conv1.cpp:58]   --->   Operation 3799 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 3800 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_112 = add i35 %shl_ln55_110, i35 %mul_ln55_134" [src/conv1.cpp:55]   --->   Operation 3800 'add' 'add_ln55_112' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3801 [1/1] (0.00ns)   --->   "%tmp_275 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_112, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 3801 'partselect' 'tmp_275' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_49 : Operation 3802 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_113)   --->   "%mul_ln55_135 = mul i35 %sext_ln55_95, i35 %sext_ln38_85" [src/conv1.cpp:55]   --->   Operation 3802 'mul' 'mul_ln55_135' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3803 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_570 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1440" [src/conv1.cpp:55]   --->   Operation 3803 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_570' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 3804 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_571 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1449" [src/conv1.cpp:55]   --->   Operation 3804 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_571' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 3805 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_572 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1458" [src/conv1.cpp:55]   --->   Operation 3805 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_572' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 3806 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_534 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1351" [src/conv1.cpp:55]   --->   Operation 3806 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_534' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 3807 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_535 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1360" [src/conv1.cpp:55]   --->   Operation 3807 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_535' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 3808 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_536 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1369" [src/conv1.cpp:55]   --->   Operation 3808 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_536' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 3809 [1/1] (0.47ns)   --->   "%tmp_208 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_534, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_535, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_536, i2 %trunc_ln55_5" [src/conv1.cpp:55]   --->   Operation 3809 'mux' 'tmp_208' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3810 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_537 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1381" [src/conv1.cpp:55]   --->   Operation 3810 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_537' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 3811 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_538 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1390" [src/conv1.cpp:55]   --->   Operation 3811 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_538' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 3812 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_539 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1399" [src/conv1.cpp:55]   --->   Operation 3812 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_539' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 3813 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_501 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1292" [src/conv1.cpp:55]   --->   Operation 3813 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_501' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 3814 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_502 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1301" [src/conv1.cpp:55]   --->   Operation 3814 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_502' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 3815 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_503 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1310" [src/conv1.cpp:55]   --->   Operation 3815 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_503' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_49 : Operation 3816 [1/1] (0.47ns)   --->   "%tmp_215 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_501, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_502, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_503, i2 %trunc_ln55_3" [src/conv1.cpp:55]   --->   Operation 3816 'mux' 'tmp_215' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.70>
ST_50 : Operation 3817 [1/1] (0.76ns)   --->   "%empty_302 = add i8 %empty_224, i8 78" [src/conv1.cpp:38]   --->   Operation 3817 'add' 'empty_302' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3818 [1/1] (0.00ns)   --->   "%p_cast88 = zext i8 %empty_302" [src/conv1.cpp:38]   --->   Operation 3818 'zext' 'p_cast88' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3819 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_84 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast88" [src/conv1.cpp:38]   --->   Operation 3819 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_84' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3820 [1/1] (0.76ns)   --->   "%empty_303 = add i8 %empty_224, i8 79" [src/conv1.cpp:38]   --->   Operation 3820 'add' 'empty_303' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3821 [1/1] (0.00ns)   --->   "%p_cast89 = zext i8 %empty_303" [src/conv1.cpp:38]   --->   Operation 3821 'zext' 'p_cast89' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3822 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_85 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast89" [src/conv1.cpp:38]   --->   Operation 3822 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_85' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3823 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_165 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast88" [src/conv1.cpp:38]   --->   Operation 3823 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_165' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3824 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_166 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast89" [src/conv1.cpp:38]   --->   Operation 3824 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_166' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3825 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_246 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast88" [src/conv1.cpp:38]   --->   Operation 3825 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_246' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3826 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_247 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast89" [src/conv1.cpp:38]   --->   Operation 3826 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_247' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3827 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_462 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_77" [src/conv1.cpp:38]   --->   Operation 3827 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_462' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3828 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_463 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_158" [src/conv1.cpp:38]   --->   Operation 3828 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_463' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3829 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_464 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_239" [src/conv1.cpp:38]   --->   Operation 3829 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_464' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3830 [1/1] (0.47ns)   --->   "%tmp_118 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_462, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_463, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_464, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3830 'mux' 'tmp_118' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3831 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_480 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_83" [src/conv1.cpp:38]   --->   Operation 3831 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_480' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3832 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_481 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_164" [src/conv1.cpp:38]   --->   Operation 3832 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_481' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3833 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_482 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_245" [src/conv1.cpp:38]   --->   Operation 3833 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_482' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3834 [1/1] (0.47ns)   --->   "%tmp_124 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_480, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_481, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_482, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3834 'mux' 'tmp_124' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3835 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_483 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_84" [src/conv1.cpp:38]   --->   Operation 3835 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_483' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3836 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_484 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_165" [src/conv1.cpp:38]   --->   Operation 3836 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_484' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3837 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_485 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_246" [src/conv1.cpp:38]   --->   Operation 3837 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_485' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3838 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_486 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_85" [src/conv1.cpp:38]   --->   Operation 3838 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_486' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3839 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_487 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_166" [src/conv1.cpp:38]   --->   Operation 3839 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_487' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3840 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_488 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_247" [src/conv1.cpp:38]   --->   Operation 3840 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_488' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3841 [1/1] (0.76ns)   --->   "%empty_392 = add i8 %empty_314, i8 78" [src/conv1.cpp:38]   --->   Operation 3841 'add' 'empty_392' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3842 [1/1] (0.00ns)   --->   "%p_cast169 = zext i8 %empty_392" [src/conv1.cpp:38]   --->   Operation 3842 'zext' 'p_cast169' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3843 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_786 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast169" [src/conv1.cpp:38]   --->   Operation 3843 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_786' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3844 [1/1] (0.76ns)   --->   "%empty_393 = add i8 %empty_314, i8 79" [src/conv1.cpp:38]   --->   Operation 3844 'add' 'empty_393' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3845 [1/1] (0.00ns)   --->   "%p_cast170 = zext i8 %empty_393" [src/conv1.cpp:38]   --->   Operation 3845 'zext' 'p_cast170' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3846 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_787 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast170" [src/conv1.cpp:38]   --->   Operation 3846 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_787' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3847 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_867 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast169" [src/conv1.cpp:38]   --->   Operation 3847 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_867' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3848 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_868 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast170" [src/conv1.cpp:38]   --->   Operation 3848 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_868' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3849 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_948 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast169" [src/conv1.cpp:38]   --->   Operation 3849 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_948' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3850 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_949 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast170" [src/conv1.cpp:38]   --->   Operation 3850 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_949' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 3851 [1/1] (0.00ns)   --->   "%sext_ln38_86 = sext i12 %select_ln38_69" [src/conv1.cpp:38]   --->   Operation 3851 'sext' 'sext_ln38_86' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 3852 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1164 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_779" [src/conv1.cpp:38]   --->   Operation 3852 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1164' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3853 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1165 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_860" [src/conv1.cpp:38]   --->   Operation 3853 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1165' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3854 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1166 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_941" [src/conv1.cpp:38]   --->   Operation 3854 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1166' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3855 [1/1] (0.47ns)   --->   "%tmp_118_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1164, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1165, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1166, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3855 'mux' 'tmp_118_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3856 [1/1] (0.37ns)   --->   "%select_ln38_78 = select i1 %icmp_ln41, i12 %tmp_118_mid1, i12 %tmp_118" [src/conv1.cpp:38]   --->   Operation 3856 'select' 'select_ln38_78' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 3857 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1182 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_785" [src/conv1.cpp:38]   --->   Operation 3857 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1182' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3858 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1183 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_866" [src/conv1.cpp:38]   --->   Operation 3858 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1183' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3859 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1184 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_947" [src/conv1.cpp:38]   --->   Operation 3859 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1184' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3860 [1/1] (0.47ns)   --->   "%tmp_124_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1182, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1183, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1184, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3860 'mux' 'tmp_124_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3861 [1/1] (0.37ns)   --->   "%select_ln38_84 = select i1 %icmp_ln41, i12 %tmp_124_mid1, i12 %tmp_124" [src/conv1.cpp:38]   --->   Operation 3861 'select' 'select_ln38_84' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 3862 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1185 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_786" [src/conv1.cpp:38]   --->   Operation 3862 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1185' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3863 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1186 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_867" [src/conv1.cpp:38]   --->   Operation 3863 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1186' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3864 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1187 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_948" [src/conv1.cpp:38]   --->   Operation 3864 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1187' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3865 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1188 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_787" [src/conv1.cpp:38]   --->   Operation 3865 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1188' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3866 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1189 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_868" [src/conv1.cpp:38]   --->   Operation 3866 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1189' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3867 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1190 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_949" [src/conv1.cpp:38]   --->   Operation 3867 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1190' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_50 : Operation 3868 [1/1] (0.79ns)   --->   "%add_ln55_175 = add i11 %mul_ln41, i11 %zext_ln55_103" [src/conv1.cpp:55]   --->   Operation 3868 'add' 'add_ln55_175' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3869 [1/1] (0.00ns)   --->   "%zext_ln55_112 = zext i11 %add_ln55_175" [src/conv1.cpp:55]   --->   Operation 3869 'zext' 'zext_ln55_112' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 3870 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1322 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_112" [src/conv1.cpp:55]   --->   Operation 3870 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1322' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 3871 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1331 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_112" [src/conv1.cpp:55]   --->   Operation 3871 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1331' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 3872 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1340 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_112" [src/conv1.cpp:55]   --->   Operation 3872 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1340' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 3873 [1/1] (0.79ns)   --->   "%add_ln55_184 = add i11 %mul_ln41, i11 %zext_ln55_114" [src/conv1.cpp:55]   --->   Operation 3873 'add' 'add_ln55_184' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3874 [1/1] (0.79ns)   --->   "%add_ln55_193 = add i11 %mul_ln41, i11 %zext_ln55_125" [src/conv1.cpp:55]   --->   Operation 3874 'add' 'add_ln55_193' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3875 [1/1] (0.79ns)   --->   "%add_ln55_201 = add i11 %mul_ln55_162, i11 %zext_ln55_136" [src/conv1.cpp:55]   --->   Operation 3875 'add' 'add_ln55_201' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3876 [1/1] (0.00ns)   --->   "%zext_ln55_144 = zext i11 %add_ln55_201" [src/conv1.cpp:55]   --->   Operation 3876 'zext' 'zext_ln55_144' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 3877 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1411 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_144" [src/conv1.cpp:55]   --->   Operation 3877 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1411' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 3878 [1/1] (0.79ns)   --->   "%add_ln55_202 = add i11 %mul_ln41, i11 %zext_ln55_136" [src/conv1.cpp:55]   --->   Operation 3878 'add' 'add_ln55_202' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3879 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1420 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_144" [src/conv1.cpp:55]   --->   Operation 3879 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1420' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 3880 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1429 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_144" [src/conv1.cpp:55]   --->   Operation 3880 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1429' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 3881 [1/1] (0.79ns)   --->   "%add_ln55_210 = add i11 %mul_ln55_162, i11 %zext_ln55_147" [src/conv1.cpp:55]   --->   Operation 3881 'add' 'add_ln55_210' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3882 [1/1] (0.79ns)   --->   "%add_ln55_211 = add i11 %mul_ln41, i11 %zext_ln55_147" [src/conv1.cpp:55]   --->   Operation 3882 'add' 'add_ln55_211' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3883 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %add_ln58_19, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:58]   --->   Operation 3883 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp_187)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_50 : Operation 3884 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit841" [src/conv1.cpp:58]   --->   Operation 3884 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp_187)> <Delay = 0.00>
ST_50 : Operation 3885 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %add_ln58_19, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7" [src/conv1.cpp:58]   --->   Operation 3885 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp_187)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_50 : Operation 3886 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit841" [src/conv1.cpp:58]   --->   Operation 3886 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp_187)> <Delay = 0.00>
ST_50 : Operation 3887 [1/1] (0.00ns)   --->   "%shl_ln55_111 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_275, i3 0" [src/conv1.cpp:55]   --->   Operation 3887 'bitconcatenate' 'shl_ln55_111' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 3888 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_113)   --->   "%mul_ln55_135 = mul i35 %sext_ln55_95, i35 %sext_ln38_85" [src/conv1.cpp:55]   --->   Operation 3888 'mul' 'mul_ln55_135' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 3889 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_113 = add i35 %shl_ln55_111, i35 %mul_ln55_135" [src/conv1.cpp:55]   --->   Operation 3889 'add' 'add_ln55_113' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 3890 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_570 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1440" [src/conv1.cpp:55]   --->   Operation 3890 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_570' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 3891 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_571 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1449" [src/conv1.cpp:55]   --->   Operation 3891 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_571' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 3892 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_572 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1458" [src/conv1.cpp:55]   --->   Operation 3892 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_572' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 3893 [1/1] (0.47ns)   --->   "%tmp_202 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_570, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_571, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_572, i2 %trunc_ln55_8" [src/conv1.cpp:55]   --->   Operation 3893 'mux' 'tmp_202' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3894 [1/1] (0.00ns)   --->   "%sext_ln55_96 = sext i24 %tmp_202" [src/conv1.cpp:55]   --->   Operation 3894 'sext' 'sext_ln55_96' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_50 : Operation 3895 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_114)   --->   "%mul_ln55_136 = mul i35 %sext_ln55_96, i35 %sext_ln38_86" [src/conv1.cpp:55]   --->   Operation 3895 'mul' 'mul_ln55_136' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 3896 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_537 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1381" [src/conv1.cpp:55]   --->   Operation 3896 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_537' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 3897 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_538 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1390" [src/conv1.cpp:55]   --->   Operation 3897 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_538' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 3898 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_539 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1399" [src/conv1.cpp:55]   --->   Operation 3898 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_539' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 3899 [1/1] (0.47ns)   --->   "%tmp_209 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_537, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_538, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_539, i2 %trunc_ln55_6" [src/conv1.cpp:55]   --->   Operation 3899 'mux' 'tmp_209' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3900 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_540 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1411" [src/conv1.cpp:55]   --->   Operation 3900 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_540' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 3901 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_541 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1420" [src/conv1.cpp:55]   --->   Operation 3901 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_541' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 3902 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_542 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1429" [src/conv1.cpp:55]   --->   Operation 3902 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_542' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 3903 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_504 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1322" [src/conv1.cpp:55]   --->   Operation 3903 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_504' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 3904 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_505 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1331" [src/conv1.cpp:55]   --->   Operation 3904 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_505' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_50 : Operation 3905 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_506 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1340" [src/conv1.cpp:55]   --->   Operation 3905 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_506' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 51 <SV = 50> <Delay = 1.71>
ST_51 : Operation 3906 [1/1] (0.76ns)   --->   "%empty_304 = add i8 %empty_224, i8 80" [src/conv1.cpp:38]   --->   Operation 3906 'add' 'empty_304' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3907 [1/1] (0.00ns)   --->   "%p_cast90 = zext i8 %empty_304" [src/conv1.cpp:38]   --->   Operation 3907 'zext' 'p_cast90' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_51 : Operation 3908 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_86 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast90" [src/conv1.cpp:38]   --->   Operation 3908 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_86' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_51 : Operation 3909 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_167 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast90" [src/conv1.cpp:38]   --->   Operation 3909 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_167' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_51 : Operation 3910 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_248 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast90" [src/conv1.cpp:38]   --->   Operation 3910 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_248' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_51 : Operation 3911 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_483 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_84" [src/conv1.cpp:38]   --->   Operation 3911 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_483' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 3912 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_484 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_165" [src/conv1.cpp:38]   --->   Operation 3912 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_484' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 3913 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_485 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_246" [src/conv1.cpp:38]   --->   Operation 3913 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_485' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 3914 [1/1] (0.47ns)   --->   "%tmp_125 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_483, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_484, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_485, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3914 'mux' 'tmp_125' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3915 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_486 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_85" [src/conv1.cpp:38]   --->   Operation 3915 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_486' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 3916 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_487 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_166" [src/conv1.cpp:38]   --->   Operation 3916 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_487' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 3917 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_488 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_247" [src/conv1.cpp:38]   --->   Operation 3917 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_488' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 3918 [1/1] (0.47ns)   --->   "%tmp_126 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_486, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_487, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_488, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3918 'mux' 'tmp_126' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3919 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_489 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_86" [src/conv1.cpp:38]   --->   Operation 3919 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_489' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 3920 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_490 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_167" [src/conv1.cpp:38]   --->   Operation 3920 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_490' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 3921 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_491 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_248" [src/conv1.cpp:38]   --->   Operation 3921 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_491' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 3922 [1/1] (0.76ns)   --->   "%empty_394 = add i8 %empty_314, i8 80" [src/conv1.cpp:38]   --->   Operation 3922 'add' 'empty_394' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3923 [1/1] (0.00ns)   --->   "%p_cast171 = zext i8 %empty_394" [src/conv1.cpp:38]   --->   Operation 3923 'zext' 'p_cast171' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_51 : Operation 3924 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_788 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast171" [src/conv1.cpp:38]   --->   Operation 3924 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_788' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_51 : Operation 3925 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_869 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast171" [src/conv1.cpp:38]   --->   Operation 3925 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_869' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_51 : Operation 3926 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_950 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast171" [src/conv1.cpp:38]   --->   Operation 3926 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_950' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.00>
ST_51 : Operation 3927 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1185 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_786" [src/conv1.cpp:38]   --->   Operation 3927 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1185' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 3928 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1186 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_867" [src/conv1.cpp:38]   --->   Operation 3928 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1186' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 3929 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1187 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_948" [src/conv1.cpp:38]   --->   Operation 3929 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1187' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 3930 [1/1] (0.47ns)   --->   "%tmp_125_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1185, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1186, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1187, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3930 'mux' 'tmp_125_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3931 [1/1] (0.37ns)   --->   "%select_ln38_85 = select i1 %icmp_ln41, i12 %tmp_125_mid1, i12 %tmp_125" [src/conv1.cpp:38]   --->   Operation 3931 'select' 'select_ln38_85' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 3932 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1188 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_787" [src/conv1.cpp:38]   --->   Operation 3932 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1188' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 3933 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1189 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_868" [src/conv1.cpp:38]   --->   Operation 3933 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1189' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 3934 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1190 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_949" [src/conv1.cpp:38]   --->   Operation 3934 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1190' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 3935 [1/1] (0.47ns)   --->   "%tmp_126_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1188, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1189, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1190, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3935 'mux' 'tmp_126_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3936 [1/1] (0.37ns)   --->   "%select_ln38_86 = select i1 %icmp_ln41, i12 %tmp_126_mid1, i12 %tmp_126" [src/conv1.cpp:38]   --->   Operation 3936 'select' 'select_ln38_86' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 3937 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1191 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_788" [src/conv1.cpp:38]   --->   Operation 3937 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1191' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 3938 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1192 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_869" [src/conv1.cpp:38]   --->   Operation 3938 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1192' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 3939 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1193 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_950" [src/conv1.cpp:38]   --->   Operation 3939 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1193' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_51 : Operation 3940 [1/1] (0.00ns)   --->   "%zext_ln55_123 = zext i11 %add_ln55_184" [src/conv1.cpp:55]   --->   Operation 3940 'zext' 'zext_ln55_123' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 3941 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1352 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_123" [src/conv1.cpp:55]   --->   Operation 3941 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1352' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 3942 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1361 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_123" [src/conv1.cpp:55]   --->   Operation 3942 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1361' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 3943 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1370 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_123" [src/conv1.cpp:55]   --->   Operation 3943 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1370' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 3944 [1/1] (0.00ns)   --->   "%zext_ln55_155 = zext i11 %add_ln55_210" [src/conv1.cpp:55]   --->   Operation 3944 'zext' 'zext_ln55_155' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 3945 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1441 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_155" [src/conv1.cpp:55]   --->   Operation 3945 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1441' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 3946 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1450 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_155" [src/conv1.cpp:55]   --->   Operation 3946 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1450' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 3947 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1459 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_155" [src/conv1.cpp:55]   --->   Operation 3947 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1459' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 3948 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_113 = add i35 %shl_ln55_111, i35 %mul_ln55_135" [src/conv1.cpp:55]   --->   Operation 3948 'add' 'add_ln55_113' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 3949 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_114)   --->   "%mul_ln55_136 = mul i35 %sext_ln55_96, i35 %sext_ln38_86" [src/conv1.cpp:55]   --->   Operation 3949 'mul' 'mul_ln55_136' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 3950 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_113, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 3950 'partselect' 'tmp_276' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 3951 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_540 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1411" [src/conv1.cpp:55]   --->   Operation 3951 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_540' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 3952 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_541 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1420" [src/conv1.cpp:55]   --->   Operation 3952 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_541' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 3953 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_542 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1429" [src/conv1.cpp:55]   --->   Operation 3953 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_542' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 3954 [1/1] (0.47ns)   --->   "%tmp_210 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_540, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_541, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_542, i2 %trunc_ln55_7" [src/conv1.cpp:55]   --->   Operation 3954 'mux' 'tmp_210' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3955 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_543 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1441" [src/conv1.cpp:55]   --->   Operation 3955 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_543' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 3956 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_544 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1450" [src/conv1.cpp:55]   --->   Operation 3956 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_544' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 3957 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_545 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1459" [src/conv1.cpp:55]   --->   Operation 3957 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_545' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 3958 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_504 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1322" [src/conv1.cpp:55]   --->   Operation 3958 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_504' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 3959 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_505 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1331" [src/conv1.cpp:55]   --->   Operation 3959 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_505' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 3960 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_506 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1340" [src/conv1.cpp:55]   --->   Operation 3960 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_506' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 3961 [1/1] (0.47ns)   --->   "%tmp_216 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_504, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_505, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_506, i2 %trunc_ln55_4" [src/conv1.cpp:55]   --->   Operation 3961 'mux' 'tmp_216' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3962 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_507 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1352" [src/conv1.cpp:55]   --->   Operation 3962 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_507' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 3963 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_508 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1361" [src/conv1.cpp:55]   --->   Operation 3963 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_508' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_51 : Operation 3964 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_509 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1370" [src/conv1.cpp:55]   --->   Operation 3964 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_509' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 52 <SV = 51> <Delay = 1.71>
ST_52 : Operation 3965 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_489 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_86" [src/conv1.cpp:38]   --->   Operation 3965 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_489' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 3966 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_490 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_167" [src/conv1.cpp:38]   --->   Operation 3966 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_490' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 3967 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_491 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_248" [src/conv1.cpp:38]   --->   Operation 3967 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_491' <Predicate = (!icmp_ln38 & !icmp_ln41 & trunc_ln38 != 0 & trunc_ln38 != 1 & trunc_ln38 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 3968 [1/1] (0.47ns)   --->   "%tmp_127 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_489, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_490, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_491, i2 %trunc_ln38" [src/conv1.cpp:38]   --->   Operation 3968 'mux' 'tmp_127' <Predicate = (!icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3969 [1/1] (0.00ns)   --->   "%sext_ln38_88 = sext i12 %select_ln38_71" [src/conv1.cpp:38]   --->   Operation 3969 'sext' 'sext_ln38_88' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 3970 [1/1] (0.00ns)   --->   "%sext_ln38_97 = sext i12 %select_ln38_80" [src/conv1.cpp:38]   --->   Operation 3970 'sext' 'sext_ln38_97' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 3971 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1191 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_788" [src/conv1.cpp:38]   --->   Operation 3971 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1191' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 3972 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1192 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_869" [src/conv1.cpp:38]   --->   Operation 3972 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1192' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 3973 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1193 = load i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_950" [src/conv1.cpp:38]   --->   Operation 3973 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1193' <Predicate = (!icmp_ln38 & icmp_ln41 & trunc_ln38_1 != 0 & trunc_ln38_1 != 1 & trunc_ln38_1 == 2)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_52 : Operation 3974 [1/1] (0.47ns)   --->   "%tmp_127_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1191, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1192, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1193, i2 %trunc_ln38_1" [src/conv1.cpp:38]   --->   Operation 3974 'mux' 'tmp_127_mid1' <Predicate = (!icmp_ln38 & icmp_ln41)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3975 [1/1] (0.37ns)   --->   "%select_ln38_87 = select i1 %icmp_ln41, i12 %tmp_127_mid1, i12 %tmp_127" [src/conv1.cpp:38]   --->   Operation 3975 'select' 'select_ln38_87' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 3976 [1/1] (0.00ns)   --->   "%zext_ln55_134 = zext i11 %add_ln55_193" [src/conv1.cpp:55]   --->   Operation 3976 'zext' 'zext_ln55_134' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 3977 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1382 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_134" [src/conv1.cpp:55]   --->   Operation 3977 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1382' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 3978 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1391 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_134" [src/conv1.cpp:55]   --->   Operation 3978 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1391' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 3979 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1400 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_134" [src/conv1.cpp:55]   --->   Operation 3979 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1400' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 3980 [1/1] (0.00ns)   --->   "%zext_ln55_145 = zext i11 %add_ln55_202" [src/conv1.cpp:55]   --->   Operation 3980 'zext' 'zext_ln55_145' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 3981 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1412 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_145" [src/conv1.cpp:55]   --->   Operation 3981 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1412' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 3982 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1421 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_145" [src/conv1.cpp:55]   --->   Operation 3982 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1421' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 3983 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1430 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_145" [src/conv1.cpp:55]   --->   Operation 3983 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1430' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 3984 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_114)   --->   "%mul_ln55_136 = mul i35 %sext_ln55_96, i35 %sext_ln38_86" [src/conv1.cpp:55]   --->   Operation 3984 'mul' 'mul_ln55_136' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 3985 [1/1] (0.00ns)   --->   "%shl_ln55_112 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_276, i3 0" [src/conv1.cpp:55]   --->   Operation 3985 'bitconcatenate' 'shl_ln55_112' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 3986 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_114 = add i35 %shl_ln55_112, i35 %mul_ln55_136" [src/conv1.cpp:55]   --->   Operation 3986 'add' 'add_ln55_114' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 3987 [1/1] (0.00ns)   --->   "%sext_ln55_98 = sext i24 %tmp_204" [src/conv1.cpp:55]   --->   Operation 3987 'sext' 'sext_ln55_98' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 3988 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_115)   --->   "%mul_ln55_138 = mul i35 %sext_ln55_98, i35 %sext_ln38_88" [src/conv1.cpp:55]   --->   Operation 3988 'mul' 'mul_ln55_138' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 3989 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_543 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1441" [src/conv1.cpp:55]   --->   Operation 3989 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_543' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 3990 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_544 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1450" [src/conv1.cpp:55]   --->   Operation 3990 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_544' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 3991 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_545 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1459" [src/conv1.cpp:55]   --->   Operation 3991 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_545' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 3992 [1/1] (0.47ns)   --->   "%tmp_211 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_543, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_544, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_545, i2 %trunc_ln55_8" [src/conv1.cpp:55]   --->   Operation 3992 'mux' 'tmp_211' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3993 [1/1] (0.00ns)   --->   "%sext_ln55_107 = sext i24 %tmp_213" [src/conv1.cpp:55]   --->   Operation 3993 'sext' 'sext_ln55_107' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_52 : Operation 3994 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_123)   --->   "%mul_ln55_147 = mul i35 %sext_ln55_107, i35 %sext_ln38_97" [src/conv1.cpp:55]   --->   Operation 3994 'mul' 'mul_ln55_147' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 3995 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_507 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1352" [src/conv1.cpp:55]   --->   Operation 3995 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_507' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 3996 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_508 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1361" [src/conv1.cpp:55]   --->   Operation 3996 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_508' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 3997 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_509 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1370" [src/conv1.cpp:55]   --->   Operation 3997 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_509' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 3998 [1/1] (0.47ns)   --->   "%tmp_217 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_507, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_508, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_509, i2 %trunc_ln55_5" [src/conv1.cpp:55]   --->   Operation 3998 'mux' 'tmp_217' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3999 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_510 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1382" [src/conv1.cpp:55]   --->   Operation 3999 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_510' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 4000 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_511 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1391" [src/conv1.cpp:55]   --->   Operation 4000 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_511' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 4001 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_512 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1400" [src/conv1.cpp:55]   --->   Operation 4001 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_512' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 4002 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_513 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1412" [src/conv1.cpp:55]   --->   Operation 4002 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_513' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 4003 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_514 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1421" [src/conv1.cpp:55]   --->   Operation 4003 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_514' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 4004 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_515 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1430" [src/conv1.cpp:55]   --->   Operation 4004 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_515' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_52 : Operation 4228 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 4228 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 53 <SV = 52> <Delay = 3.27>
ST_53 : Operation 4005 [1/1] (0.00ns)   --->   "%sext_ln38_89 = sext i12 %select_ln38_72" [src/conv1.cpp:38]   --->   Operation 4005 'sext' 'sext_ln38_89' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4006 [1/1] (0.00ns)   --->   "%sext_ln38_98 = sext i12 %select_ln38_81" [src/conv1.cpp:38]   --->   Operation 4006 'sext' 'sext_ln38_98' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4007 [1/1] (0.00ns)   --->   "%zext_ln55_156 = zext i11 %add_ln55_211" [src/conv1.cpp:55]   --->   Operation 4007 'zext' 'zext_ln55_156' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4008 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1442 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln55_156" [src/conv1.cpp:55]   --->   Operation 4008 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1442' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4009 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1451 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %zext_ln55_156" [src/conv1.cpp:55]   --->   Operation 4009 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1451' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4010 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1460 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln55_156" [src/conv1.cpp:55]   --->   Operation 4010 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1460' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4011 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_114 = add i35 %shl_ln55_112, i35 %mul_ln55_136" [src/conv1.cpp:55]   --->   Operation 4011 'add' 'add_ln55_114' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4012 [1/1] (0.00ns)   --->   "%tmp_274 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_114, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 4012 'partselect' 'tmp_274' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4013 [1/1] (0.00ns)   --->   "%sext_ln58_41 = sext i32 %add_ln58_19" [src/conv1.cpp:58]   --->   Operation 4013 'sext' 'sext_ln58_41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4014 [1/1] (0.00ns)   --->   "%sext_ln58_42 = sext i32 %tmp_274" [src/conv1.cpp:58]   --->   Operation 4014 'sext' 'sext_ln58_42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4015 [1/1] (1.01ns)   --->   "%sub_ln58_20 = sub i33 0, i33 %sext_ln58_41" [src/conv1.cpp:58]   --->   Operation 4015 'sub' 'sub_ln58_20' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4016 [1/1] (1.01ns)   --->   "%icmp_ln58_20 = icmp_eq  i33 %sext_ln58_42, i33 %sub_ln58_20" [src/conv1.cpp:58]   --->   Operation 4016 'icmp' 'icmp_ln58_20' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4017 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_20, void %if.end.i.i.6, void %if.then.i.i.6" [src/conv1.cpp:58]   --->   Operation 4017 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4018 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_187, void %V32.i.i24.i.i103.case.01026, void %V32.i.i24.i.i103.case.11027" [src/conv1.cpp:58]   --->   Operation 4018 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_20)> <Delay = 0.00>
ST_53 : Operation 4019 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:58]   --->   Operation 4019 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp_187 & icmp_ln58_20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_53 : Operation 4020 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit1025" [src/conv1.cpp:58]   --->   Operation 4020 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp_187 & icmp_ln58_20)> <Delay = 0.00>
ST_53 : Operation 4021 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7" [src/conv1.cpp:58]   --->   Operation 4021 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp_187 & icmp_ln58_20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_53 : Operation 4022 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit1025" [src/conv1.cpp:58]   --->   Operation 4022 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp_187 & icmp_ln58_20)> <Delay = 0.00>
ST_53 : Operation 4023 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i.6" [src/conv1.cpp:58]   --->   Operation 4023 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_20)> <Delay = 0.00>
ST_53 : Operation 4024 [1/1] (1.01ns)   --->   "%add_ln58_20 = add i32 %tmp_274, i32 %add_ln58_19" [src/conv1.cpp:58]   --->   Operation 4024 'add' 'add_ln58_20' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4025 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_187, void %V32.i.i24.i.i103.case.0899, void %V32.i.i24.i.i103.case.1900" [src/conv1.cpp:58]   --->   Operation 4025 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4026 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_115)   --->   "%mul_ln55_138 = mul i35 %sext_ln55_98, i35 %sext_ln38_88" [src/conv1.cpp:55]   --->   Operation 4026 'mul' 'mul_ln55_138' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4027 [1/1] (0.00ns)   --->   "%sext_ln55_99 = sext i24 %tmp_205" [src/conv1.cpp:55]   --->   Operation 4027 'sext' 'sext_ln55_99' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4028 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_116)   --->   "%mul_ln55_139 = mul i35 %sext_ln55_99, i35 %sext_ln38_89" [src/conv1.cpp:55]   --->   Operation 4028 'mul' 'mul_ln55_139' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4029 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_123)   --->   "%mul_ln55_147 = mul i35 %sext_ln55_107, i35 %sext_ln38_97" [src/conv1.cpp:55]   --->   Operation 4029 'mul' 'mul_ln55_147' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4030 [1/1] (0.00ns)   --->   "%sext_ln55_108 = sext i24 %tmp_214" [src/conv1.cpp:55]   --->   Operation 4030 'sext' 'sext_ln55_108' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 4031 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_124)   --->   "%mul_ln55_148 = mul i35 %sext_ln55_108, i35 %sext_ln38_98" [src/conv1.cpp:55]   --->   Operation 4031 'mul' 'mul_ln55_148' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4032 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_510 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1382" [src/conv1.cpp:55]   --->   Operation 4032 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_510' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_53 : Operation 4033 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_511 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1391" [src/conv1.cpp:55]   --->   Operation 4033 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_511' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_53 : Operation 4034 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_512 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1400" [src/conv1.cpp:55]   --->   Operation 4034 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_512' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_53 : Operation 4035 [1/1] (0.47ns)   --->   "%tmp_218 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_510, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_511, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_512, i2 %trunc_ln55_6" [src/conv1.cpp:55]   --->   Operation 4035 'mux' 'tmp_218' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4036 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_513 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1412" [src/conv1.cpp:55]   --->   Operation 4036 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_513' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_53 : Operation 4037 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_514 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1421" [src/conv1.cpp:55]   --->   Operation 4037 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_514' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_53 : Operation 4038 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_515 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1430" [src/conv1.cpp:55]   --->   Operation 4038 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_515' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_53 : Operation 4039 [1/1] (0.47ns)   --->   "%tmp_219 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_513, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_514, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_515, i2 %trunc_ln55_7" [src/conv1.cpp:55]   --->   Operation 4039 'mux' 'tmp_219' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4040 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_516 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1442" [src/conv1.cpp:55]   --->   Operation 4040 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_516' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_53 : Operation 4041 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_517 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1451" [src/conv1.cpp:55]   --->   Operation 4041 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_517' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_53 : Operation 4042 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_518 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1460" [src/conv1.cpp:55]   --->   Operation 4042 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_518' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 54 <SV = 53> <Delay = 3.61>
ST_54 : Operation 4043 [1/1] (0.00ns)   --->   "%sext_ln38_87 = sext i12 %select_ln38_70" [src/conv1.cpp:38]   --->   Operation 4043 'sext' 'sext_ln38_87' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4044 [1/1] (0.00ns)   --->   "%sext_ln38_90 = sext i12 %select_ln38_73" [src/conv1.cpp:38]   --->   Operation 4044 'sext' 'sext_ln38_90' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4045 [1/1] (0.00ns)   --->   "%sext_ln38_96 = sext i12 %select_ln38_79" [src/conv1.cpp:38]   --->   Operation 4045 'sext' 'sext_ln38_96' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4046 [1/1] (0.00ns)   --->   "%sext_ln38_99 = sext i12 %select_ln38_82" [src/conv1.cpp:38]   --->   Operation 4046 'sext' 'sext_ln38_99' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4047 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %add_ln58_20, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:58]   --->   Operation 4047 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp_187)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_54 : Operation 4048 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit898" [src/conv1.cpp:58]   --->   Operation 4048 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp_187)> <Delay = 0.00>
ST_54 : Operation 4049 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %add_ln58_20, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7" [src/conv1.cpp:58]   --->   Operation 4049 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp_187)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_54 : Operation 4050 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit898" [src/conv1.cpp:58]   --->   Operation 4050 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp_187)> <Delay = 0.00>
ST_54 : Operation 4051 [1/1] (0.00ns)   --->   "%sext_ln55_97 = sext i24 %tmp_203" [src/conv1.cpp:55]   --->   Operation 4051 'sext' 'sext_ln55_97' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4052 [1/1] (2.96ns)   --->   "%mul_ln55_137 = mul i35 %sext_ln55_97, i35 %sext_ln38_87" [src/conv1.cpp:55]   --->   Operation 4052 'mul' 'mul_ln55_137' <Predicate = (!icmp_ln38)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4053 [1/1] (0.00ns)   --->   "%tmp_277 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln55_137, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 4053 'partselect' 'tmp_277' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4054 [1/1] (0.00ns)   --->   "%shl_ln55_113 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_277, i3 0" [src/conv1.cpp:55]   --->   Operation 4054 'bitconcatenate' 'shl_ln55_113' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4055 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_115)   --->   "%mul_ln55_138 = mul i35 %sext_ln55_98, i35 %sext_ln38_88" [src/conv1.cpp:55]   --->   Operation 4055 'mul' 'mul_ln55_138' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4056 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_115 = add i35 %shl_ln55_113, i35 %mul_ln55_138" [src/conv1.cpp:55]   --->   Operation 4056 'add' 'add_ln55_115' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4057 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_116)   --->   "%mul_ln55_139 = mul i35 %sext_ln55_99, i35 %sext_ln38_89" [src/conv1.cpp:55]   --->   Operation 4057 'mul' 'mul_ln55_139' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4058 [1/1] (0.00ns)   --->   "%sext_ln55_100 = sext i24 %tmp_206" [src/conv1.cpp:55]   --->   Operation 4058 'sext' 'sext_ln55_100' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4059 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_117)   --->   "%mul_ln55_140 = mul i35 %sext_ln55_100, i35 %sext_ln38_90" [src/conv1.cpp:55]   --->   Operation 4059 'mul' 'mul_ln55_140' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4060 [1/1] (0.00ns)   --->   "%sext_ln55_106 = sext i24 %tmp_212" [src/conv1.cpp:55]   --->   Operation 4060 'sext' 'sext_ln55_106' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4061 [1/1] (2.96ns)   --->   "%mul_ln55_146 = mul i35 %sext_ln55_106, i35 %sext_ln38_96" [src/conv1.cpp:55]   --->   Operation 4061 'mul' 'mul_ln55_146' <Predicate = (!icmp_ln38)> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4062 [1/1] (0.00ns)   --->   "%tmp_286 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln55_146, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 4062 'partselect' 'tmp_286' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4063 [1/1] (0.00ns)   --->   "%shl_ln55_121 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_286, i3 0" [src/conv1.cpp:55]   --->   Operation 4063 'bitconcatenate' 'shl_ln55_121' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4064 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_123)   --->   "%mul_ln55_147 = mul i35 %sext_ln55_107, i35 %sext_ln38_97" [src/conv1.cpp:55]   --->   Operation 4064 'mul' 'mul_ln55_147' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4065 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_123 = add i35 %shl_ln55_121, i35 %mul_ln55_147" [src/conv1.cpp:55]   --->   Operation 4065 'add' 'add_ln55_123' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4066 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_124)   --->   "%mul_ln55_148 = mul i35 %sext_ln55_108, i35 %sext_ln38_98" [src/conv1.cpp:55]   --->   Operation 4066 'mul' 'mul_ln55_148' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4067 [1/1] (0.00ns)   --->   "%sext_ln55_109 = sext i24 %tmp_215" [src/conv1.cpp:55]   --->   Operation 4067 'sext' 'sext_ln55_109' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 4068 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_125)   --->   "%mul_ln55_149 = mul i35 %sext_ln55_109, i35 %sext_ln38_99" [src/conv1.cpp:55]   --->   Operation 4068 'mul' 'mul_ln55_149' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4069 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_516 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1442" [src/conv1.cpp:55]   --->   Operation 4069 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_516' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_54 : Operation 4070 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_517 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1451" [src/conv1.cpp:55]   --->   Operation 4070 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_517' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_54 : Operation 4071 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_518 = load i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1460" [src/conv1.cpp:55]   --->   Operation 4071 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_518' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_54 : Operation 4072 [1/1] (0.47ns)   --->   "%tmp_220 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_516, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_517, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_518, i2 %trunc_ln55_8" [src/conv1.cpp:55]   --->   Operation 4072 'mux' 'tmp_220' <Predicate = (!icmp_ln38)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.29>
ST_55 : Operation 4073 [1/1] (0.00ns)   --->   "%sext_ln38_91 = sext i12 %select_ln38_74" [src/conv1.cpp:38]   --->   Operation 4073 'sext' 'sext_ln38_91' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_55 : Operation 4074 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_115 = add i35 %shl_ln55_113, i35 %mul_ln55_138" [src/conv1.cpp:55]   --->   Operation 4074 'add' 'add_ln55_115' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4075 [1/1] (0.00ns)   --->   "%tmp_278 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_115, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 4075 'partselect' 'tmp_278' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_55 : Operation 4076 [1/1] (0.00ns)   --->   "%shl_ln55_114 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_278, i3 0" [src/conv1.cpp:55]   --->   Operation 4076 'bitconcatenate' 'shl_ln55_114' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_55 : Operation 4077 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_116)   --->   "%mul_ln55_139 = mul i35 %sext_ln55_99, i35 %sext_ln38_89" [src/conv1.cpp:55]   --->   Operation 4077 'mul' 'mul_ln55_139' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4078 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_116 = add i35 %shl_ln55_114, i35 %mul_ln55_139" [src/conv1.cpp:55]   --->   Operation 4078 'add' 'add_ln55_116' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4079 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_117)   --->   "%mul_ln55_140 = mul i35 %sext_ln55_100, i35 %sext_ln38_90" [src/conv1.cpp:55]   --->   Operation 4079 'mul' 'mul_ln55_140' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4080 [1/1] (0.00ns)   --->   "%sext_ln55_101 = sext i24 %tmp_207" [src/conv1.cpp:55]   --->   Operation 4080 'sext' 'sext_ln55_101' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_55 : Operation 4081 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_118)   --->   "%mul_ln55_141 = mul i35 %sext_ln55_101, i35 %sext_ln38_91" [src/conv1.cpp:55]   --->   Operation 4081 'mul' 'mul_ln55_141' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4082 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_123 = add i35 %shl_ln55_121, i35 %mul_ln55_147" [src/conv1.cpp:55]   --->   Operation 4082 'add' 'add_ln55_123' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4083 [1/1] (0.00ns)   --->   "%tmp_287 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_123, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 4083 'partselect' 'tmp_287' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_55 : Operation 4084 [1/1] (0.00ns)   --->   "%shl_ln55_122 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_287, i3 0" [src/conv1.cpp:55]   --->   Operation 4084 'bitconcatenate' 'shl_ln55_122' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_55 : Operation 4085 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_124)   --->   "%mul_ln55_148 = mul i35 %sext_ln55_108, i35 %sext_ln38_98" [src/conv1.cpp:55]   --->   Operation 4085 'mul' 'mul_ln55_148' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4086 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_124 = add i35 %shl_ln55_122, i35 %mul_ln55_148" [src/conv1.cpp:55]   --->   Operation 4086 'add' 'add_ln55_124' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4087 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_125)   --->   "%mul_ln55_149 = mul i35 %sext_ln55_109, i35 %sext_ln38_99" [src/conv1.cpp:55]   --->   Operation 4087 'mul' 'mul_ln55_149' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 56 <SV = 55> <Delay = 1.29>
ST_56 : Operation 4088 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_116 = add i35 %shl_ln55_114, i35 %mul_ln55_139" [src/conv1.cpp:55]   --->   Operation 4088 'add' 'add_ln55_116' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4089 [1/1] (0.00ns)   --->   "%tmp_279 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_116, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 4089 'partselect' 'tmp_279' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 4090 [1/1] (0.00ns)   --->   "%shl_ln55_115 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_279, i3 0" [src/conv1.cpp:55]   --->   Operation 4090 'bitconcatenate' 'shl_ln55_115' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 4091 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_117)   --->   "%mul_ln55_140 = mul i35 %sext_ln55_100, i35 %sext_ln38_90" [src/conv1.cpp:55]   --->   Operation 4091 'mul' 'mul_ln55_140' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4092 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_117 = add i35 %shl_ln55_115, i35 %mul_ln55_140" [src/conv1.cpp:55]   --->   Operation 4092 'add' 'add_ln55_117' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4093 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_118)   --->   "%mul_ln55_141 = mul i35 %sext_ln55_101, i35 %sext_ln38_91" [src/conv1.cpp:55]   --->   Operation 4093 'mul' 'mul_ln55_141' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4094 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_124 = add i35 %shl_ln55_122, i35 %mul_ln55_148" [src/conv1.cpp:55]   --->   Operation 4094 'add' 'add_ln55_124' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4095 [1/1] (0.00ns)   --->   "%tmp_288 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_124, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 4095 'partselect' 'tmp_288' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 4096 [1/1] (0.00ns)   --->   "%shl_ln55_123 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_288, i3 0" [src/conv1.cpp:55]   --->   Operation 4096 'bitconcatenate' 'shl_ln55_123' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 4097 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_125)   --->   "%mul_ln55_149 = mul i35 %sext_ln55_109, i35 %sext_ln38_99" [src/conv1.cpp:55]   --->   Operation 4097 'mul' 'mul_ln55_149' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4098 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_125 = add i35 %shl_ln55_123, i35 %mul_ln55_149" [src/conv1.cpp:55]   --->   Operation 4098 'add' 'add_ln55_125' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 57 <SV = 56> <Delay = 1.29>
ST_57 : Operation 4099 [1/1] (0.00ns)   --->   "%sext_ln38_92 = sext i12 %select_ln38_75" [src/conv1.cpp:38]   --->   Operation 4099 'sext' 'sext_ln38_92' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_57 : Operation 4100 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_117 = add i35 %shl_ln55_115, i35 %mul_ln55_140" [src/conv1.cpp:55]   --->   Operation 4100 'add' 'add_ln55_117' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 4101 [1/1] (0.00ns)   --->   "%tmp_280 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_117, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 4101 'partselect' 'tmp_280' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_57 : Operation 4102 [1/1] (0.00ns)   --->   "%shl_ln55_116 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_280, i3 0" [src/conv1.cpp:55]   --->   Operation 4102 'bitconcatenate' 'shl_ln55_116' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_57 : Operation 4103 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_118)   --->   "%mul_ln55_141 = mul i35 %sext_ln55_101, i35 %sext_ln38_91" [src/conv1.cpp:55]   --->   Operation 4103 'mul' 'mul_ln55_141' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 4104 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_118 = add i35 %shl_ln55_116, i35 %mul_ln55_141" [src/conv1.cpp:55]   --->   Operation 4104 'add' 'add_ln55_118' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 4105 [1/1] (0.00ns)   --->   "%sext_ln55_102 = sext i24 %tmp_208" [src/conv1.cpp:55]   --->   Operation 4105 'sext' 'sext_ln55_102' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_57 : Operation 4106 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_119)   --->   "%mul_ln55_142 = mul i35 %sext_ln55_102, i35 %sext_ln38_92" [src/conv1.cpp:55]   --->   Operation 4106 'mul' 'mul_ln55_142' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 4107 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_125 = add i35 %shl_ln55_123, i35 %mul_ln55_149" [src/conv1.cpp:55]   --->   Operation 4107 'add' 'add_ln55_125' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 4108 [1/1] (0.00ns)   --->   "%tmp_289 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_125, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 4108 'partselect' 'tmp_289' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 58 <SV = 57> <Delay = 0.99>
ST_58 : Operation 4109 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_118 = add i35 %shl_ln55_116, i35 %mul_ln55_141" [src/conv1.cpp:55]   --->   Operation 4109 'add' 'add_ln55_118' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 4110 [1/1] (0.00ns)   --->   "%tmp_281 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_118, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 4110 'partselect' 'tmp_281' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_58 : Operation 4111 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_119)   --->   "%mul_ln55_142 = mul i35 %sext_ln55_102, i35 %sext_ln38_92" [src/conv1.cpp:55]   --->   Operation 4111 'mul' 'mul_ln55_142' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 58> <Delay = 0.99>
ST_59 : Operation 4112 [1/1] (0.00ns)   --->   "%sext_ln38_100 = sext i12 %select_ln38_83" [src/conv1.cpp:38]   --->   Operation 4112 'sext' 'sext_ln38_100' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_59 : Operation 4113 [1/1] (0.00ns)   --->   "%shl_ln55_117 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_281, i3 0" [src/conv1.cpp:55]   --->   Operation 4113 'bitconcatenate' 'shl_ln55_117' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_59 : Operation 4114 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_119)   --->   "%mul_ln55_142 = mul i35 %sext_ln55_102, i35 %sext_ln38_92" [src/conv1.cpp:55]   --->   Operation 4114 'mul' 'mul_ln55_142' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 4115 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_119 = add i35 %shl_ln55_117, i35 %mul_ln55_142" [src/conv1.cpp:55]   --->   Operation 4115 'add' 'add_ln55_119' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 4116 [1/1] (0.00ns)   --->   "%sext_ln55_110 = sext i24 %tmp_216" [src/conv1.cpp:55]   --->   Operation 4116 'sext' 'sext_ln55_110' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_59 : Operation 4117 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_126)   --->   "%mul_ln55_150 = mul i35 %sext_ln55_110, i35 %sext_ln38_100" [src/conv1.cpp:55]   --->   Operation 4117 'mul' 'mul_ln55_150' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 60 <SV = 59> <Delay = 0.99>
ST_60 : Operation 4118 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_119 = add i35 %shl_ln55_117, i35 %mul_ln55_142" [src/conv1.cpp:55]   --->   Operation 4118 'add' 'add_ln55_119' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 4119 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_119, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 4119 'partselect' 'tmp_282' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_60 : Operation 4120 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_126)   --->   "%mul_ln55_150 = mul i35 %sext_ln55_110, i35 %sext_ln38_100" [src/conv1.cpp:55]   --->   Operation 4120 'mul' 'mul_ln55_150' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 61 <SV = 60> <Delay = 0.64>
ST_61 : Operation 4121 [1/1] (0.00ns)   --->   "%shl_ln55_124 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_289, i3 0" [src/conv1.cpp:55]   --->   Operation 4121 'bitconcatenate' 'shl_ln55_124' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_61 : Operation 4122 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_126)   --->   "%mul_ln55_150 = mul i35 %sext_ln55_110, i35 %sext_ln38_100" [src/conv1.cpp:55]   --->   Operation 4122 'mul' 'mul_ln55_150' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 4123 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_126 = add i35 %shl_ln55_124, i35 %mul_ln55_150" [src/conv1.cpp:55]   --->   Operation 4123 'add' 'add_ln55_126' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 62 <SV = 61> <Delay = 0.99>
ST_62 : Operation 4124 [1/1] (0.00ns)   --->   "%sext_ln38_93 = sext i12 %select_ln38_76" [src/conv1.cpp:38]   --->   Operation 4124 'sext' 'sext_ln38_93' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_62 : Operation 4125 [1/1] (0.00ns)   --->   "%sext_ln55_103 = sext i24 %tmp_209" [src/conv1.cpp:55]   --->   Operation 4125 'sext' 'sext_ln55_103' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_62 : Operation 4126 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_120)   --->   "%mul_ln55_143 = mul i35 %sext_ln55_103, i35 %sext_ln38_93" [src/conv1.cpp:55]   --->   Operation 4126 'mul' 'mul_ln55_143' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 4127 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_126 = add i35 %shl_ln55_124, i35 %mul_ln55_150" [src/conv1.cpp:55]   --->   Operation 4127 'add' 'add_ln55_126' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 4128 [1/1] (0.00ns)   --->   "%tmp_290 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_126, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 4128 'partselect' 'tmp_290' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 63 <SV = 62> <Delay = 0.99>
ST_63 : Operation 4129 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_120)   --->   "%mul_ln55_143 = mul i35 %sext_ln55_103, i35 %sext_ln38_93" [src/conv1.cpp:55]   --->   Operation 4129 'mul' 'mul_ln55_143' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 64 <SV = 63> <Delay = 0.64>
ST_64 : Operation 4130 [1/1] (0.00ns)   --->   "%shl_ln55_118 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_282, i3 0" [src/conv1.cpp:55]   --->   Operation 4130 'bitconcatenate' 'shl_ln55_118' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_64 : Operation 4131 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_120)   --->   "%mul_ln55_143 = mul i35 %sext_ln55_103, i35 %sext_ln38_93" [src/conv1.cpp:55]   --->   Operation 4131 'mul' 'mul_ln55_143' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 4132 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_120 = add i35 %shl_ln55_118, i35 %mul_ln55_143" [src/conv1.cpp:55]   --->   Operation 4132 'add' 'add_ln55_120' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 65 <SV = 64> <Delay = 0.64>
ST_65 : Operation 4133 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_120 = add i35 %shl_ln55_118, i35 %mul_ln55_143" [src/conv1.cpp:55]   --->   Operation 4133 'add' 'add_ln55_120' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 4134 [1/1] (0.00ns)   --->   "%tmp_284 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_120, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 4134 'partselect' 'tmp_284' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 66 <SV = 65> <Delay = 0.00>

State 67 <SV = 66> <Delay = 0.99>
ST_67 : Operation 4135 [1/1] (0.00ns)   --->   "%sext_ln38_101 = sext i12 %select_ln38_84" [src/conv1.cpp:38]   --->   Operation 4135 'sext' 'sext_ln38_101' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_67 : Operation 4136 [1/1] (0.00ns)   --->   "%sext_ln55_111 = sext i24 %tmp_217" [src/conv1.cpp:55]   --->   Operation 4136 'sext' 'sext_ln55_111' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_67 : Operation 4137 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_127)   --->   "%mul_ln55_151 = mul i35 %sext_ln55_111, i35 %sext_ln38_101" [src/conv1.cpp:55]   --->   Operation 4137 'mul' 'mul_ln55_151' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 68 <SV = 67> <Delay = 0.99>
ST_68 : Operation 4138 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_127)   --->   "%mul_ln55_151 = mul i35 %sext_ln55_111, i35 %sext_ln38_101" [src/conv1.cpp:55]   --->   Operation 4138 'mul' 'mul_ln55_151' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 69 <SV = 68> <Delay = 0.64>
ST_69 : Operation 4139 [1/1] (0.00ns)   --->   "%shl_ln55_125 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_290, i3 0" [src/conv1.cpp:55]   --->   Operation 4139 'bitconcatenate' 'shl_ln55_125' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_69 : Operation 4140 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_127)   --->   "%mul_ln55_151 = mul i35 %sext_ln55_111, i35 %sext_ln38_101" [src/conv1.cpp:55]   --->   Operation 4140 'mul' 'mul_ln55_151' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 4141 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_127 = add i35 %shl_ln55_125, i35 %mul_ln55_151" [src/conv1.cpp:55]   --->   Operation 4141 'add' 'add_ln55_127' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 70 <SV = 69> <Delay = 0.64>
ST_70 : Operation 4142 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_127 = add i35 %shl_ln55_125, i35 %mul_ln55_151" [src/conv1.cpp:55]   --->   Operation 4142 'add' 'add_ln55_127' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 4143 [1/1] (0.00ns)   --->   "%tmp_291 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_127, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 4143 'partselect' 'tmp_291' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 71 <SV = 70> <Delay = 0.99>
ST_71 : Operation 4144 [1/1] (0.00ns)   --->   "%sext_ln38_94 = sext i12 %select_ln38_77" [src/conv1.cpp:38]   --->   Operation 4144 'sext' 'sext_ln38_94' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_71 : Operation 4145 [1/1] (0.00ns)   --->   "%sext_ln55_104 = sext i24 %tmp_210" [src/conv1.cpp:55]   --->   Operation 4145 'sext' 'sext_ln55_104' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_71 : Operation 4146 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_121)   --->   "%mul_ln55_144 = mul i35 %sext_ln55_104, i35 %sext_ln38_94" [src/conv1.cpp:55]   --->   Operation 4146 'mul' 'mul_ln55_144' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 71> <Delay = 0.99>
ST_72 : Operation 4147 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_121)   --->   "%mul_ln55_144 = mul i35 %sext_ln55_104, i35 %sext_ln38_94" [src/conv1.cpp:55]   --->   Operation 4147 'mul' 'mul_ln55_144' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 73 <SV = 72> <Delay = 0.64>
ST_73 : Operation 4148 [1/1] (0.00ns)   --->   "%shl_ln55_119 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_284, i3 0" [src/conv1.cpp:55]   --->   Operation 4148 'bitconcatenate' 'shl_ln55_119' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_73 : Operation 4149 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_121)   --->   "%mul_ln55_144 = mul i35 %sext_ln55_104, i35 %sext_ln38_94" [src/conv1.cpp:55]   --->   Operation 4149 'mul' 'mul_ln55_144' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 4150 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_121 = add i35 %shl_ln55_119, i35 %mul_ln55_144" [src/conv1.cpp:55]   --->   Operation 4150 'add' 'add_ln55_121' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 74 <SV = 73> <Delay = 0.64>
ST_74 : Operation 4151 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_121 = add i35 %shl_ln55_119, i35 %mul_ln55_144" [src/conv1.cpp:55]   --->   Operation 4151 'add' 'add_ln55_121' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 4152 [1/1] (0.00ns)   --->   "%tmp_285 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_121, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 4152 'partselect' 'tmp_285' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 75 <SV = 74> <Delay = 0.00>

State 76 <SV = 75> <Delay = 0.99>
ST_76 : Operation 4153 [1/1] (0.00ns)   --->   "%sext_ln38_102 = sext i12 %select_ln38_85" [src/conv1.cpp:38]   --->   Operation 4153 'sext' 'sext_ln38_102' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_76 : Operation 4154 [1/1] (0.00ns)   --->   "%sext_ln55_112 = sext i24 %tmp_218" [src/conv1.cpp:55]   --->   Operation 4154 'sext' 'sext_ln55_112' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_76 : Operation 4155 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_128)   --->   "%mul_ln55_152 = mul i35 %sext_ln55_112, i35 %sext_ln38_102" [src/conv1.cpp:55]   --->   Operation 4155 'mul' 'mul_ln55_152' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 77 <SV = 76> <Delay = 0.99>
ST_77 : Operation 4156 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_128)   --->   "%mul_ln55_152 = mul i35 %sext_ln55_112, i35 %sext_ln38_102" [src/conv1.cpp:55]   --->   Operation 4156 'mul' 'mul_ln55_152' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 78 <SV = 77> <Delay = 0.64>
ST_78 : Operation 4157 [1/1] (0.00ns)   --->   "%shl_ln55_126 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_291, i3 0" [src/conv1.cpp:55]   --->   Operation 4157 'bitconcatenate' 'shl_ln55_126' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_78 : Operation 4158 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_128)   --->   "%mul_ln55_152 = mul i35 %sext_ln55_112, i35 %sext_ln38_102" [src/conv1.cpp:55]   --->   Operation 4158 'mul' 'mul_ln55_152' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4159 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_128 = add i35 %shl_ln55_126, i35 %mul_ln55_152" [src/conv1.cpp:55]   --->   Operation 4159 'add' 'add_ln55_128' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 78> <Delay = 0.64>
ST_79 : Operation 4160 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_128 = add i35 %shl_ln55_126, i35 %mul_ln55_152" [src/conv1.cpp:55]   --->   Operation 4160 'add' 'add_ln55_128' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4161 [1/1] (0.00ns)   --->   "%tmp_293 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_128, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 4161 'partselect' 'tmp_293' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 80 <SV = 79> <Delay = 0.99>
ST_80 : Operation 4162 [1/1] (0.00ns)   --->   "%sext_ln38_95 = sext i12 %select_ln38_78" [src/conv1.cpp:38]   --->   Operation 4162 'sext' 'sext_ln38_95' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_80 : Operation 4163 [1/1] (0.00ns)   --->   "%sext_ln55_105 = sext i24 %tmp_211" [src/conv1.cpp:55]   --->   Operation 4163 'sext' 'sext_ln55_105' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_80 : Operation 4164 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_122)   --->   "%mul_ln55_145 = mul i35 %sext_ln55_105, i35 %sext_ln38_95" [src/conv1.cpp:55]   --->   Operation 4164 'mul' 'mul_ln55_145' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 81 <SV = 80> <Delay = 0.99>
ST_81 : Operation 4165 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_122)   --->   "%mul_ln55_145 = mul i35 %sext_ln55_105, i35 %sext_ln38_95" [src/conv1.cpp:55]   --->   Operation 4165 'mul' 'mul_ln55_145' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 82 <SV = 81> <Delay = 0.64>
ST_82 : Operation 4166 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_122)   --->   "%mul_ln55_145 = mul i35 %sext_ln55_105, i35 %sext_ln38_95" [src/conv1.cpp:55]   --->   Operation 4166 'mul' 'mul_ln55_145' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 4167 [1/1] (0.00ns)   --->   "%shl_ln55_120 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_285, i3 0" [src/conv1.cpp:55]   --->   Operation 4167 'bitconcatenate' 'shl_ln55_120' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_82 : Operation 4168 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_122 = add i35 %shl_ln55_120, i35 %mul_ln55_145" [src/conv1.cpp:55]   --->   Operation 4168 'add' 'add_ln55_122' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 83 <SV = 82> <Delay = 3.27>
ST_83 : Operation 4169 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_122 = add i35 %shl_ln55_120, i35 %mul_ln55_145" [src/conv1.cpp:55]   --->   Operation 4169 'add' 'add_ln55_122' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 4170 [1/1] (0.00ns)   --->   "%tmp_283 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_122, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 4170 'partselect' 'tmp_283' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_83 : Operation 4171 [1/1] (0.00ns)   --->   "%sext_ln58_43 = sext i32 %add_ln58_20" [src/conv1.cpp:58]   --->   Operation 4171 'sext' 'sext_ln58_43' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_83 : Operation 4172 [1/1] (0.00ns)   --->   "%sext_ln58_44 = sext i32 %tmp_283" [src/conv1.cpp:58]   --->   Operation 4172 'sext' 'sext_ln58_44' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_83 : Operation 4173 [1/1] (1.01ns)   --->   "%sub_ln58_21 = sub i33 0, i33 %sext_ln58_43" [src/conv1.cpp:58]   --->   Operation 4173 'sub' 'sub_ln58_21' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4174 [1/1] (1.01ns)   --->   "%icmp_ln58_21 = icmp_eq  i33 %sext_ln58_44, i33 %sub_ln58_21" [src/conv1.cpp:58]   --->   Operation 4174 'icmp' 'icmp_ln58_21' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4175 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_21, void %if.end.i.i.7, void %if.then.i.i.7" [src/conv1.cpp:58]   --->   Operation 4175 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_83 : Operation 4176 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_187, void %V32.i.i24.i.i103.case.01023, void %V32.i.i24.i.i103.case.11024" [src/conv1.cpp:58]   --->   Operation 4176 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_21)> <Delay = 0.00>
ST_83 : Operation 4177 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:58]   --->   Operation 4177 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp_187 & icmp_ln58_21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_83 : Operation 4178 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit1022" [src/conv1.cpp:58]   --->   Operation 4178 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp_187 & icmp_ln58_21)> <Delay = 0.00>
ST_83 : Operation 4179 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7" [src/conv1.cpp:58]   --->   Operation 4179 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp_187 & icmp_ln58_21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_83 : Operation 4180 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit1022" [src/conv1.cpp:58]   --->   Operation 4180 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp_187 & icmp_ln58_21)> <Delay = 0.00>
ST_83 : Operation 4181 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i.7" [src/conv1.cpp:58]   --->   Operation 4181 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_21)> <Delay = 0.00>
ST_83 : Operation 4182 [1/1] (1.01ns)   --->   "%add_ln58_21 = add i32 %tmp_283, i32 %add_ln58_20" [src/conv1.cpp:58]   --->   Operation 4182 'add' 'add_ln58_21' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4183 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_187, void %V32.i.i24.i.i103.case.0956, void %V32.i.i24.i.i103.case.1957" [src/conv1.cpp:58]   --->   Operation 4183 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 84 <SV = 83> <Delay = 0.99>
ST_84 : Operation 4184 [1/1] (0.00ns)   --->   "%sext_ln38_103 = sext i12 %select_ln38_86" [src/conv1.cpp:38]   --->   Operation 4184 'sext' 'sext_ln38_103' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4185 [1/1] (0.00ns)   --->   "%sext_ln55_113 = sext i24 %tmp_219" [src/conv1.cpp:55]   --->   Operation 4185 'sext' 'sext_ln55_113' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4186 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_129)   --->   "%mul_ln55_153 = mul i35 %sext_ln55_113, i35 %sext_ln38_103" [src/conv1.cpp:55]   --->   Operation 4186 'mul' 'mul_ln55_153' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 85 <SV = 84> <Delay = 1.23>
ST_85 : Operation 4187 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_ROW_COL_str"   --->   Operation 4187 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4188 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30600, i64 30600, i64 30600"   --->   Operation 4188 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4189 [1/1] (0.00ns)   --->   "%sext_ln38_104 = sext i12 %select_ln38_87" [src/conv1.cpp:38]   --->   Operation 4189 'sext' 'sext_ln38_104' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4190 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 4190 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4191 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [src/conv1.cpp:44]   --->   Operation 4191 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4192 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/conv1.cpp:42]   --->   Operation 4192 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4193 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %add_ln58_21, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:58]   --->   Operation 4193 'store' 'store_ln58' <Predicate = (!tmp_187)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_85 : Operation 4194 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit955" [src/conv1.cpp:58]   --->   Operation 4194 'br' 'br_ln58' <Predicate = (!tmp_187)> <Delay = 0.00>
ST_85 : Operation 4195 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %add_ln58_21, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7" [src/conv1.cpp:58]   --->   Operation 4195 'store' 'store_ln58' <Predicate = (tmp_187)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_85 : Operation 4196 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit955" [src/conv1.cpp:58]   --->   Operation 4196 'br' 'br_ln58' <Predicate = (tmp_187)> <Delay = 0.00>
ST_85 : Operation 4197 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_129)   --->   "%mul_ln55_153 = mul i35 %sext_ln55_113, i35 %sext_ln38_103" [src/conv1.cpp:55]   --->   Operation 4197 'mul' 'mul_ln55_153' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 4198 [1/1] (0.00ns)   --->   "%sext_ln55_114 = sext i24 %tmp_220" [src/conv1.cpp:55]   --->   Operation 4198 'sext' 'sext_ln55_114' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4199 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_130)   --->   "%mul_ln55_154 = mul i35 %sext_ln55_114, i35 %sext_ln38_104" [src/conv1.cpp:55]   --->   Operation 4199 'mul' 'mul_ln55_154' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 86 <SV = 85> <Delay = 0.99>
ST_86 : Operation 4200 [1/1] (0.00ns)   --->   "%shl_ln55_127 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_293, i3 0" [src/conv1.cpp:55]   --->   Operation 4200 'bitconcatenate' 'shl_ln55_127' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4201 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_129)   --->   "%mul_ln55_153 = mul i35 %sext_ln55_113, i35 %sext_ln38_103" [src/conv1.cpp:55]   --->   Operation 4201 'mul' 'mul_ln55_153' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 4202 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_129 = add i35 %shl_ln55_127, i35 %mul_ln55_153" [src/conv1.cpp:55]   --->   Operation 4202 'add' 'add_ln55_129' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 4203 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_130)   --->   "%mul_ln55_154 = mul i35 %sext_ln55_114, i35 %sext_ln38_104" [src/conv1.cpp:55]   --->   Operation 4203 'mul' 'mul_ln55_154' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 87 <SV = 86> <Delay = 1.29>
ST_87 : Operation 4204 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_129 = add i35 %shl_ln55_127, i35 %mul_ln55_153" [src/conv1.cpp:55]   --->   Operation 4204 'add' 'add_ln55_129' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 4205 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_130)   --->   "%mul_ln55_154 = mul i35 %sext_ln55_114, i35 %sext_ln38_104" [src/conv1.cpp:55]   --->   Operation 4205 'mul' 'mul_ln55_154' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 4206 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_129, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 4206 'partselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4207 [1/1] (0.00ns)   --->   "%shl_ln55_128 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_294, i3 0" [src/conv1.cpp:55]   --->   Operation 4207 'bitconcatenate' 'shl_ln55_128' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4208 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_130 = add i35 %shl_ln55_128, i35 %mul_ln55_154" [src/conv1.cpp:55]   --->   Operation 4208 'add' 'add_ln55_130' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 88 <SV = 87> <Delay = 3.27>
ST_88 : Operation 4209 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_130 = add i35 %shl_ln55_128, i35 %mul_ln55_154" [src/conv1.cpp:55]   --->   Operation 4209 'add' 'add_ln55_130' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 4210 [1/1] (0.00ns)   --->   "%tmp_292 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %add_ln55_130, i32 3, i32 34" [src/conv1.cpp:55]   --->   Operation 4210 'partselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4211 [1/1] (0.00ns)   --->   "%sext_ln58_45 = sext i32 %add_ln58_21" [src/conv1.cpp:58]   --->   Operation 4211 'sext' 'sext_ln58_45' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4212 [1/1] (0.00ns)   --->   "%sext_ln58_46 = sext i32 %tmp_292" [src/conv1.cpp:58]   --->   Operation 4212 'sext' 'sext_ln58_46' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4213 [1/1] (1.01ns)   --->   "%sub_ln58_22 = sub i33 0, i33 %sext_ln58_45" [src/conv1.cpp:58]   --->   Operation 4213 'sub' 'sub_ln58_22' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4214 [1/1] (1.01ns)   --->   "%icmp_ln58_22 = icmp_eq  i33 %sext_ln58_46, i33 %sub_ln58_22" [src/conv1.cpp:58]   --->   Operation 4214 'icmp' 'icmp_ln58_22' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4215 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_22, void %if.end.i.i.8, void %if.then.i.i.8" [src/conv1.cpp:58]   --->   Operation 4215 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4216 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_187, void %V32.i.i24.i.i103.case.01020, void %V32.i.i24.i.i103.case.11021" [src/conv1.cpp:58]   --->   Operation 4216 'br' 'br_ln58' <Predicate = (icmp_ln58_22)> <Delay = 0.00>
ST_88 : Operation 4217 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:58]   --->   Operation 4217 'store' 'store_ln58' <Predicate = (!tmp_187 & icmp_ln58_22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_88 : Operation 4218 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit1019" [src/conv1.cpp:58]   --->   Operation 4218 'br' 'br_ln58' <Predicate = (!tmp_187 & icmp_ln58_22)> <Delay = 0.00>
ST_88 : Operation 4219 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7" [src/conv1.cpp:58]   --->   Operation 4219 'store' 'store_ln58' <Predicate = (tmp_187 & icmp_ln58_22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_88 : Operation 4220 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit1019" [src/conv1.cpp:58]   --->   Operation 4220 'br' 'br_ln58' <Predicate = (tmp_187 & icmp_ln58_22)> <Delay = 0.00>
ST_88 : Operation 4221 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i.8" [src/conv1.cpp:58]   --->   Operation 4221 'br' 'br_ln58' <Predicate = (icmp_ln58_22)> <Delay = 0.00>
ST_88 : Operation 4222 [1/1] (1.01ns)   --->   "%add_ln58_22 = add i32 %tmp_292, i32 %add_ln58_21" [src/conv1.cpp:58]   --->   Operation 4222 'add' 'add_ln58_22' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4223 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_187, void %V32.i.i24.i.i103.case.01013, void %V32.i.i24.i.i103.case.11014" [src/conv1.cpp:58]   --->   Operation 4223 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>

State 89 <SV = 88> <Delay = 1.23>
ST_89 : Operation 4224 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %add_ln58_22, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:58]   --->   Operation 4224 'store' 'store_ln58' <Predicate = (!tmp_187)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_89 : Operation 4225 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit1012" [src/conv1.cpp:58]   --->   Operation 4225 'br' 'br_ln58' <Predicate = (!tmp_187)> <Delay = 0.00>
ST_89 : Operation 4226 [1/1] (1.23ns)   --->   "%store_ln58 = store i32 %add_ln58_22, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7" [src/conv1.cpp:58]   --->   Operation 4226 'store' 'store_ln58' <Predicate = (tmp_187)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_89 : Operation 4227 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i24.i.i103.exit1012" [src/conv1.cpp:58]   --->   Operation 4227 'br' 'br_ln58' <Predicate = (tmp_187)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten307') [13]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten307' [17]  (0.427 ns)

 <State 2>: 4.530ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load', src/conv1.cpp:41) on local variable 'indvar_flatten' [25]  (0.000 ns)
	'icmp' operation ('icmp_ln41', src/conv1.cpp:41) [781]  (0.809 ns)
	'select' operation ('select_ln38', src/conv1.cpp:38) [782]  (0.391 ns)
	'add' operation ('indvars_iv_next321_dup', src/conv1.cpp:38) [1697]  (0.797 ns)
	'select' operation ('select_ln41_4', src/conv1.cpp:41) [1701]  (0.391 ns)
	'add' operation ('add_ln41_2', src/conv1.cpp:41) [1705]  (0.905 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6', src/conv1.cpp:41) [1795]  (0.000 ns)
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8', src/conv1.cpp:58) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1' [2285]  (1.237 ns)

 <State 3>: 2.880ns
The critical path consists of the following:
	'mul' operation ('mul_ln38_1', src/conv1.cpp:38) [789]  (1.230 ns)
	'mul' operation ('empty_313', src/conv1.cpp:38) [792]  (1.650 ns)

 <State 4>: 2.296ns
The critical path consists of the following:
	'add' operation ('add_ln53_9', src/conv1.cpp:53) [2104]  (0.765 ns)
	'urem' operation ('urem_ln55_6', src/conv1.cpp:55) [2105]  (1.531 ns)

 <State 5>: 2.838ns
The critical path consists of the following:
	'add' operation ('indvars_iv_next321') [765]  (0.797 ns)
	'select' operation ('select_ln38_88', src/conv1.cpp:38) [1686]  (0.000 ns)
	'select' operation ('select_ln41_5', src/conv1.cpp:41) [1708]  (0.391 ns)
	'mul' operation ('mul_ln55_156', src/conv1.cpp:55) [1710]  (1.650 ns)

 <State 6>: 2.140ns
The critical path consists of the following:
	'mul' operation ('mul_ln55_165', src/conv1.cpp:55) [1973]  (2.140 ns)

 <State 7>: 2.861ns
The critical path consists of the following:
	'add' operation ('empty_305', src/conv1.cpp:41) [766]  (0.797 ns)
	'select' operation ('select_ln38_89', src/conv1.cpp:38) [1687]  (0.000 ns)
	'select' operation ('select_ln41_6', src/conv1.cpp:41) [1712]  (0.414 ns)
	'mul' operation ('mul_ln55_157', src/conv1.cpp:41) [1714]  (1.650 ns)

 <State 8>: 2.861ns
The critical path consists of the following:
	'add' operation ('empty_306', src/conv1.cpp:41) [767]  (0.797 ns)
	'select' operation ('select_ln38_90', src/conv1.cpp:38) [1688]  (0.000 ns)
	'select' operation ('select_ln41_7', src/conv1.cpp:41) [1716]  (0.414 ns)
	'mul' operation ('mul_ln55_158', src/conv1.cpp:41) [1718]  (1.650 ns)

 <State 9>: 2.140ns
The critical path consists of the following:
	'mul' operation ('mul_ln55_168', src/conv1.cpp:55) [2153]  (2.140 ns)

 <State 10>: 2.861ns
The critical path consists of the following:
	'add' operation ('empty_307', src/conv1.cpp:41) [768]  (0.797 ns)
	'select' operation ('select_ln38_91', src/conv1.cpp:38) [1689]  (0.000 ns)
	'select' operation ('select_ln41_8', src/conv1.cpp:41) [1720]  (0.414 ns)
	'mul' operation ('mul_ln55_159', src/conv1.cpp:41) [1722]  (1.650 ns)

 <State 11>: 2.861ns
The critical path consists of the following:
	'add' operation ('empty_308', src/conv1.cpp:41) [769]  (0.797 ns)
	'select' operation ('select_ln38_92', src/conv1.cpp:38) [1690]  (0.000 ns)
	'select' operation ('select_ln41_9', src/conv1.cpp:41) [1724]  (0.414 ns)
	'mul' operation ('mul_ln55_160', src/conv1.cpp:41) [1726]  (1.650 ns)

 <State 12>: 2.861ns
The critical path consists of the following:
	'add' operation ('empty_310', src/conv1.cpp:41) [771]  (0.797 ns)
	'select' operation ('select_ln38_94', src/conv1.cpp:38) [1692]  (0.000 ns)
	'select' operation ('select_ln41_11', src/conv1.cpp:41) [1732]  (0.414 ns)
	'mul' operation ('mul_ln55_162', src/conv1.cpp:41) [1734]  (1.650 ns)

 <State 13>: 3.925ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', src/conv1.cpp:42) [1743]  (1.890 ns)
	'add' operation ('add_ln55_131', src/conv1.cpp:55) [1745]  (0.798 ns)
	'getelementptr' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1194', src/conv1.cpp:55) [1747]  (0.000 ns)
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1221', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [1798]  (1.237 ns)

 <State 14>: 4.680ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1221', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [1798]  (1.237 ns)
	'mux' operation ('tmp_128', src/conv1.cpp:55) [1801]  (0.476 ns)
	'mul' operation ('mul_ln55', src/conv1.cpp:55) [1803]  (2.967 ns)

 <State 15>: 3.567ns
The critical path consists of the following:
	'urem' operation ('urem_ln55_4', src/conv1.cpp:55) [1985]  (1.531 ns)
	'add' operation ('add_ln55_167', src/conv1.cpp:55) [1987]  (0.798 ns)
	'getelementptr' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1314', src/conv1.cpp:55) [1989]  (0.000 ns)
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1341', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2035]  (1.237 ns)

 <State 16>: 2.709ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1311', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [1975]  (1.237 ns)
	'mux' operation ('tmp_131', src/conv1.cpp:55) [1978]  (0.476 ns)
	'mul' operation of DSP[1983] ('mul_ln55_77', src/conv1.cpp:55) [1980]  (0.996 ns)

 <State 17>: 5.325ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_681', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2313]  (1.237 ns)
	'mux' operation ('tmp_140', src/conv1.cpp:55) [2316]  (0.476 ns)
	'mul' operation ('mul_ln55_83', src/conv1.cpp:55) [2318]  (2.967 ns)
	'add' operation of DSP[2327] ('add_ln55_67', src/conv1.cpp:55) [2327]  (0.645 ns)

 <State 18>: 2.709ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1371', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2095]  (1.237 ns)
	'mux' operation ('tmp_133', src/conv1.cpp:55) [2098]  (0.476 ns)
	'mul' operation of DSP[2103] ('mul_ln55_79', src/conv1.cpp:55) [2100]  (0.996 ns)

 <State 19>: 2.709ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_690', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2339]  (1.237 ns)
	'mux' operation ('tmp_143', src/conv1.cpp:55) [2342]  (0.476 ns)
	'mul' operation of DSP[2345] ('mul_ln55_86', src/conv1.cpp:55) [2344]  (0.996 ns)

 <State 20>: 2.709ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_660', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2434]  (1.237 ns)
	'mux' operation ('tmp_151', src/conv1.cpp:55) [2437]  (0.476 ns)
	'mul' operation of DSP[2440] ('mul_ln55_94', src/conv1.cpp:55) [2439]  (0.996 ns)

 <State 21>: 5.325ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_654', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2417]  (1.237 ns)
	'mux' operation ('tmp_149', src/conv1.cpp:55) [2420]  (0.476 ns)
	'mul' operation ('mul_ln55_92', src/conv1.cpp:55) [2422]  (2.967 ns)
	'add' operation of DSP[2431] ('add_ln55_75', src/conv1.cpp:55) [2431]  (0.645 ns)

 <State 22>: 2.709ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_696', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2357]  (1.237 ns)
	'mux' operation ('tmp_145', src/conv1.cpp:55) [2360]  (0.476 ns)
	'mul' operation of DSP[2363] ('mul_ln55_88', src/conv1.cpp:55) [2362]  (0.996 ns)

 <State 23>: 2.709ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_663', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2443]  (1.237 ns)
	'mux' operation ('tmp_152', src/conv1.cpp:55) [2446]  (0.476 ns)
	'mul' operation of DSP[2449] ('mul_ln55_95', src/conv1.cpp:55) [2448]  (0.996 ns)

 <State 24>: 2.709ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_666', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2452]  (1.237 ns)
	'mux' operation ('tmp_153', src/conv1.cpp:55) [2455]  (0.476 ns)
	'mul' operation of DSP[2458] ('mul_ln55_96', src/conv1.cpp:55) [2457]  (0.996 ns)

 <State 25>: 5.325ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_627', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2521]  (1.237 ns)
	'mux' operation ('tmp_158', src/conv1.cpp:55) [2524]  (0.476 ns)
	'mul' operation ('mul_ln55_101', src/conv1.cpp:55) [2526]  (2.967 ns)
	'add' operation of DSP[2535] ('add_ln55_83', src/conv1.cpp:55) [2535]  (0.645 ns)

 <State 26>: 2.709ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_702', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2375]  (1.237 ns)
	'mux' operation ('tmp_147', src/conv1.cpp:55) [2378]  (0.476 ns)
	'mul' operation of DSP[2381] ('mul_ln55_90', src/conv1.cpp:55) [2380]  (0.996 ns)

 <State 27>: 2.709ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_636', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2547]  (1.237 ns)
	'mux' operation ('tmp_161', src/conv1.cpp:55) [2550]  (0.476 ns)
	'mul' operation of DSP[2553] ('mul_ln55_104', src/conv1.cpp:55) [2552]  (0.996 ns)

 <State 28>: 3.271ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_672', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2470]  (1.237 ns)
	'mux' operation ('tmp_155', src/conv1.cpp:55) [2473]  (0.476 ns)
	'mul' operation of DSP[2476] ('mul_ln55_98', src/conv1.cpp:55) [2475]  (0.996 ns)
	blocking operation 0.562 ns on control path)

 <State 29>: 2.709ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_606', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2642]  (1.237 ns)
	'mux' operation ('tmp_169', src/conv1.cpp:55) [2645]  (0.476 ns)
	'mul' operation of DSP[2648] ('mul_ln55_112', src/conv1.cpp:55) [2647]  (0.996 ns)

 <State 30>: 5.325ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_600', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2625]  (1.237 ns)
	'mux' operation ('tmp_167', src/conv1.cpp:55) [2628]  (0.476 ns)
	'mul' operation ('mul_ln55_110', src/conv1.cpp:55) [2630]  (2.967 ns)
	'add' operation of DSP[2639] ('add_ln55_91', src/conv1.cpp:55) [2639]  (0.645 ns)

 <State 31>: 2.709ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_642', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2565]  (1.237 ns)
	'mux' operation ('tmp_163', src/conv1.cpp:55) [2568]  (0.476 ns)
	'mul' operation of DSP[2571] ('mul_ln55_106', src/conv1.cpp:55) [2570]  (0.996 ns)

 <State 32>: 2.709ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_609', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2651]  (1.237 ns)
	'mux' operation ('tmp_170', src/conv1.cpp:55) [2654]  (0.476 ns)
	'mul' operation of DSP[2657] ('mul_ln55_113', src/conv1.cpp:55) [2656]  (0.996 ns)

 <State 33>: 3.271ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_612', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2660]  (1.237 ns)
	'mux' operation ('tmp_171', src/conv1.cpp:55) [2663]  (0.476 ns)
	'mul' operation of DSP[2666] ('mul_ln55_114', src/conv1.cpp:55) [2665]  (0.996 ns)
	blocking operation 0.562 ns on control path)

 <State 34>: 5.325ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_573', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2729]  (1.237 ns)
	'mux' operation ('tmp_176', src/conv1.cpp:55) [2732]  (0.476 ns)
	'mul' operation ('mul_ln55_119', src/conv1.cpp:55) [2734]  (2.967 ns)
	'add' operation of DSP[2743] ('add_ln55_99', src/conv1.cpp:55) [2743]  (0.645 ns)

 <State 35>: 2.709ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_648', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2583]  (1.237 ns)
	'mux' operation ('tmp_165', src/conv1.cpp:55) [2586]  (0.476 ns)
	'mul' operation of DSP[2589] ('mul_ln55_108', src/conv1.cpp:55) [2588]  (0.996 ns)

 <State 36>: 2.709ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_582', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2755]  (1.237 ns)
	'mux' operation ('tmp_179', src/conv1.cpp:55) [2758]  (0.476 ns)
	'mul' operation of DSP[2761] ('mul_ln55_122', src/conv1.cpp:55) [2760]  (0.996 ns)

 <State 37>: 3.271ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_618', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2678]  (1.237 ns)
	'mux' operation ('tmp_173', src/conv1.cpp:55) [2681]  (0.476 ns)
	'mul' operation of DSP[2684] ('mul_ln55_116', src/conv1.cpp:55) [2683]  (0.996 ns)
	blocking operation 0.562 ns on control path)

 <State 38>: 2.709ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_552', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2850]  (1.237 ns)
	'mux' operation ('tmp_196', src/conv1.cpp:55) [2853]  (0.476 ns)
	'mul' operation of DSP[2856] ('mul_ln55_130', src/conv1.cpp:55) [2855]  (0.996 ns)

 <State 39>: 5.325ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_546', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2833]  (1.237 ns)
	'mux' operation ('tmp_185', src/conv1.cpp:55) [2836]  (0.476 ns)
	'mul' operation ('mul_ln55_128', src/conv1.cpp:55) [2838]  (2.967 ns)
	'add' operation of DSP[2847] ('add_ln55_107', src/conv1.cpp:55) [2847]  (0.645 ns)

 <State 40>: 2.709ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_588', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2773]  (1.237 ns)
	'mux' operation ('tmp_181', src/conv1.cpp:55) [2776]  (0.476 ns)
	'mul' operation of DSP[2779] ('mul_ln55_124', src/conv1.cpp:55) [2778]  (0.996 ns)

 <State 41>: 2.709ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_555', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2859]  (1.237 ns)
	'mux' operation ('tmp_197', src/conv1.cpp:55) [2862]  (0.476 ns)
	'mul' operation of DSP[2865] ('mul_ln55_131', src/conv1.cpp:55) [2864]  (0.996 ns)

 <State 42>: 3.271ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_558', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2868]  (1.237 ns)
	'mux' operation ('tmp_198', src/conv1.cpp:55) [2871]  (0.476 ns)
	'mul' operation of DSP[2874] ('mul_ln55_132', src/conv1.cpp:55) [2873]  (0.996 ns)
	blocking operation 0.562 ns on control path)

 <State 43>: 2.035ns
The critical path consists of the following:
	'add' operation ('add_ln55_148', src/conv1.cpp:55) [1831]  (0.798 ns)
	'getelementptr' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1232', src/conv1.cpp:55) [1833]  (0.000 ns)
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_495', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [3049]  (1.237 ns)

 <State 44>: 3.271ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_594', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2791]  (1.237 ns)
	'mux' operation ('tmp_183', src/conv1.cpp:55) [2794]  (0.476 ns)
	'mul' operation of DSP[2797] ('mul_ln55_126', src/conv1.cpp:55) [2796]  (0.996 ns)
	blocking operation 0.562 ns on control path)

 <State 45>: 2.709ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_561', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2877]  (1.237 ns)
	'mux' operation ('tmp_199', src/conv1.cpp:55) [2880]  (0.476 ns)
	'mul' operation of DSP[2883] ('mul_ln55_133', src/conv1.cpp:55) [2882]  (0.996 ns)

 <State 46>: 2.709ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_564', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2886]  (1.237 ns)
	'mux' operation ('tmp_200', src/conv1.cpp:55) [2889]  (0.476 ns)
	'mul' operation of DSP[2892] ('mul_ln55_134', src/conv1.cpp:55) [2891]  (0.996 ns)

 <State 47>: 2.035ns
The critical path consists of the following:
	'add' operation ('add_ln55_139', src/conv1.cpp:55) [1769]  (0.798 ns)
	'getelementptr' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1202', src/conv1.cpp:55) [1771]  (0.000 ns)
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_492', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [3041]  (1.237 ns)

 <State 48>: 2.709ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_567', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2895]  (1.237 ns)
	'mux' operation ('tmp_201', src/conv1.cpp:55) [2898]  (0.476 ns)
	'mul' operation of DSP[2901] ('mul_ln55_135', src/conv1.cpp:55) [2900]  (0.996 ns)

 <State 49>: 3.271ns
The critical path consists of the following:
	'add' operation ('add_ln55_192', src/conv1.cpp:55) [2128]  (0.798 ns)
	'getelementptr' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1381', src/conv1.cpp:55) [2130]  (0.000 ns)
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_537', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2990]  (1.237 ns)
	blocking operation 1.236 ns on control path)

 <State 50>: 2.709ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_570', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [2902]  (1.237 ns)
	'mux' operation ('tmp_202', src/conv1.cpp:55) [2905]  (0.476 ns)
	'mul' operation of DSP[2910] ('mul_ln55_136', src/conv1.cpp:55) [2907]  (0.996 ns)

 <State 51>: 1.713ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_504', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [3076]  (1.237 ns)
	'mux' operation ('tmp_216', src/conv1.cpp:55) [3079]  (0.476 ns)

 <State 52>: 1.713ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_507', src/conv1.cpp:55) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [3085]  (1.237 ns)
	'mux' operation ('tmp_217', src/conv1.cpp:55) [3088]  (0.476 ns)

 <State 53>: 3.271ns
The critical path consists of the following:
	'sub' operation ('sub_ln58_20', src/conv1.cpp:58) [2914]  (1.016 ns)
	'icmp' operation ('icmp_ln58_20', src/conv1.cpp:58) [2915]  (1.018 ns)
	blocking operation 1.237 ns on control path)

 <State 54>: 3.612ns
The critical path consists of the following:
	'mul' operation ('mul_ln55_137', src/conv1.cpp:55) [2942]  (2.967 ns)
	'add' operation of DSP[2951] ('add_ln55_115', src/conv1.cpp:55) [2951]  (0.645 ns)

 <State 55>: 1.290ns
The critical path consists of the following:
	'add' operation of DSP[2951] ('add_ln55_115', src/conv1.cpp:55) [2951]  (0.645 ns)
	'add' operation of DSP[2960] ('add_ln55_116', src/conv1.cpp:55) [2960]  (0.645 ns)

 <State 56>: 1.290ns
The critical path consists of the following:
	'add' operation of DSP[3064] ('add_ln55_124', src/conv1.cpp:55) [3064]  (0.645 ns)
	'add' operation of DSP[3073] ('add_ln55_125', src/conv1.cpp:55) [3073]  (0.645 ns)

 <State 57>: 1.290ns
The critical path consists of the following:
	'add' operation of DSP[2969] ('add_ln55_117', src/conv1.cpp:55) [2969]  (0.645 ns)
	'add' operation of DSP[2978] ('add_ln55_118', src/conv1.cpp:55) [2978]  (0.645 ns)

 <State 58>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[2987] ('mul_ln55_142', src/conv1.cpp:55) [2986]  (0.996 ns)

 <State 59>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[3082] ('mul_ln55_150', src/conv1.cpp:55) [3081]  (0.996 ns)

 <State 60>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[3082] ('mul_ln55_150', src/conv1.cpp:55) [3081]  (0.996 ns)

 <State 61>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[3082] ('add_ln55_126', src/conv1.cpp:55) [3082]  (0.645 ns)

 <State 62>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[2996] ('mul_ln55_143', src/conv1.cpp:55) [2995]  (0.996 ns)

 <State 63>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[2996] ('mul_ln55_143', src/conv1.cpp:55) [2995]  (0.996 ns)

 <State 64>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[2996] ('add_ln55_120', src/conv1.cpp:55) [2996]  (0.645 ns)

 <State 65>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[2996] ('add_ln55_120', src/conv1.cpp:55) [2996]  (0.645 ns)

 <State 66>: 0.000ns
The critical path consists of the following:

 <State 67>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[3091] ('mul_ln55_151', src/conv1.cpp:55) [3090]  (0.996 ns)

 <State 68>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[3091] ('mul_ln55_151', src/conv1.cpp:55) [3090]  (0.996 ns)

 <State 69>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[3091] ('add_ln55_127', src/conv1.cpp:55) [3091]  (0.645 ns)

 <State 70>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[3091] ('add_ln55_127', src/conv1.cpp:55) [3091]  (0.645 ns)

 <State 71>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[3005] ('mul_ln55_144', src/conv1.cpp:55) [3004]  (0.996 ns)

 <State 72>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[3005] ('mul_ln55_144', src/conv1.cpp:55) [3004]  (0.996 ns)

 <State 73>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[3005] ('add_ln55_121', src/conv1.cpp:55) [3005]  (0.645 ns)

 <State 74>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[3005] ('add_ln55_121', src/conv1.cpp:55) [3005]  (0.645 ns)

 <State 75>: 0.000ns
The critical path consists of the following:

 <State 76>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[3100] ('mul_ln55_152', src/conv1.cpp:55) [3099]  (0.996 ns)

 <State 77>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[3100] ('mul_ln55_152', src/conv1.cpp:55) [3099]  (0.996 ns)

 <State 78>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[3100] ('add_ln55_128', src/conv1.cpp:55) [3100]  (0.645 ns)

 <State 79>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[3100] ('add_ln55_128', src/conv1.cpp:55) [3100]  (0.645 ns)

 <State 80>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[3014] ('mul_ln55_145', src/conv1.cpp:55) [3011]  (0.996 ns)

 <State 81>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[3014] ('mul_ln55_145', src/conv1.cpp:55) [3011]  (0.996 ns)

 <State 82>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[3014] ('mul_ln55_145', src/conv1.cpp:55) [3011]  (0.000 ns)
	'add' operation of DSP[3014] ('add_ln55_122', src/conv1.cpp:55) [3014]  (0.645 ns)

 <State 83>: 3.271ns
The critical path consists of the following:
	'sub' operation ('sub_ln58_21', src/conv1.cpp:58) [3018]  (1.016 ns)
	'icmp' operation ('icmp_ln58_21', src/conv1.cpp:58) [3019]  (1.018 ns)
	blocking operation 1.237 ns on control path)

 <State 84>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[3109] ('mul_ln55_153', src/conv1.cpp:55) [3108]  (0.996 ns)

 <State 85>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln58', src/conv1.cpp:58) of variable 'add_ln58_21', src/conv1.cpp:58 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2' [3038]  (1.237 ns)

 <State 86>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[3118] ('mul_ln55_154', src/conv1.cpp:55) [3115]  (0.996 ns)

 <State 87>: 1.290ns
The critical path consists of the following:
	'add' operation of DSP[3109] ('add_ln55_129', src/conv1.cpp:55) [3109]  (0.645 ns)
	'add' operation of DSP[3118] ('add_ln55_130', src/conv1.cpp:55) [3118]  (0.645 ns)

 <State 88>: 3.271ns
The critical path consists of the following:
	'sub' operation ('sub_ln58_22', src/conv1.cpp:58) [3122]  (1.016 ns)
	'icmp' operation ('icmp_ln58_22', src/conv1.cpp:58) [3123]  (1.018 ns)
	blocking operation 1.237 ns on control path)

 <State 89>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln58', src/conv1.cpp:58) of variable 'add_ln58_22', src/conv1.cpp:58 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2' [3142]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
