// Seed: 3617557328
module module_0;
  wire id_1, id_2, id_3;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    input  uwire id_2,
    input  wire  id_3,
    output tri0  id_4,
    input  wand  id_5
);
  wire \id_7 ;
  assign id_4 = (-1);
  wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  id_1(
      id_1, 1, id_1 || 1
  );
  logic [7:0] id_2;
  assign id_1 = $display(id_2[""], id_1);
endmodule
