#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Sep  2 13:30:45 2022
# Process ID: 17372
# Current directory: D:/CG4002/cg4002/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/myip_v1_0_HLS/xsim_script.tcl}
# Log file: D:/CG4002/cg4002/solution1/sim/verilog/xsim.log
# Journal file: D:/CG4002/cg4002/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/myip_v1_0_HLS/xsim_script.tcl
# xsim {myip_v1_0_HLS} -autoloadwcfg -tclbatch {myip_v1_0_HLS.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source myip_v1_0_HLS.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "125000"
// RTL Simulation : 1 / 2 [64.29%] @ "265000"
// RTL Simulation : 2 / 2 [100.00%] @ "415000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 455 ns : File "D:/CG4002/cg4002/solution1/sim/verilog/myip_v1_0_HLS.autotb.v" Line 218
## quit
INFO: [Common 17-206] Exiting xsim at Fri Sep  2 13:31:05 2022...
