{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749921121689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749921121689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 15 00:12:01 2025 " "Processing started: Sun Jun 15 00:12:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749921121689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749921121689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarm -c alarm " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarm -c alarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749921121689 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1749921122322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegencoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegencoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegEncoder " "Found entity 1: SevenSegEncoder" {  } { { "SevenSegEncoder.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SevenSegEncoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749921122464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749921122464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitsplitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitsplitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitSplitter " "Found entity 1: DigitSplitter" {  } { { "DigitSplitter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749921122481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749921122481 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(12) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(12)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 12 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749921122481 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(13) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(13)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 13 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749921122481 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(14) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(14)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 14 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749921122481 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(15) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(15)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 15 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749921122486 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(16) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(16)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 16 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749921122486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockpins.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockpins.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockPins " "Found entity 1: ClockPins" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749921122486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749921122486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tickcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tickcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TickCounter " "Found entity 1: TickCounter" {  } { { "TickCounter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/TickCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749921122503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749921122503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timecounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file timecounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TimeCounter " "Found entity 1: TimeCounter" {  } { { "TimeCounter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/TimeCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749921122527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749921122527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktop.sv 1 1 " "Found 1 design units, including 1 entities, in source file clocktop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTop " "Found entity 1: ClockTop" {  } { { "ClockTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749921122543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749921122543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktop_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file clocktop_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTop_tb " "Found entity 1: ClockTop_tb" {  } { { "ClockTop_tb.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749921122555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749921122555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmModule " "Found entity 1: AlarmModule" {  } { { "AlarmModule.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/AlarmModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749921122572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749921122572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "settingsmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file settingsmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SettingsModule " "Found entity 1: SettingsModule" {  } { { "SettingsModule.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749921122593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749921122593 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min_tens ClockTop.sv(84) " "Verilog HDL Implicit Net warning at ClockTop.sv(84): created implicit net for \"min_tens\"" {  } { { "ClockTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749921122593 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min_units ClockTop.sv(85) " "Verilog HDL Implicit Net warning at ClockTop.sv(85): created implicit net for \"min_units\"" {  } { { "ClockTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749921122593 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour_tens ClockTop.sv(91) " "Verilog HDL Implicit Net warning at ClockTop.sv(91): created implicit net for \"hour_tens\"" {  } { { "ClockTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749921122593 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour_units ClockTop.sv(92) " "Verilog HDL Implicit Net warning at ClockTop.sv(92): created implicit net for \"hour_units\"" {  } { { "ClockTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749921122593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ClockPins " "Elaborating entity \"ClockPins\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1749921122784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockTop ClockTop:ClockTop " "Elaborating entity \"ClockTop\" for hierarchy \"ClockTop:ClockTop\"" {  } { { "ClockPins.sv" "ClockTop" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749921122821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TickCounter ClockTop:ClockTop\|TickCounter:tick_counter " "Elaborating entity \"TickCounter\" for hierarchy \"ClockTop:ClockTop\|TickCounter:tick_counter\"" {  } { { "ClockTop.sv" "tick_counter" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749921122837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 TickCounter.sv(18) " "Verilog HDL assignment warning at TickCounter.sv(18): truncated value with size 32 to match size of target (25)" {  } { { "TickCounter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/TickCounter.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749921122853 "|ClockPins|ClockTop:ClockTop|TickCounter:tick_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeCounter ClockTop:ClockTop\|TimeCounter:minute_counter " "Elaborating entity \"TimeCounter\" for hierarchy \"ClockTop:ClockTop\|TimeCounter:minute_counter\"" {  } { { "ClockTop.sv" "minute_counter" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749921122857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 TimeCounter.sv(17) " "Verilog HDL assignment warning at TimeCounter.sv(17): truncated value with size 32 to match size of target (7)" {  } { { "TimeCounter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/TimeCounter.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749921122867 "|ClockPins|ClockTop:ClockTop|TimeCounter:minute_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeCounter ClockTop:ClockTop\|TimeCounter:hour_counter " "Elaborating entity \"TimeCounter\" for hierarchy \"ClockTop:ClockTop\|TimeCounter:hour_counter\"" {  } { { "ClockTop.sv" "hour_counter" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749921122877 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 TimeCounter.sv(17) " "Verilog HDL assignment warning at TimeCounter.sv(17): truncated value with size 32 to match size of target (6)" {  } { { "TimeCounter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/TimeCounter.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749921122892 "|ClockPins|ClockTop:ClockTop|TimeCounter:hour_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SettingsModule ClockTop:ClockTop\|SettingsModule:settings " "Elaborating entity \"SettingsModule\" for hierarchy \"ClockTop:ClockTop\|SettingsModule:settings\"" {  } { { "ClockTop.sv" "settings" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749921122892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmModule ClockTop:ClockTop\|AlarmModule:alarm " "Elaborating entity \"AlarmModule\" for hierarchy \"ClockTop:ClockTop\|AlarmModule:alarm\"" {  } { { "ClockTop.sv" "alarm" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749921122928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitSplitter ClockTop:ClockTop\|DigitSplitter:minute_splt " "Elaborating entity \"DigitSplitter\" for hierarchy \"ClockTop:ClockTop\|DigitSplitter:minute_splt\"" {  } { { "ClockTop.sv" "minute_splt" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749921122950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DigitSplitter.sv(12) " "Verilog HDL assignment warning at DigitSplitter.sv(12): truncated value with size 32 to match size of target (3)" {  } { { "DigitSplitter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749921122964 "|ClockPins|ClockTop:ClockTop|DigitSplitter:minute_splt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DigitSplitter.sv(13) " "Verilog HDL assignment warning at DigitSplitter.sv(13): truncated value with size 32 to match size of target (4)" {  } { { "DigitSplitter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749921122964 "|ClockPins|ClockTop:ClockTop|DigitSplitter:minute_splt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegEncoder ClockTop:ClockTop\|SevenSegEncoder:seg_min_units_enc " "Elaborating entity \"SevenSegEncoder\" for hierarchy \"ClockTop:ClockTop\|SevenSegEncoder:seg_min_units_enc\"" {  } { { "ClockTop.sv" "seg_min_units_enc" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749921122971 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1749921123258 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1749921123258 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|DigitSplitter:minute_splt\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|DigitSplitter:minute_splt\|Mod0\"" {  } { { "DigitSplitter.sv" "Mod0" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749921123366 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|DigitSplitter:minute_splt\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|DigitSplitter:minute_splt\|Div0\"" {  } { { "DigitSplitter.sv" "Div0" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749921123366 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|DigitSplitter:hour_splt\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|DigitSplitter:hour_splt\|Mod0\"" {  } { { "DigitSplitter.sv" "Mod0" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749921123366 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1749921123366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockTop:ClockTop\|DigitSplitter:minute_splt\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ClockTop:ClockTop\|DigitSplitter:minute_splt\|lpm_divide:Mod0\"" {  } { { "DigitSplitter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749921123507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockTop:ClockTop\|DigitSplitter:minute_splt\|lpm_divide:Mod0 " "Instantiated megafunction \"ClockTop:ClockTop\|DigitSplitter:minute_splt\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749921123507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749921123507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749921123507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749921123507 ""}  } { { "DigitSplitter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1749921123507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749921123570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749921123570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749921123604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749921123604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749921123634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749921123634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockTop:ClockTop\|DigitSplitter:minute_splt\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ClockTop:ClockTop\|DigitSplitter:minute_splt\|lpm_divide:Div0\"" {  } { { "DigitSplitter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749921123667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockTop:ClockTop\|DigitSplitter:minute_splt\|lpm_divide:Div0 " "Instantiated megafunction \"ClockTop:ClockTop\|DigitSplitter:minute_splt\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749921123667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749921123667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749921123667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749921123667 ""}  } { { "DigitSplitter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1749921123667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749921123704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749921123704 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1749921123834 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_display_0\[0\] VCC " "Pin \"seg_display_0\[0\]\" is stuck at VCC" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749921123860 "|ClockPins|seg_display_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_display_0\[4\] GND " "Pin \"seg_display_0\[4\]\" is stuck at GND" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749921123860 "|ClockPins|seg_display_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_display_0\[5\] GND " "Pin \"seg_display_0\[5\]\" is stuck at GND" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749921123860 "|ClockPins|seg_display_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_display_1\[0\] VCC " "Pin \"seg_display_1\[0\]\" is stuck at VCC" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749921123860 "|ClockPins|seg_display_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_display_1\[4\] GND " "Pin \"seg_display_1\[4\]\" is stuck at GND" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749921123860 "|ClockPins|seg_display_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_display_1\[5\] GND " "Pin \"seg_display_1\[5\]\" is stuck at GND" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749921123860 "|ClockPins|seg_display_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_display_2\[0\] VCC " "Pin \"seg_display_2\[0\]\" is stuck at VCC" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749921123860 "|ClockPins|seg_display_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_display_2\[4\] GND " "Pin \"seg_display_2\[4\]\" is stuck at GND" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749921123860 "|ClockPins|seg_display_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_display_2\[5\] GND " "Pin \"seg_display_2\[5\]\" is stuck at GND" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749921123860 "|ClockPins|seg_display_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_display_3\[0\] VCC " "Pin \"seg_display_3\[0\]\" is stuck at VCC" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749921123860 "|ClockPins|seg_display_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_display_3\[4\] GND " "Pin \"seg_display_3\[4\]\" is stuck at GND" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749921123860 "|ClockPins|seg_display_3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_display_3\[5\] GND " "Pin \"seg_display_3\[5\]\" is stuck at GND" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749921123860 "|ClockPins|seg_display_3[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1749921123860 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1749921123972 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1749921124450 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749921124450 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1749921124626 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1749921124626 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1749921124626 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1749921124626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749921124656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 15 00:12:04 2025 " "Processing ended: Sun Jun 15 00:12:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749921124656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749921124656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749921124656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749921124656 ""}
