# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
# Date created = 17:02:48  May 01, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		sys_ctrl_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY sys_ctrl_test_top_lvl
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:02:48  MAY 01, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "17.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_location_assignment PIN_E21 -to cpu_halt
set_location_assignment PIN_E22 -to cpu_rst
set_location_assignment PIN_E25 -to cpu_sys_mux_ctrl
set_location_assignment PIN_G21 -to cpu_bus_read_en
set_location_assignment PIN_F17 -to cpu_bus_write_en
set_location_assignment PIN_M23 -to rst
set_location_assignment PIN_G14 -to uart_cts
set_location_assignment PIN_J13 -to uart_rts
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to uart_cts
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to uart_rx
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to uart_rts
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to uart_tx
set_location_assignment PIN_G12 -to uart_rx
set_location_assignment PIN_G9 -to uart_tx
set_location_assignment PIN_AA17 -to state_out[0]
set_location_assignment PIN_AB16 -to state_out[1]
set_location_assignment PIN_AA16 -to state_out[2]
set_location_assignment PIN_AB17 -to state_out[3]
set_location_assignment PIN_AB15 -to state_out[4]
set_location_assignment PIN_AA15 -to state_out[5]
set_location_assignment PIN_AC17 -to state_out[6]
set_global_assignment -name VHDL_FILE ../../top_level/leddcd.vhd
set_global_assignment -name VERILOG_FILE ../../top_level/clkdiv.v
set_global_assignment -name VERILOG_FILE ../uart_tx_rx.v
set_global_assignment -name VERILOG_FILE ../sys_ctrl_fsm.v
set_global_assignment -name VERILOG_FILE ../sys_ctrl_test_top_lvl.v
set_global_assignment -name SDC_FILE timimg.sdc
set_location_assignment PIN_G18 -to addr_0[0]
set_location_assignment PIN_F22 -to addr_0[1]
set_location_assignment PIN_E17 -to addr_0[2]
set_location_assignment PIN_L26 -to addr_0[3]
set_location_assignment PIN_L25 -to addr_0[4]
set_location_assignment PIN_J22 -to addr_0[5]
set_location_assignment PIN_H22 -to addr_0[6]
set_location_assignment PIN_M24 -to addr_1[0]
set_location_assignment PIN_Y22 -to addr_1[1]
set_location_assignment PIN_W21 -to addr_1[2]
set_location_assignment PIN_W22 -to addr_1[3]
set_location_assignment PIN_W25 -to addr_1[4]
set_location_assignment PIN_U23 -to addr_1[5]
set_location_assignment PIN_U24 -to addr_1[6]
set_location_assignment PIN_AA25 -to addr_2[0]
set_location_assignment PIN_AA26 -to addr_2[1]
set_location_assignment PIN_Y25 -to addr_2[2]
set_location_assignment PIN_W26 -to addr_2[3]
set_location_assignment PIN_Y26 -to addr_2[4]
set_location_assignment PIN_W27 -to addr_2[5]
set_location_assignment PIN_W28 -to addr_2[6]
set_location_assignment PIN_V21 -to addr_3[0]
set_location_assignment PIN_U21 -to addr_3[1]
set_location_assignment PIN_AB20 -to addr_3[2]
set_location_assignment PIN_AA21 -to addr_3[3]
set_location_assignment PIN_AD24 -to addr_3[4]
set_location_assignment PIN_AF23 -to addr_3[5]
set_location_assignment PIN_Y19 -to addr_3[6]
set_location_assignment PIN_Y2 -to clk_50
set_location_assignment PIN_AB28 -to cpu_bus_data_in[0]
set_location_assignment PIN_AC28 -to cpu_bus_data_in[1]
set_location_assignment PIN_AC27 -to cpu_bus_data_in[2]
set_location_assignment PIN_AD27 -to cpu_bus_data_in[3]
set_location_assignment PIN_AB27 -to cpu_bus_data_in[4]
set_location_assignment PIN_AC26 -to cpu_bus_data_in[5]
set_location_assignment PIN_AD26 -to cpu_bus_data_in[6]
set_location_assignment PIN_AB26 -to cpu_bus_data_in[7]
set_location_assignment PIN_AB19 -to data_0[0]
set_location_assignment PIN_AA19 -to data_0[1]
set_location_assignment PIN_AG21 -to data_0[2]
set_location_assignment PIN_AH21 -to data_0[3]
set_location_assignment PIN_AE19 -to data_0[4]
set_location_assignment PIN_AF19 -to data_0[5]
set_location_assignment PIN_AE18 -to data_0[6]
set_location_assignment PIN_AD18 -to data_1[0]
set_location_assignment PIN_AC18 -to data_1[1]
set_location_assignment PIN_AB18 -to data_1[2]
set_location_assignment PIN_AH19 -to data_1[3]
set_location_assignment PIN_AG19 -to data_1[4]
set_location_assignment PIN_AF18 -to data_1[5]
set_location_assignment PIN_AH18 -to data_1[6]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top