<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf548 › include › mach › defBF547.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>defBF547.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008-2010 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the Clear BSD license or the GPL-2 (or later)</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _DEF_BF547_H</span>
<span class="cp">#define _DEF_BF547_H</span>

<span class="cm">/* Include defBF54x_base.h for the set of #defines that are common to all ADSP-BF54x processors */</span>
<span class="cp">#include &quot;defBF54x_base.h&quot;</span>

<span class="cm">/* The following are the #defines needed by ADSP-BF547 that are not in the common header */</span>

<span class="cm">/* Timer Registers */</span>

<span class="cp">#define                    TIMER8_CONFIG  0xffc00600   </span><span class="cm">/* Timer 8 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                   TIMER8_COUNTER  0xffc00604   </span><span class="cm">/* Timer 8 Counter Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER8_PERIOD  0xffc00608   </span><span class="cm">/* Timer 8 Period Register */</span><span class="cp"></span>
<span class="cp">#define                     TIMER8_WIDTH  0xffc0060c   </span><span class="cm">/* Timer 8 Width Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER9_CONFIG  0xffc00610   </span><span class="cm">/* Timer 9 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                   TIMER9_COUNTER  0xffc00614   </span><span class="cm">/* Timer 9 Counter Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER9_PERIOD  0xffc00618   </span><span class="cm">/* Timer 9 Period Register */</span><span class="cp"></span>
<span class="cp">#define                     TIMER9_WIDTH  0xffc0061c   </span><span class="cm">/* Timer 9 Width Register */</span><span class="cp"></span>
<span class="cp">#define                   TIMER10_CONFIG  0xffc00620   </span><span class="cm">/* Timer 10 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                  TIMER10_COUNTER  0xffc00624   </span><span class="cm">/* Timer 10 Counter Register */</span><span class="cp"></span>
<span class="cp">#define                   TIMER10_PERIOD  0xffc00628   </span><span class="cm">/* Timer 10 Period Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER10_WIDTH  0xffc0062c   </span><span class="cm">/* Timer 10 Width Register */</span><span class="cp"></span>

<span class="cm">/* Timer Group of 3 Registers */</span>

<span class="cp">#define                    TIMER_ENABLE1  0xffc00640   </span><span class="cm">/* Timer Group of 3 Enable Register */</span><span class="cp"></span>
<span class="cp">#define                   TIMER_DISABLE1  0xffc00644   </span><span class="cm">/* Timer Group of 3 Disable Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER_STATUS1  0xffc00648   </span><span class="cm">/* Timer Group of 3 Status Register */</span><span class="cp"></span>

<span class="cm">/* SPORT0 Registers */</span>

<span class="cp">#define                      SPORT0_TCR1  0xffc00800   </span><span class="cm">/* SPORT0 Transmit Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define                      SPORT0_TCR2  0xffc00804   </span><span class="cm">/* SPORT0 Transmit Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define                   SPORT0_TCLKDIV  0xffc00808   </span><span class="cm">/* SPORT0 Transmit Serial Clock Divider Register */</span><span class="cp"></span>
<span class="cp">#define                    SPORT0_TFSDIV  0xffc0080c   </span><span class="cm">/* SPORT0 Transmit Frame Sync Divider Register */</span><span class="cp"></span>
<span class="cp">#define                        SPORT0_TX  0xffc00810   </span><span class="cm">/* SPORT0 Transmit Data Register */</span><span class="cp"></span>
<span class="cp">#define                        SPORT0_RX  0xffc00818   </span><span class="cm">/* SPORT0 Receive Data Register */</span><span class="cp"></span>
<span class="cp">#define                      SPORT0_RCR1  0xffc00820   </span><span class="cm">/* SPORT0 Receive Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define                      SPORT0_RCR2  0xffc00824   </span><span class="cm">/* SPORT0 Receive Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define                   SPORT0_RCLKDIV  0xffc00828   </span><span class="cm">/* SPORT0 Receive Serial Clock Divider Register */</span><span class="cp"></span>
<span class="cp">#define                    SPORT0_RFSDIV  0xffc0082c   </span><span class="cm">/* SPORT0 Receive Frame Sync Divider Register */</span><span class="cp"></span>
<span class="cp">#define                      SPORT0_STAT  0xffc00830   </span><span class="cm">/* SPORT0 Status Register */</span><span class="cp"></span>
<span class="cp">#define                      SPORT0_CHNL  0xffc00834   </span><span class="cm">/* SPORT0 Current Channel Register */</span><span class="cp"></span>
<span class="cp">#define                     SPORT0_MCMC1  0xffc00838   </span><span class="cm">/* SPORT0 Multi channel Configuration Register 1 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT0_MCMC2  0xffc0083c   </span><span class="cm">/* SPORT0 Multi channel Configuration Register 2 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT0_MTCS0  0xffc00840   </span><span class="cm">/* SPORT0 Multi channel Transmit Select Register 0 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT0_MTCS1  0xffc00844   </span><span class="cm">/* SPORT0 Multi channel Transmit Select Register 1 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT0_MTCS2  0xffc00848   </span><span class="cm">/* SPORT0 Multi channel Transmit Select Register 2 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT0_MTCS3  0xffc0084c   </span><span class="cm">/* SPORT0 Multi channel Transmit Select Register 3 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT0_MRCS0  0xffc00850   </span><span class="cm">/* SPORT0 Multi channel Receive Select Register 0 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT0_MRCS1  0xffc00854   </span><span class="cm">/* SPORT0 Multi channel Receive Select Register 1 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT0_MRCS2  0xffc00858   </span><span class="cm">/* SPORT0 Multi channel Receive Select Register 2 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT0_MRCS3  0xffc0085c   </span><span class="cm">/* SPORT0 Multi channel Receive Select Register 3 */</span><span class="cp"></span>

<span class="cm">/* EPPI0 Registers */</span>

<span class="cp">#define                     EPPI0_STATUS  0xffc01000   </span><span class="cm">/* EPPI0 Status Register */</span><span class="cp"></span>
<span class="cp">#define                     EPPI0_HCOUNT  0xffc01004   </span><span class="cm">/* EPPI0 Horizontal Transfer Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EPPI0_HDELAY  0xffc01008   </span><span class="cm">/* EPPI0 Horizontal Delay Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EPPI0_VCOUNT  0xffc0100c   </span><span class="cm">/* EPPI0 Vertical Transfer Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EPPI0_VDELAY  0xffc01010   </span><span class="cm">/* EPPI0 Vertical Delay Count Register */</span><span class="cp"></span>
<span class="cp">#define                      EPPI0_FRAME  0xffc01014   </span><span class="cm">/* EPPI0 Lines per Frame Register */</span><span class="cp"></span>
<span class="cp">#define                       EPPI0_LINE  0xffc01018   </span><span class="cm">/* EPPI0 Samples per Line Register */</span><span class="cp"></span>
<span class="cp">#define                     EPPI0_CLKDIV  0xffc0101c   </span><span class="cm">/* EPPI0 Clock Divide Register */</span><span class="cp"></span>
<span class="cp">#define                    EPPI0_CONTROL  0xffc01020   </span><span class="cm">/* EPPI0 Control Register */</span><span class="cp"></span>
<span class="cp">#define                   EPPI0_FS1W_HBL  0xffc01024   </span><span class="cm">/* EPPI0 FS1 Width Register / EPPI0 Horizontal Blanking Samples Per Line Register */</span><span class="cp"></span>
<span class="cp">#define                  EPPI0_FS1P_AVPL  0xffc01028   </span><span class="cm">/* EPPI0 FS1 Period Register / EPPI0 Active Video Samples Per Line Register */</span><span class="cp"></span>
<span class="cp">#define                   EPPI0_FS2W_LVB  0xffc0102c   </span><span class="cm">/* EPPI0 FS2 Width Register / EPPI0 Lines of Vertical Blanking Register */</span><span class="cp"></span>
<span class="cp">#define                  EPPI0_FS2P_LAVF  0xffc01030   </span><span class="cm">/* EPPI0 FS2 Period Register/ EPPI0 Lines of Active Video Per Field Register */</span><span class="cp"></span>
<span class="cp">#define                       EPPI0_CLIP  0xffc01034   </span><span class="cm">/* EPPI0 Clipping Register */</span><span class="cp"></span>

<span class="cm">/* UART2 Registers */</span>

<span class="cp">#define                        UART2_DLL  0xffc02100   </span><span class="cm">/* Divisor Latch Low Byte */</span><span class="cp"></span>
<span class="cp">#define                        UART2_DLH  0xffc02104   </span><span class="cm">/* Divisor Latch High Byte */</span><span class="cp"></span>
<span class="cp">#define                       UART2_GCTL  0xffc02108   </span><span class="cm">/* Global Control Register */</span><span class="cp"></span>
<span class="cp">#define                        UART2_LCR  0xffc0210c   </span><span class="cm">/* Line Control Register */</span><span class="cp"></span>
<span class="cp">#define                        UART2_MCR  0xffc02110   </span><span class="cm">/* Modem Control Register */</span><span class="cp"></span>
<span class="cp">#define                        UART2_LSR  0xffc02114   </span><span class="cm">/* Line Status Register */</span><span class="cp"></span>
<span class="cp">#define                        UART2_MSR  0xffc02118   </span><span class="cm">/* Modem Status Register */</span><span class="cp"></span>
<span class="cp">#define                        UART2_SCR  0xffc0211c   </span><span class="cm">/* Scratch Register */</span><span class="cp"></span>
<span class="cp">#define                    UART2_IER_SET  0xffc02120   </span><span class="cm">/* Interrupt Enable Register Set */</span><span class="cp"></span>
<span class="cp">#define                  UART2_IER_CLEAR  0xffc02124   </span><span class="cm">/* Interrupt Enable Register Clear */</span><span class="cp"></span>
<span class="cp">#define                        UART2_RBR  0xffc0212c   </span><span class="cm">/* Receive Buffer Register */</span><span class="cp"></span>

<span class="cm">/* Two Wire Interface Registers (TWI1) */</span>

<span class="cp">#define                     TWI1_REGBASE  0xffc02200</span>
<span class="cp">#define                      TWI1_CLKDIV  0xffc02200   </span><span class="cm">/* Clock Divider Register */</span><span class="cp"></span>
<span class="cp">#define                     TWI1_CONTROL  0xffc02204   </span><span class="cm">/* TWI Control Register */</span><span class="cp"></span>
<span class="cp">#define                   TWI1_SLAVE_CTL  0xffc02208   </span><span class="cm">/* TWI Slave Mode Control Register */</span><span class="cp"></span>
<span class="cp">#define                  TWI1_SLAVE_STAT  0xffc0220c   </span><span class="cm">/* TWI Slave Mode Status Register */</span><span class="cp"></span>
<span class="cp">#define                  TWI1_SLAVE_ADDR  0xffc02210   </span><span class="cm">/* TWI Slave Mode Address Register */</span><span class="cp"></span>
<span class="cp">#define                  TWI1_MASTER_CTL  0xffc02214   </span><span class="cm">/* TWI Master Mode Control Register */</span><span class="cp"></span>
<span class="cp">#define                 TWI1_MASTER_STAT  0xffc02218   </span><span class="cm">/* TWI Master Mode Status Register */</span><span class="cp"></span>
<span class="cp">#define                 TWI1_MASTER_ADDR  0xffc0221c   </span><span class="cm">/* TWI Master Mode Address Register */</span><span class="cp"></span>
<span class="cp">#define                    TWI1_INT_STAT  0xffc02220   </span><span class="cm">/* TWI Interrupt Status Register */</span><span class="cp"></span>
<span class="cp">#define                    TWI1_INT_MASK  0xffc02224   </span><span class="cm">/* TWI Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define                    TWI1_FIFO_CTL  0xffc02228   </span><span class="cm">/* TWI FIFO Control Register */</span><span class="cp"></span>
<span class="cp">#define                   TWI1_FIFO_STAT  0xffc0222c   </span><span class="cm">/* TWI FIFO Status Register */</span><span class="cp"></span>
<span class="cp">#define                   TWI1_XMT_DATA8  0xffc02280   </span><span class="cm">/* TWI FIFO Transmit Data Single Byte Register */</span><span class="cp"></span>
<span class="cp">#define                  TWI1_XMT_DATA16  0xffc02284   </span><span class="cm">/* TWI FIFO Transmit Data Double Byte Register */</span><span class="cp"></span>
<span class="cp">#define                   TWI1_RCV_DATA8  0xffc02288   </span><span class="cm">/* TWI FIFO Receive Data Single Byte Register */</span><span class="cp"></span>
<span class="cp">#define                  TWI1_RCV_DATA16  0xffc0228c   </span><span class="cm">/* TWI FIFO Receive Data Double Byte Register */</span><span class="cp"></span>

<span class="cm">/* SPI2  Registers */</span>

<span class="cp">#define                     SPI2_REGBASE  0xffc02400</span>
<span class="cp">#define                         SPI2_CTL  0xffc02400   </span><span class="cm">/* SPI2 Control Register */</span><span class="cp"></span>
<span class="cp">#define                         SPI2_FLG  0xffc02404   </span><span class="cm">/* SPI2 Flag Register */</span><span class="cp"></span>
<span class="cp">#define                        SPI2_STAT  0xffc02408   </span><span class="cm">/* SPI2 Status Register */</span><span class="cp"></span>
<span class="cp">#define                        SPI2_TDBR  0xffc0240c   </span><span class="cm">/* SPI2 Transmit Data Buffer Register */</span><span class="cp"></span>
<span class="cp">#define                        SPI2_RDBR  0xffc02410   </span><span class="cm">/* SPI2 Receive Data Buffer Register */</span><span class="cp"></span>
<span class="cp">#define                        SPI2_BAUD  0xffc02414   </span><span class="cm">/* SPI2 Baud Rate Register */</span><span class="cp"></span>
<span class="cp">#define                      SPI2_SHADOW  0xffc02418   </span><span class="cm">/* SPI2 Receive Data Buffer Shadow Register */</span><span class="cp"></span>

<span class="cm">/* ATAPI Registers */</span>

<span class="cp">#define                    ATAPI_CONTROL  0xffc03800   </span><span class="cm">/* ATAPI Control Register */</span><span class="cp"></span>
<span class="cp">#define                     ATAPI_STATUS  0xffc03804   </span><span class="cm">/* ATAPI Status Register */</span><span class="cp"></span>
<span class="cp">#define                   ATAPI_DEV_ADDR  0xffc03808   </span><span class="cm">/* ATAPI Device Register Address */</span><span class="cp"></span>
<span class="cp">#define                  ATAPI_DEV_TXBUF  0xffc0380c   </span><span class="cm">/* ATAPI Device Register Write Data */</span><span class="cp"></span>
<span class="cp">#define                  ATAPI_DEV_RXBUF  0xffc03810   </span><span class="cm">/* ATAPI Device Register Read Data */</span><span class="cp"></span>
<span class="cp">#define                   ATAPI_INT_MASK  0xffc03814   </span><span class="cm">/* ATAPI Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define                 ATAPI_INT_STATUS  0xffc03818   </span><span class="cm">/* ATAPI Interrupt Status Register */</span><span class="cp"></span>
<span class="cp">#define                   ATAPI_XFER_LEN  0xffc0381c   </span><span class="cm">/* ATAPI Length of Transfer */</span><span class="cp"></span>
<span class="cp">#define                ATAPI_LINE_STATUS  0xffc03820   </span><span class="cm">/* ATAPI Line Status */</span><span class="cp"></span>
<span class="cp">#define                   ATAPI_SM_STATE  0xffc03824   </span><span class="cm">/* ATAPI State Machine Status */</span><span class="cp"></span>
<span class="cp">#define                  ATAPI_TERMINATE  0xffc03828   </span><span class="cm">/* ATAPI Host Terminate */</span><span class="cp"></span>
<span class="cp">#define                 ATAPI_PIO_TFRCNT  0xffc0382c   </span><span class="cm">/* ATAPI PIO mode transfer count */</span><span class="cp"></span>
<span class="cp">#define                 ATAPI_DMA_TFRCNT  0xffc03830   </span><span class="cm">/* ATAPI DMA mode transfer count */</span><span class="cp"></span>
<span class="cp">#define               ATAPI_UMAIN_TFRCNT  0xffc03834   </span><span class="cm">/* ATAPI UDMAIN transfer count */</span><span class="cp"></span>
<span class="cp">#define             ATAPI_UDMAOUT_TFRCNT  0xffc03838   </span><span class="cm">/* ATAPI UDMAOUT transfer count */</span><span class="cp"></span>
<span class="cp">#define                  ATAPI_REG_TIM_0  0xffc03840   </span><span class="cm">/* ATAPI Register Transfer Timing 0 */</span><span class="cp"></span>
<span class="cp">#define                  ATAPI_PIO_TIM_0  0xffc03844   </span><span class="cm">/* ATAPI PIO Timing 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  ATAPI_PIO_TIM_1  0xffc03848   </span><span class="cm">/* ATAPI PIO Timing 1 Register */</span><span class="cp"></span>
<span class="cp">#define                ATAPI_MULTI_TIM_0  0xffc03850   </span><span class="cm">/* ATAPI Multi-DMA Timing 0 Register */</span><span class="cp"></span>
<span class="cp">#define                ATAPI_MULTI_TIM_1  0xffc03854   </span><span class="cm">/* ATAPI Multi-DMA Timing 1 Register */</span><span class="cp"></span>
<span class="cp">#define                ATAPI_MULTI_TIM_2  0xffc03858   </span><span class="cm">/* ATAPI Multi-DMA Timing 2 Register */</span><span class="cp"></span>
<span class="cp">#define                ATAPI_ULTRA_TIM_0  0xffc03860   </span><span class="cm">/* ATAPI Ultra-DMA Timing 0 Register */</span><span class="cp"></span>
<span class="cp">#define                ATAPI_ULTRA_TIM_1  0xffc03864   </span><span class="cm">/* ATAPI Ultra-DMA Timing 1 Register */</span><span class="cp"></span>
<span class="cp">#define                ATAPI_ULTRA_TIM_2  0xffc03868   </span><span class="cm">/* ATAPI Ultra-DMA Timing 2 Register */</span><span class="cp"></span>
<span class="cp">#define                ATAPI_ULTRA_TIM_3  0xffc0386c   </span><span class="cm">/* ATAPI Ultra-DMA Timing 3 Register */</span><span class="cp"></span>

<span class="cm">/* SDH Registers */</span>

<span class="cp">#define                      SDH_PWR_CTL  0xffc03900   </span><span class="cm">/* SDH Power Control */</span><span class="cp"></span>
<span class="cp">#define                      SDH_CLK_CTL  0xffc03904   </span><span class="cm">/* SDH Clock Control */</span><span class="cp"></span>
<span class="cp">#define                     SDH_ARGUMENT  0xffc03908   </span><span class="cm">/* SDH Argument */</span><span class="cp"></span>
<span class="cp">#define                      SDH_COMMAND  0xffc0390c   </span><span class="cm">/* SDH Command */</span><span class="cp"></span>
<span class="cp">#define                     SDH_RESP_CMD  0xffc03910   </span><span class="cm">/* SDH Response Command */</span><span class="cp"></span>
<span class="cp">#define                    SDH_RESPONSE0  0xffc03914   </span><span class="cm">/* SDH Response0 */</span><span class="cp"></span>
<span class="cp">#define                    SDH_RESPONSE1  0xffc03918   </span><span class="cm">/* SDH Response1 */</span><span class="cp"></span>
<span class="cp">#define                    SDH_RESPONSE2  0xffc0391c   </span><span class="cm">/* SDH Response2 */</span><span class="cp"></span>
<span class="cp">#define                    SDH_RESPONSE3  0xffc03920   </span><span class="cm">/* SDH Response3 */</span><span class="cp"></span>
<span class="cp">#define                   SDH_DATA_TIMER  0xffc03924   </span><span class="cm">/* SDH Data Timer */</span><span class="cp"></span>
<span class="cp">#define                    SDH_DATA_LGTH  0xffc03928   </span><span class="cm">/* SDH Data Length */</span><span class="cp"></span>
<span class="cp">#define                     SDH_DATA_CTL  0xffc0392c   </span><span class="cm">/* SDH Data Control */</span><span class="cp"></span>
<span class="cp">#define                     SDH_DATA_CNT  0xffc03930   </span><span class="cm">/* SDH Data Counter */</span><span class="cp"></span>
<span class="cp">#define                       SDH_STATUS  0xffc03934   </span><span class="cm">/* SDH Status */</span><span class="cp"></span>
<span class="cp">#define                   SDH_STATUS_CLR  0xffc03938   </span><span class="cm">/* SDH Status Clear */</span><span class="cp"></span>
<span class="cp">#define                        SDH_MASK0  0xffc0393c   </span><span class="cm">/* SDH Interrupt0 Mask */</span><span class="cp"></span>
<span class="cp">#define                        SDH_MASK1  0xffc03940   </span><span class="cm">/* SDH Interrupt1 Mask */</span><span class="cp"></span>
<span class="cp">#define                     SDH_FIFO_CNT  0xffc03948   </span><span class="cm">/* SDH FIFO Counter */</span><span class="cp"></span>
<span class="cp">#define                         SDH_FIFO  0xffc03980   </span><span class="cm">/* SDH Data FIFO */</span><span class="cp"></span>
<span class="cp">#define                     SDH_E_STATUS  0xffc039c0   </span><span class="cm">/* SDH Exception Status */</span><span class="cp"></span>
<span class="cp">#define                       SDH_E_MASK  0xffc039c4   </span><span class="cm">/* SDH Exception Mask */</span><span class="cp"></span>
<span class="cp">#define                          SDH_CFG  0xffc039c8   </span><span class="cm">/* SDH Configuration */</span><span class="cp"></span>
<span class="cp">#define                   SDH_RD_WAIT_EN  0xffc039cc   </span><span class="cm">/* SDH Read Wait Enable */</span><span class="cp"></span>
<span class="cp">#define                         SDH_PID0  0xffc039d0   </span><span class="cm">/* SDH Peripheral Identification0 */</span><span class="cp"></span>
<span class="cp">#define                         SDH_PID1  0xffc039d4   </span><span class="cm">/* SDH Peripheral Identification1 */</span><span class="cp"></span>
<span class="cp">#define                         SDH_PID2  0xffc039d8   </span><span class="cm">/* SDH Peripheral Identification2 */</span><span class="cp"></span>
<span class="cp">#define                         SDH_PID3  0xffc039dc   </span><span class="cm">/* SDH Peripheral Identification3 */</span><span class="cp"></span>
<span class="cp">#define                         SDH_PID4  0xffc039e0   </span><span class="cm">/* SDH Peripheral Identification4 */</span><span class="cp"></span>
<span class="cp">#define                         SDH_PID5  0xffc039e4   </span><span class="cm">/* SDH Peripheral Identification5 */</span><span class="cp"></span>
<span class="cp">#define                         SDH_PID6  0xffc039e8   </span><span class="cm">/* SDH Peripheral Identification6 */</span><span class="cp"></span>
<span class="cp">#define                         SDH_PID7  0xffc039ec   </span><span class="cm">/* SDH Peripheral Identification7 */</span><span class="cp"></span>

<span class="cm">/* HOST Port Registers */</span>

<span class="cp">#define                     HOST_CONTROL  0xffc03a00   </span><span class="cm">/* HOST Control Register */</span><span class="cp"></span>
<span class="cp">#define                      HOST_STATUS  0xffc03a04   </span><span class="cm">/* HOST Status Register */</span><span class="cp"></span>
<span class="cp">#define                     HOST_TIMEOUT  0xffc03a08   </span><span class="cm">/* HOST Acknowledge Mode Timeout Register */</span><span class="cp"></span>

<span class="cm">/* USB Control Registers */</span>

<span class="cp">#define                        USB_FADDR  0xffc03c00   </span><span class="cm">/* Function address register */</span><span class="cp"></span>
<span class="cp">#define                        USB_POWER  0xffc03c04   </span><span class="cm">/* Power management register */</span><span class="cp"></span>
<span class="cp">#define                       USB_INTRTX  0xffc03c08   </span><span class="cm">/* Interrupt register for endpoint 0 and Tx endpoint 1 to 7 */</span><span class="cp"></span>
<span class="cp">#define                       USB_INTRRX  0xffc03c0c   </span><span class="cm">/* Interrupt register for Rx endpoints 1 to 7 */</span><span class="cp"></span>
<span class="cp">#define                      USB_INTRTXE  0xffc03c10   </span><span class="cm">/* Interrupt enable register for IntrTx */</span><span class="cp"></span>
<span class="cp">#define                      USB_INTRRXE  0xffc03c14   </span><span class="cm">/* Interrupt enable register for IntrRx */</span><span class="cp"></span>
<span class="cp">#define                      USB_INTRUSB  0xffc03c18   </span><span class="cm">/* Interrupt register for common USB interrupts */</span><span class="cp"></span>
<span class="cp">#define                     USB_INTRUSBE  0xffc03c1c   </span><span class="cm">/* Interrupt enable register for IntrUSB */</span><span class="cp"></span>
<span class="cp">#define                        USB_FRAME  0xffc03c20   </span><span class="cm">/* USB frame number */</span><span class="cp"></span>
<span class="cp">#define                        USB_INDEX  0xffc03c24   </span><span class="cm">/* Index register for selecting the indexed endpoint registers */</span><span class="cp"></span>
<span class="cp">#define                     USB_TESTMODE  0xffc03c28   </span><span class="cm">/* Enabled USB 20 test modes */</span><span class="cp"></span>
<span class="cp">#define                     USB_GLOBINTR  0xffc03c2c   </span><span class="cm">/* Global Interrupt Mask register and Wakeup Exception Interrupt */</span><span class="cp"></span>
<span class="cp">#define                   USB_GLOBAL_CTL  0xffc03c30   </span><span class="cm">/* Global Clock Control for the core */</span><span class="cp"></span>

<span class="cm">/* USB Packet Control Registers */</span>

<span class="cp">#define                USB_TX_MAX_PACKET  0xffc03c40   </span><span class="cm">/* Maximum packet size for Host Tx endpoint */</span><span class="cp"></span>
<span class="cp">#define                         USB_CSR0  0xffc03c44   </span><span class="cm">/* Control Status register for endpoint 0 and Control Status register for Host Tx endpoint */</span><span class="cp"></span>
<span class="cp">#define                        USB_TXCSR  0xffc03c44   </span><span class="cm">/* Control Status register for endpoint 0 and Control Status register for Host Tx endpoint */</span><span class="cp"></span>
<span class="cp">#define                USB_RX_MAX_PACKET  0xffc03c48   </span><span class="cm">/* Maximum packet size for Host Rx endpoint */</span><span class="cp"></span>
<span class="cp">#define                        USB_RXCSR  0xffc03c4c   </span><span class="cm">/* Control Status register for Host Rx endpoint */</span><span class="cp"></span>
<span class="cp">#define                       USB_COUNT0  0xffc03c50   </span><span class="cm">/* Number of bytes received in endpoint 0 FIFO and Number of bytes received in Host Tx endpoint */</span><span class="cp"></span>
<span class="cp">#define                      USB_RXCOUNT  0xffc03c50   </span><span class="cm">/* Number of bytes received in endpoint 0 FIFO and Number of bytes received in Host Tx endpoint */</span><span class="cp"></span>
<span class="cp">#define                       USB_TXTYPE  0xffc03c54   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint */</span><span class="cp"></span>
<span class="cp">#define                    USB_NAKLIMIT0  0xffc03c58   </span><span class="cm">/* Sets the NAK response timeout on Endpoint 0 and on Bulk transfers for Host Tx endpoint */</span><span class="cp"></span>
<span class="cp">#define                   USB_TXINTERVAL  0xffc03c58   </span><span class="cm">/* Sets the NAK response timeout on Endpoint 0 and on Bulk transfers for Host Tx endpoint */</span><span class="cp"></span>
<span class="cp">#define                       USB_RXTYPE  0xffc03c5c   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint */</span><span class="cp"></span>
<span class="cp">#define                   USB_RXINTERVAL  0xffc03c60   </span><span class="cm">/* Sets the polling interval for Interrupt and Isochronous transfers or the NAK response timeout on Bulk transfers */</span><span class="cp"></span>
<span class="cp">#define                      USB_TXCOUNT  0xffc03c68   </span><span class="cm">/* Number of bytes to be written to the selected endpoint Tx FIFO */</span><span class="cp"></span>

<span class="cm">/* USB Endpoint FIFO Registers */</span>

<span class="cp">#define                     USB_EP0_FIFO  0xffc03c80   </span><span class="cm">/* Endpoint 0 FIFO */</span><span class="cp"></span>
<span class="cp">#define                     USB_EP1_FIFO  0xffc03c88   </span><span class="cm">/* Endpoint 1 FIFO */</span><span class="cp"></span>
<span class="cp">#define                     USB_EP2_FIFO  0xffc03c90   </span><span class="cm">/* Endpoint 2 FIFO */</span><span class="cp"></span>
<span class="cp">#define                     USB_EP3_FIFO  0xffc03c98   </span><span class="cm">/* Endpoint 3 FIFO */</span><span class="cp"></span>
<span class="cp">#define                     USB_EP4_FIFO  0xffc03ca0   </span><span class="cm">/* Endpoint 4 FIFO */</span><span class="cp"></span>
<span class="cp">#define                     USB_EP5_FIFO  0xffc03ca8   </span><span class="cm">/* Endpoint 5 FIFO */</span><span class="cp"></span>
<span class="cp">#define                     USB_EP6_FIFO  0xffc03cb0   </span><span class="cm">/* Endpoint 6 FIFO */</span><span class="cp"></span>
<span class="cp">#define                     USB_EP7_FIFO  0xffc03cb8   </span><span class="cm">/* Endpoint 7 FIFO */</span><span class="cp"></span>

<span class="cm">/* USB OTG Control Registers */</span>

<span class="cp">#define                  USB_OTG_DEV_CTL  0xffc03d00   </span><span class="cm">/* OTG Device Control Register */</span><span class="cp"></span>
<span class="cp">#define                 USB_OTG_VBUS_IRQ  0xffc03d04   </span><span class="cm">/* OTG VBUS Control Interrupts */</span><span class="cp"></span>
<span class="cp">#define                USB_OTG_VBUS_MASK  0xffc03d08   </span><span class="cm">/* VBUS Control Interrupt Enable */</span><span class="cp"></span>

<span class="cm">/* USB Phy Control Registers */</span>

<span class="cp">#define                     USB_LINKINFO  0xffc03d48   </span><span class="cm">/* Enables programming of some PHY-side delays */</span><span class="cp"></span>
<span class="cp">#define                        USB_VPLEN  0xffc03d4c   </span><span class="cm">/* Determines duration of VBUS pulse for VBUS charging */</span><span class="cp"></span>
<span class="cp">#define                      USB_HS_EOF1  0xffc03d50   </span><span class="cm">/* Time buffer for High-Speed transactions */</span><span class="cp"></span>
<span class="cp">#define                      USB_FS_EOF1  0xffc03d54   </span><span class="cm">/* Time buffer for Full-Speed transactions */</span><span class="cp"></span>
<span class="cp">#define                      USB_LS_EOF1  0xffc03d58   </span><span class="cm">/* Time buffer for Low-Speed transactions */</span><span class="cp"></span>

<span class="cm">/* (APHY_CNTRL is for ADI usage only) */</span>

<span class="cp">#define                   USB_APHY_CNTRL  0xffc03de0   </span><span class="cm">/* Register that increases visibility of Analog PHY */</span><span class="cp"></span>

<span class="cm">/* (APHY_CALIB is for ADI usage only) */</span>

<span class="cp">#define                   USB_APHY_CALIB  0xffc03de4   </span><span class="cm">/* Register used to set some calibration values */</span><span class="cp"></span>
<span class="cp">#define                  USB_APHY_CNTRL2  0xffc03de8   </span><span class="cm">/* Register used to prevent re-enumeration once Moab goes into hibernate mode */</span><span class="cp"></span>

<span class="cm">/* (PHY_TEST is for ADI usage only) */</span>

<span class="cp">#define                     USB_PHY_TEST  0xffc03dec   </span><span class="cm">/* Used for reducing simulation time and simplifies FIFO testability */</span><span class="cp"></span>
<span class="cp">#define                  USB_PLLOSC_CTRL  0xffc03df0   </span><span class="cm">/* Used to program different parameters for USB PLL and Oscillator */</span><span class="cp"></span>
<span class="cp">#define                   USB_SRP_CLKDIV  0xffc03df4   </span><span class="cm">/* Used to program clock divide value for the clock fed to the SRP detection logic */</span><span class="cp"></span>

<span class="cm">/* USB Endpoint 0 Control Registers */</span>

<span class="cp">#define                USB_EP_NI0_TXMAXP  0xffc03e00   </span><span class="cm">/* Maximum packet size for Host Tx endpoint0 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI0_TXCSR  0xffc03e04   </span><span class="cm">/* Control Status register for endpoint 0 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI0_RXMAXP  0xffc03e08   </span><span class="cm">/* Maximum packet size for Host Rx endpoint0 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI0_RXCSR  0xffc03e0c   </span><span class="cm">/* Control Status register for Host Rx endpoint0 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI0_RXCOUNT  0xffc03e10   </span><span class="cm">/* Number of bytes received in endpoint 0 FIFO */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI0_TXTYPE  0xffc03e14   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint0 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI0_TXINTERVAL  0xffc03e18   </span><span class="cm">/* Sets the NAK response timeout on Endpoint 0 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI0_RXTYPE  0xffc03e1c   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint0 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI0_RXINTERVAL  0xffc03e20   </span><span class="cm">/* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint0 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI0_TXCOUNT  0xffc03e28   </span><span class="cm">/* Number of bytes to be written to the endpoint0 Tx FIFO */</span><span class="cp"></span>

<span class="cm">/* USB Endpoint 1 Control Registers */</span>

<span class="cp">#define                USB_EP_NI1_TXMAXP  0xffc03e40   </span><span class="cm">/* Maximum packet size for Host Tx endpoint1 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI1_TXCSR  0xffc03e44   </span><span class="cm">/* Control Status register for endpoint1 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI1_RXMAXP  0xffc03e48   </span><span class="cm">/* Maximum packet size for Host Rx endpoint1 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI1_RXCSR  0xffc03e4c   </span><span class="cm">/* Control Status register for Host Rx endpoint1 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI1_RXCOUNT  0xffc03e50   </span><span class="cm">/* Number of bytes received in endpoint1 FIFO */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI1_TXTYPE  0xffc03e54   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint1 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI1_TXINTERVAL  0xffc03e58   </span><span class="cm">/* Sets the NAK response timeout on Endpoint1 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI1_RXTYPE  0xffc03e5c   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint1 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI1_RXINTERVAL  0xffc03e60   </span><span class="cm">/* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint1 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI1_TXCOUNT  0xffc03e68   </span><span class="cm">/* Number of bytes to be written to the+H102 endpoint1 Tx FIFO */</span><span class="cp"></span>

<span class="cm">/* USB Endpoint 2 Control Registers */</span>

<span class="cp">#define                USB_EP_NI2_TXMAXP  0xffc03e80   </span><span class="cm">/* Maximum packet size for Host Tx endpoint2 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI2_TXCSR  0xffc03e84   </span><span class="cm">/* Control Status register for endpoint2 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI2_RXMAXP  0xffc03e88   </span><span class="cm">/* Maximum packet size for Host Rx endpoint2 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI2_RXCSR  0xffc03e8c   </span><span class="cm">/* Control Status register for Host Rx endpoint2 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI2_RXCOUNT  0xffc03e90   </span><span class="cm">/* Number of bytes received in endpoint2 FIFO */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI2_TXTYPE  0xffc03e94   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint2 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI2_TXINTERVAL  0xffc03e98   </span><span class="cm">/* Sets the NAK response timeout on Endpoint2 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI2_RXTYPE  0xffc03e9c   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint2 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI2_RXINTERVAL  0xffc03ea0   </span><span class="cm">/* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint2 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI2_TXCOUNT  0xffc03ea8   </span><span class="cm">/* Number of bytes to be written to the endpoint2 Tx FIFO */</span><span class="cp"></span>

<span class="cm">/* USB Endpoint 3 Control Registers */</span>

<span class="cp">#define                USB_EP_NI3_TXMAXP  0xffc03ec0   </span><span class="cm">/* Maximum packet size for Host Tx endpoint3 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI3_TXCSR  0xffc03ec4   </span><span class="cm">/* Control Status register for endpoint3 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI3_RXMAXP  0xffc03ec8   </span><span class="cm">/* Maximum packet size for Host Rx endpoint3 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI3_RXCSR  0xffc03ecc   </span><span class="cm">/* Control Status register for Host Rx endpoint3 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI3_RXCOUNT  0xffc03ed0   </span><span class="cm">/* Number of bytes received in endpoint3 FIFO */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI3_TXTYPE  0xffc03ed4   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint3 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI3_TXINTERVAL  0xffc03ed8   </span><span class="cm">/* Sets the NAK response timeout on Endpoint3 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI3_RXTYPE  0xffc03edc   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint3 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI3_RXINTERVAL  0xffc03ee0   </span><span class="cm">/* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint3 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI3_TXCOUNT  0xffc03ee8   </span><span class="cm">/* Number of bytes to be written to the H124endpoint3 Tx FIFO */</span><span class="cp"></span>

<span class="cm">/* USB Endpoint 4 Control Registers */</span>

<span class="cp">#define                USB_EP_NI4_TXMAXP  0xffc03f00   </span><span class="cm">/* Maximum packet size for Host Tx endpoint4 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI4_TXCSR  0xffc03f04   </span><span class="cm">/* Control Status register for endpoint4 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI4_RXMAXP  0xffc03f08   </span><span class="cm">/* Maximum packet size for Host Rx endpoint4 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI4_RXCSR  0xffc03f0c   </span><span class="cm">/* Control Status register for Host Rx endpoint4 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI4_RXCOUNT  0xffc03f10   </span><span class="cm">/* Number of bytes received in endpoint4 FIFO */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI4_TXTYPE  0xffc03f14   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint4 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI4_TXINTERVAL  0xffc03f18   </span><span class="cm">/* Sets the NAK response timeout on Endpoint4 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI4_RXTYPE  0xffc03f1c   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint4 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI4_RXINTERVAL  0xffc03f20   </span><span class="cm">/* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint4 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI4_TXCOUNT  0xffc03f28   </span><span class="cm">/* Number of bytes to be written to the endpoint4 Tx FIFO */</span><span class="cp"></span>

<span class="cm">/* USB Endpoint 5 Control Registers */</span>

<span class="cp">#define                USB_EP_NI5_TXMAXP  0xffc03f40   </span><span class="cm">/* Maximum packet size for Host Tx endpoint5 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI5_TXCSR  0xffc03f44   </span><span class="cm">/* Control Status register for endpoint5 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI5_RXMAXP  0xffc03f48   </span><span class="cm">/* Maximum packet size for Host Rx endpoint5 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI5_RXCSR  0xffc03f4c   </span><span class="cm">/* Control Status register for Host Rx endpoint5 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI5_RXCOUNT  0xffc03f50   </span><span class="cm">/* Number of bytes received in endpoint5 FIFO */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI5_TXTYPE  0xffc03f54   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint5 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI5_TXINTERVAL  0xffc03f58   </span><span class="cm">/* Sets the NAK response timeout on Endpoint5 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI5_RXTYPE  0xffc03f5c   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint5 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI5_RXINTERVAL  0xffc03f60   </span><span class="cm">/* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint5 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI5_TXCOUNT  0xffc03f68   </span><span class="cm">/* Number of bytes to be written to the H145endpoint5 Tx FIFO */</span><span class="cp"></span>

<span class="cm">/* USB Endpoint 6 Control Registers */</span>

<span class="cp">#define                USB_EP_NI6_TXMAXP  0xffc03f80   </span><span class="cm">/* Maximum packet size for Host Tx endpoint6 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI6_TXCSR  0xffc03f84   </span><span class="cm">/* Control Status register for endpoint6 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI6_RXMAXP  0xffc03f88   </span><span class="cm">/* Maximum packet size for Host Rx endpoint6 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI6_RXCSR  0xffc03f8c   </span><span class="cm">/* Control Status register for Host Rx endpoint6 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI6_RXCOUNT  0xffc03f90   </span><span class="cm">/* Number of bytes received in endpoint6 FIFO */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI6_TXTYPE  0xffc03f94   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint6 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI6_TXINTERVAL  0xffc03f98   </span><span class="cm">/* Sets the NAK response timeout on Endpoint6 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI6_RXTYPE  0xffc03f9c   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint6 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI6_RXINTERVAL  0xffc03fa0   </span><span class="cm">/* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint6 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI6_TXCOUNT  0xffc03fa8   </span><span class="cm">/* Number of bytes to be written to the endpoint6 Tx FIFO */</span><span class="cp"></span>

<span class="cm">/* USB Endpoint 7 Control Registers */</span>

<span class="cp">#define                USB_EP_NI7_TXMAXP  0xffc03fc0   </span><span class="cm">/* Maximum packet size for Host Tx endpoint7 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI7_TXCSR  0xffc03fc4   </span><span class="cm">/* Control Status register for endpoint7 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI7_RXMAXP  0xffc03fc8   </span><span class="cm">/* Maximum packet size for Host Rx endpoint7 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI7_RXCSR  0xffc03fcc   </span><span class="cm">/* Control Status register for Host Rx endpoint7 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI7_RXCOUNT  0xffc03fd0   </span><span class="cm">/* Number of bytes received in endpoint7 FIFO */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI7_TXTYPE  0xffc03fd4   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint7 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI7_TXINTERVAL  0xffc03fd8   </span><span class="cm">/* Sets the NAK response timeout on Endpoint7 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI7_RXTYPE  0xffc03fdc   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint7 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI7_RXINTERVAL  0xffc03fe0   </span><span class="cm">/* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint7 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI7_TXCOUNT  0xffc03fe8   </span><span class="cm">/* Number of bytes to be written to the endpoint7 Tx FIFO */</span><span class="cp"></span>

<span class="cp">#define                USB_DMA_INTERRUPT  0xffc04000   </span><span class="cm">/* Indicates pending interrupts for the DMA channels */</span><span class="cp"></span>

<span class="cm">/* USB Channel 0 Config Registers */</span>

<span class="cp">#define                  USB_DMA0CONTROL  0xffc04004   </span><span class="cm">/* DMA master channel 0 configuration */</span><span class="cp"></span>
<span class="cp">#define                  USB_DMA0ADDRLOW  0xffc04008   </span><span class="cm">/* Lower 16-bits of memory source/destination address for DMA master channel 0 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA0ADDRHIGH  0xffc0400c   </span><span class="cm">/* Upper 16-bits of memory source/destination address for DMA master channel 0 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA0COUNTLOW  0xffc04010   </span><span class="cm">/* Lower 16-bits of byte count of DMA transfer for DMA master channel 0 */</span><span class="cp"></span>
<span class="cp">#define                USB_DMA0COUNTHIGH  0xffc04014   </span><span class="cm">/* Upper 16-bits of byte count of DMA transfer for DMA master channel 0 */</span><span class="cp"></span>

<span class="cm">/* USB Channel 1 Config Registers */</span>

<span class="cp">#define                  USB_DMA1CONTROL  0xffc04024   </span><span class="cm">/* DMA master channel 1 configuration */</span><span class="cp"></span>
<span class="cp">#define                  USB_DMA1ADDRLOW  0xffc04028   </span><span class="cm">/* Lower 16-bits of memory source/destination address for DMA master channel 1 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA1ADDRHIGH  0xffc0402c   </span><span class="cm">/* Upper 16-bits of memory source/destination address for DMA master channel 1 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA1COUNTLOW  0xffc04030   </span><span class="cm">/* Lower 16-bits of byte count of DMA transfer for DMA master channel 1 */</span><span class="cp"></span>
<span class="cp">#define                USB_DMA1COUNTHIGH  0xffc04034   </span><span class="cm">/* Upper 16-bits of byte count of DMA transfer for DMA master channel 1 */</span><span class="cp"></span>

<span class="cm">/* USB Channel 2 Config Registers */</span>

<span class="cp">#define                  USB_DMA2CONTROL  0xffc04044   </span><span class="cm">/* DMA master channel 2 configuration */</span><span class="cp"></span>
<span class="cp">#define                  USB_DMA2ADDRLOW  0xffc04048   </span><span class="cm">/* Lower 16-bits of memory source/destination address for DMA master channel 2 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA2ADDRHIGH  0xffc0404c   </span><span class="cm">/* Upper 16-bits of memory source/destination address for DMA master channel 2 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA2COUNTLOW  0xffc04050   </span><span class="cm">/* Lower 16-bits of byte count of DMA transfer for DMA master channel 2 */</span><span class="cp"></span>
<span class="cp">#define                USB_DMA2COUNTHIGH  0xffc04054   </span><span class="cm">/* Upper 16-bits of byte count of DMA transfer for DMA master channel 2 */</span><span class="cp"></span>

<span class="cm">/* USB Channel 3 Config Registers */</span>

<span class="cp">#define                  USB_DMA3CONTROL  0xffc04064   </span><span class="cm">/* DMA master channel 3 configuration */</span><span class="cp"></span>
<span class="cp">#define                  USB_DMA3ADDRLOW  0xffc04068   </span><span class="cm">/* Lower 16-bits of memory source/destination address for DMA master channel 3 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA3ADDRHIGH  0xffc0406c   </span><span class="cm">/* Upper 16-bits of memory source/destination address for DMA master channel 3 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA3COUNTLOW  0xffc04070   </span><span class="cm">/* Lower 16-bits of byte count of DMA transfer for DMA master channel 3 */</span><span class="cp"></span>
<span class="cp">#define                USB_DMA3COUNTHIGH  0xffc04074   </span><span class="cm">/* Upper 16-bits of byte count of DMA transfer for DMA master channel 3 */</span><span class="cp"></span>

<span class="cm">/* USB Channel 4 Config Registers */</span>

<span class="cp">#define                  USB_DMA4CONTROL  0xffc04084   </span><span class="cm">/* DMA master channel 4 configuration */</span><span class="cp"></span>
<span class="cp">#define                  USB_DMA4ADDRLOW  0xffc04088   </span><span class="cm">/* Lower 16-bits of memory source/destination address for DMA master channel 4 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA4ADDRHIGH  0xffc0408c   </span><span class="cm">/* Upper 16-bits of memory source/destination address for DMA master channel 4 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA4COUNTLOW  0xffc04090   </span><span class="cm">/* Lower 16-bits of byte count of DMA transfer for DMA master channel 4 */</span><span class="cp"></span>
<span class="cp">#define                USB_DMA4COUNTHIGH  0xffc04094   </span><span class="cm">/* Upper 16-bits of byte count of DMA transfer for DMA master channel 4 */</span><span class="cp"></span>

<span class="cm">/* USB Channel 5 Config Registers */</span>

<span class="cp">#define                  USB_DMA5CONTROL  0xffc040a4   </span><span class="cm">/* DMA master channel 5 configuration */</span><span class="cp"></span>
<span class="cp">#define                  USB_DMA5ADDRLOW  0xffc040a8   </span><span class="cm">/* Lower 16-bits of memory source/destination address for DMA master channel 5 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA5ADDRHIGH  0xffc040ac   </span><span class="cm">/* Upper 16-bits of memory source/destination address for DMA master channel 5 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA5COUNTLOW  0xffc040b0   </span><span class="cm">/* Lower 16-bits of byte count of DMA transfer for DMA master channel 5 */</span><span class="cp"></span>
<span class="cp">#define                USB_DMA5COUNTHIGH  0xffc040b4   </span><span class="cm">/* Upper 16-bits of byte count of DMA transfer for DMA master channel 5 */</span><span class="cp"></span>

<span class="cm">/* USB Channel 6 Config Registers */</span>

<span class="cp">#define                  USB_DMA6CONTROL  0xffc040c4   </span><span class="cm">/* DMA master channel 6 configuration */</span><span class="cp"></span>
<span class="cp">#define                  USB_DMA6ADDRLOW  0xffc040c8   </span><span class="cm">/* Lower 16-bits of memory source/destination address for DMA master channel 6 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA6ADDRHIGH  0xffc040cc   </span><span class="cm">/* Upper 16-bits of memory source/destination address for DMA master channel 6 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA6COUNTLOW  0xffc040d0   </span><span class="cm">/* Lower 16-bits of byte count of DMA transfer for DMA master channel 6 */</span><span class="cp"></span>
<span class="cp">#define                USB_DMA6COUNTHIGH  0xffc040d4   </span><span class="cm">/* Upper 16-bits of byte count of DMA transfer for DMA master channel 6 */</span><span class="cp"></span>

<span class="cm">/* USB Channel 7 Config Registers */</span>

<span class="cp">#define                  USB_DMA7CONTROL  0xffc040e4   </span><span class="cm">/* DMA master channel 7 configuration */</span><span class="cp"></span>
<span class="cp">#define                  USB_DMA7ADDRLOW  0xffc040e8   </span><span class="cm">/* Lower 16-bits of memory source/destination address for DMA master channel 7 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA7ADDRHIGH  0xffc040ec   </span><span class="cm">/* Upper 16-bits of memory source/destination address for DMA master channel 7 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA7COUNTLOW  0xffc040f0   </span><span class="cm">/* Lower 16-bits of byte count of DMA transfer for DMA master channel 7 */</span><span class="cp"></span>
<span class="cp">#define                USB_DMA7COUNTHIGH  0xffc040f4   </span><span class="cm">/* Upper 16-bits of byte count of DMA transfer for DMA master channel 7 */</span><span class="cp"></span>

<span class="cm">/* Keypad Registers */</span>

<span class="cp">#define                         KPAD_CTL  0xffc04100   </span><span class="cm">/* Controls keypad module enable and disable */</span><span class="cp"></span>
<span class="cp">#define                    KPAD_PRESCALE  0xffc04104   </span><span class="cm">/* Establish a time base for programing the KPAD_MSEL register */</span><span class="cp"></span>
<span class="cp">#define                        KPAD_MSEL  0xffc04108   </span><span class="cm">/* Selects delay parameters for keypad interface sensitivity */</span><span class="cp"></span>
<span class="cp">#define                      KPAD_ROWCOL  0xffc0410c   </span><span class="cm">/* Captures the row and column output values of the keys pressed */</span><span class="cp"></span>
<span class="cp">#define                        KPAD_STAT  0xffc04110   </span><span class="cm">/* Holds and clears the status of the keypad interface interrupt */</span><span class="cp"></span>
<span class="cp">#define                    KPAD_SOFTEVAL  0xffc04114   </span><span class="cm">/* Lets software force keypad interface to check for keys being pressed */</span><span class="cp"></span>

<span class="cm">/* Pixel Compositor (PIXC) Registers */</span>

<span class="cp">#define                         PIXC_CTL  0xffc04400   </span><span class="cm">/* Overlay enable, resampling mode, I/O data format, transparency enable, watermark level, FIFO status */</span><span class="cp"></span>
<span class="cp">#define                         PIXC_PPL  0xffc04404   </span><span class="cm">/* Holds the number of pixels per line of the display */</span><span class="cp"></span>
<span class="cp">#define                         PIXC_LPF  0xffc04408   </span><span class="cm">/* Holds the number of lines per frame of the display */</span><span class="cp"></span>
<span class="cp">#define                     PIXC_AHSTART  0xffc0440c   </span><span class="cm">/* Contains horizontal start pixel information of the overlay data (set A) */</span><span class="cp"></span>
<span class="cp">#define                       PIXC_AHEND  0xffc04410   </span><span class="cm">/* Contains horizontal end pixel information of the overlay data (set A) */</span><span class="cp"></span>
<span class="cp">#define                     PIXC_AVSTART  0xffc04414   </span><span class="cm">/* Contains vertical start pixel information of the overlay data (set A) */</span><span class="cp"></span>
<span class="cp">#define                       PIXC_AVEND  0xffc04418   </span><span class="cm">/* Contains vertical end pixel information of the overlay data (set A) */</span><span class="cp"></span>
<span class="cp">#define                     PIXC_ATRANSP  0xffc0441c   </span><span class="cm">/* Contains the transparency ratio (set A) */</span><span class="cp"></span>
<span class="cp">#define                     PIXC_BHSTART  0xffc04420   </span><span class="cm">/* Contains horizontal start pixel information of the overlay data (set B) */</span><span class="cp"></span>
<span class="cp">#define                       PIXC_BHEND  0xffc04424   </span><span class="cm">/* Contains horizontal end pixel information of the overlay data (set B) */</span><span class="cp"></span>
<span class="cp">#define                     PIXC_BVSTART  0xffc04428   </span><span class="cm">/* Contains vertical start pixel information of the overlay data (set B) */</span><span class="cp"></span>
<span class="cp">#define                       PIXC_BVEND  0xffc0442c   </span><span class="cm">/* Contains vertical end pixel information of the overlay data (set B) */</span><span class="cp"></span>
<span class="cp">#define                     PIXC_BTRANSP  0xffc04430   </span><span class="cm">/* Contains the transparency ratio (set B) */</span><span class="cp"></span>
<span class="cp">#define                    PIXC_INTRSTAT  0xffc0443c   </span><span class="cm">/* Overlay interrupt configuration/status */</span><span class="cp"></span>
<span class="cp">#define                       PIXC_RYCON  0xffc04440   </span><span class="cm">/* Color space conversion matrix register. Contains the R/Y conversion coefficients */</span><span class="cp"></span>
<span class="cp">#define                       PIXC_GUCON  0xffc04444   </span><span class="cm">/* Color space conversion matrix register. Contains the G/U conversion coefficients */</span><span class="cp"></span>
<span class="cp">#define                       PIXC_BVCON  0xffc04448   </span><span class="cm">/* Color space conversion matrix register. Contains the B/V conversion coefficients */</span><span class="cp"></span>
<span class="cp">#define                      PIXC_CCBIAS  0xffc0444c   </span><span class="cm">/* Bias values for the color space conversion matrix */</span><span class="cp"></span>
<span class="cp">#define                          PIXC_TC  0xffc04450   </span><span class="cm">/* Holds the transparent color value */</span><span class="cp"></span>

<span class="cm">/* Handshake MDMA 0 Registers */</span>

<span class="cp">#define                   HMDMA0_CONTROL  0xffc04500   </span><span class="cm">/* Handshake MDMA0 Control Register */</span><span class="cp"></span>
<span class="cp">#define                    HMDMA0_ECINIT  0xffc04504   </span><span class="cm">/* Handshake MDMA0 Initial Edge Count Register */</span><span class="cp"></span>
<span class="cp">#define                    HMDMA0_BCINIT  0xffc04508   </span><span class="cm">/* Handshake MDMA0 Initial Block Count Register */</span><span class="cp"></span>
<span class="cp">#define                  HMDMA0_ECURGENT  0xffc0450c   </span><span class="cm">/* Handshake MDMA0 Urgent Edge Count Threshold Register */</span><span class="cp"></span>
<span class="cp">#define                HMDMA0_ECOVERFLOW  0xffc04510   </span><span class="cm">/* Handshake MDMA0 Edge Count Overflow Interrupt Register */</span><span class="cp"></span>
<span class="cp">#define                    HMDMA0_ECOUNT  0xffc04514   </span><span class="cm">/* Handshake MDMA0 Current Edge Count Register */</span><span class="cp"></span>
<span class="cp">#define                    HMDMA0_BCOUNT  0xffc04518   </span><span class="cm">/* Handshake MDMA0 Current Block Count Register */</span><span class="cp"></span>

<span class="cm">/* Handshake MDMA 1 Registers */</span>

<span class="cp">#define                   HMDMA1_CONTROL  0xffc04540   </span><span class="cm">/* Handshake MDMA1 Control Register */</span><span class="cp"></span>
<span class="cp">#define                    HMDMA1_ECINIT  0xffc04544   </span><span class="cm">/* Handshake MDMA1 Initial Edge Count Register */</span><span class="cp"></span>
<span class="cp">#define                    HMDMA1_BCINIT  0xffc04548   </span><span class="cm">/* Handshake MDMA1 Initial Block Count Register */</span><span class="cp"></span>
<span class="cp">#define                  HMDMA1_ECURGENT  0xffc0454c   </span><span class="cm">/* Handshake MDMA1 Urgent Edge Count Threshold Register */</span><span class="cp"></span>
<span class="cp">#define                HMDMA1_ECOVERFLOW  0xffc04550   </span><span class="cm">/* Handshake MDMA1 Edge Count Overflow Interrupt Register */</span><span class="cp"></span>
<span class="cp">#define                    HMDMA1_ECOUNT  0xffc04554   </span><span class="cm">/* Handshake MDMA1 Current Edge Count Register */</span><span class="cp"></span>
<span class="cp">#define                    HMDMA1_BCOUNT  0xffc04558   </span><span class="cm">/* Handshake MDMA1 Current Block Count Register */</span><span class="cp"></span>


<span class="cm">/* ********************************************************** */</span>
<span class="cm">/*     SINGLE BIT MACRO PAIRS (bit mask and negated one)      */</span>
<span class="cm">/*     and MULTI BIT READ MACROS                              */</span>
<span class="cm">/* ********************************************************** */</span>

<span class="cm">/* Bit masks for PIXC_CTL */</span>

<span class="cp">#define                   PIXC_EN  0x1        </span><span class="cm">/* Pixel Compositor Enable */</span><span class="cp"></span>
<span class="cp">#define                  OVR_A_EN  0x2        </span><span class="cm">/* Overlay A Enable */</span><span class="cp"></span>
<span class="cp">#define                  OVR_B_EN  0x4        </span><span class="cm">/* Overlay B Enable */</span><span class="cp"></span>
<span class="cp">#define                  IMG_FORM  0x8        </span><span class="cm">/* Image Data Format */</span><span class="cp"></span>
<span class="cp">#define                  OVR_FORM  0x10       </span><span class="cm">/* Overlay Data Format */</span><span class="cp"></span>
<span class="cp">#define                  OUT_FORM  0x20       </span><span class="cm">/* Output Data Format */</span><span class="cp"></span>
<span class="cp">#define                   UDS_MOD  0x40       </span><span class="cm">/* Resampling Mode */</span><span class="cp"></span>
<span class="cp">#define                     TC_EN  0x80       </span><span class="cm">/* Transparent Color Enable */</span><span class="cp"></span>
<span class="cp">#define                  IMG_STAT  0x300      </span><span class="cm">/* Image FIFO Status */</span><span class="cp"></span>
<span class="cp">#define                  OVR_STAT  0xc00      </span><span class="cm">/* Overlay FIFO Status */</span><span class="cp"></span>
<span class="cp">#define                    WM_LVL  0x3000     </span><span class="cm">/* FIFO Watermark Level */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_AHSTART */</span>

<span class="cp">#define                  A_HSTART  0xfff      </span><span class="cm">/* Horizontal Start Coordinates */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_AHEND */</span>

<span class="cp">#define                    A_HEND  0xfff      </span><span class="cm">/* Horizontal End Coordinates */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_AVSTART */</span>

<span class="cp">#define                  A_VSTART  0x3ff      </span><span class="cm">/* Vertical Start Coordinates */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_AVEND */</span>

<span class="cp">#define                    A_VEND  0x3ff      </span><span class="cm">/* Vertical End Coordinates */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_ATRANSP */</span>

<span class="cp">#define                  A_TRANSP  0xf        </span><span class="cm">/* Transparency Value */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_BHSTART */</span>

<span class="cp">#define                  B_HSTART  0xfff      </span><span class="cm">/* Horizontal Start Coordinates */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_BHEND */</span>

<span class="cp">#define                    B_HEND  0xfff      </span><span class="cm">/* Horizontal End Coordinates */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_BVSTART */</span>

<span class="cp">#define                  B_VSTART  0x3ff      </span><span class="cm">/* Vertical Start Coordinates */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_BVEND */</span>

<span class="cp">#define                    B_VEND  0x3ff      </span><span class="cm">/* Vertical End Coordinates */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_BTRANSP */</span>

<span class="cp">#define                  B_TRANSP  0xf        </span><span class="cm">/* Transparency Value */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_INTRSTAT */</span>

<span class="cp">#define                OVR_INT_EN  0x1        </span><span class="cm">/* Interrupt at End of Last Valid Overlay */</span><span class="cp"></span>
<span class="cp">#define                FRM_INT_EN  0x2        </span><span class="cm">/* Interrupt at End of Frame */</span><span class="cp"></span>
<span class="cp">#define              OVR_INT_STAT  0x4        </span><span class="cm">/* Overlay Interrupt Status */</span><span class="cp"></span>
<span class="cp">#define              FRM_INT_STAT  0x8        </span><span class="cm">/* Frame Interrupt Status */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_RYCON */</span>

<span class="cp">#define                       A11  0x3ff      </span><span class="cm">/* A11 in the Coefficient Matrix */</span><span class="cp"></span>
<span class="cp">#define                       A12  0xffc00    </span><span class="cm">/* A12 in the Coefficient Matrix */</span><span class="cp"></span>
<span class="cp">#define                       A13  0x3ff00000 </span><span class="cm">/* A13 in the Coefficient Matrix */</span><span class="cp"></span>
<span class="cp">#define                  RY_MULT4  0x40000000 </span><span class="cm">/* Multiply Row by 4 */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_GUCON */</span>

<span class="cp">#define                       A21  0x3ff      </span><span class="cm">/* A21 in the Coefficient Matrix */</span><span class="cp"></span>
<span class="cp">#define                       A22  0xffc00    </span><span class="cm">/* A22 in the Coefficient Matrix */</span><span class="cp"></span>
<span class="cp">#define                       A23  0x3ff00000 </span><span class="cm">/* A23 in the Coefficient Matrix */</span><span class="cp"></span>
<span class="cp">#define                  GU_MULT4  0x40000000 </span><span class="cm">/* Multiply Row by 4 */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_BVCON */</span>

<span class="cp">#define                       A31  0x3ff      </span><span class="cm">/* A31 in the Coefficient Matrix */</span><span class="cp"></span>
<span class="cp">#define                       A32  0xffc00    </span><span class="cm">/* A32 in the Coefficient Matrix */</span><span class="cp"></span>
<span class="cp">#define                       A33  0x3ff00000 </span><span class="cm">/* A33 in the Coefficient Matrix */</span><span class="cp"></span>
<span class="cp">#define                  BV_MULT4  0x40000000 </span><span class="cm">/* Multiply Row by 4 */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_CCBIAS */</span>

<span class="cp">#define                       A14  0x3ff      </span><span class="cm">/* A14 in the Bias Vector */</span><span class="cp"></span>
<span class="cp">#define                       A24  0xffc00    </span><span class="cm">/* A24 in the Bias Vector */</span><span class="cp"></span>
<span class="cp">#define                       A34  0x3ff00000 </span><span class="cm">/* A34 in the Bias Vector */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PIXC_TC */</span>

<span class="cp">#define                  RY_TRANS  0xff       </span><span class="cm">/* Transparent Color - R/Y Component */</span><span class="cp"></span>
<span class="cp">#define                  GU_TRANS  0xff00     </span><span class="cm">/* Transparent Color - G/U Component */</span><span class="cp"></span>
<span class="cp">#define                  BV_TRANS  0xff0000   </span><span class="cm">/* Transparent Color - B/V Component */</span><span class="cp"></span>

<span class="cm">/* Bit masks for HOST_CONTROL */</span>

<span class="cp">#define                   HOST_EN  0x1        </span><span class="cm">/* Host Enable */</span><span class="cp"></span>
<span class="cp">#define                  HOST_END  0x2        </span><span class="cm">/* Host Endianess */</span><span class="cp"></span>
<span class="cp">#define                 DATA_SIZE  0x4        </span><span class="cm">/* Data Size */</span><span class="cp"></span>
<span class="cp">#define                  HOST_RST  0x8        </span><span class="cm">/* Host Reset */</span><span class="cp"></span>
<span class="cp">#define                  HRDY_OVR  0x20       </span><span class="cm">/* Host Ready Override */</span><span class="cp"></span>
<span class="cp">#define                  INT_MODE  0x40       </span><span class="cm">/* Interrupt Mode */</span><span class="cp"></span>
<span class="cp">#define                     BT_EN  0x80       </span><span class="cm">/* Bus Timeout Enable */</span><span class="cp"></span>
<span class="cp">#define                       EHW  0x100      </span><span class="cm">/* Enable Host Write */</span><span class="cp"></span>
<span class="cp">#define                       EHR  0x200      </span><span class="cm">/* Enable Host Read */</span><span class="cp"></span>
<span class="cp">#define                       BDR  0x400      </span><span class="cm">/* Burst DMA Requests */</span><span class="cp"></span>

<span class="cm">/* Bit masks for HOST_STATUS */</span>

<span class="cp">#define                 DMA_READY  0x1        </span><span class="cm">/* DMA Ready */</span><span class="cp"></span>
<span class="cp">#define                  FIFOFULL  0x2        </span><span class="cm">/* FIFO Full */</span><span class="cp"></span>
<span class="cp">#define                 FIFOEMPTY  0x4        </span><span class="cm">/* FIFO Empty */</span><span class="cp"></span>
<span class="cp">#define              DMA_COMPLETE  0x8        </span><span class="cm">/* DMA Complete */</span><span class="cp"></span>
<span class="cp">#define                      HSHK  0x10       </span><span class="cm">/* Host Handshake */</span><span class="cp"></span>
<span class="cp">#define                 HSTIMEOUT  0x20       </span><span class="cm">/* Host Timeout */</span><span class="cp"></span>
<span class="cp">#define                      HIRQ  0x40       </span><span class="cm">/* Host Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define                ALLOW_CNFG  0x80       </span><span class="cm">/* Allow New Configuration */</span><span class="cp"></span>
<span class="cp">#define                   DMA_DIR  0x100      </span><span class="cm">/* DMA Direction */</span><span class="cp"></span>
<span class="cp">#define                       BTE  0x200      </span><span class="cm">/* Bus Timeout Enabled */</span><span class="cp"></span>

<span class="cm">/* Bit masks for HOST_TIMEOUT */</span>

<span class="cp">#define             COUNT_TIMEOUT  0x7ff      </span><span class="cm">/* Host Timeout count */</span><span class="cp"></span>

<span class="cm">/* Bit masks for KPAD_CTL */</span>

<span class="cp">#define                   KPAD_EN  0x1        </span><span class="cm">/* Keypad Enable */</span><span class="cp"></span>
<span class="cp">#define              KPAD_IRQMODE  0x6        </span><span class="cm">/* Key Press Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define                KPAD_ROWEN  0x1c00     </span><span class="cm">/* Row Enable Width */</span><span class="cp"></span>
<span class="cp">#define                KPAD_COLEN  0xe000     </span><span class="cm">/* Column Enable Width */</span><span class="cp"></span>

<span class="cm">/* Bit masks for KPAD_PRESCALE */</span>

<span class="cp">#define         KPAD_PRESCALE_VAL  0x3f       </span><span class="cm">/* Key Prescale Value */</span><span class="cp"></span>

<span class="cm">/* Bit masks for KPAD_MSEL */</span>

<span class="cp">#define                DBON_SCALE  0xff       </span><span class="cm">/* Debounce Scale Value */</span><span class="cp"></span>
<span class="cp">#define              COLDRV_SCALE  0xff00     </span><span class="cm">/* Column Driver Scale Value */</span><span class="cp"></span>

<span class="cm">/* Bit masks for KPAD_ROWCOL */</span>

<span class="cp">#define                  KPAD_ROW  0xff       </span><span class="cm">/* Rows Pressed */</span><span class="cp"></span>
<span class="cp">#define                  KPAD_COL  0xff00     </span><span class="cm">/* Columns Pressed */</span><span class="cp"></span>

<span class="cm">/* Bit masks for KPAD_STAT */</span>

<span class="cp">#define                  KPAD_IRQ  0x1        </span><span class="cm">/* Keypad Interrupt Status */</span><span class="cp"></span>
<span class="cp">#define              KPAD_MROWCOL  0x6        </span><span class="cm">/* Multiple Row/Column Keypress Status */</span><span class="cp"></span>
<span class="cp">#define              KPAD_PRESSED  0x8        </span><span class="cm">/* Key press current status */</span><span class="cp"></span>

<span class="cm">/* Bit masks for KPAD_SOFTEVAL */</span>

<span class="cp">#define           KPAD_SOFTEVAL_E  0x2        </span><span class="cm">/* Software Programmable Force Evaluate */</span><span class="cp"></span>

<span class="cm">/* Bit masks for ATAPI_CONTROL */</span>

<span class="cp">#define                 PIO_START  0x1        </span><span class="cm">/* Start PIO/Reg Op */</span><span class="cp"></span>
<span class="cp">#define               MULTI_START  0x2        </span><span class="cm">/* Start Multi-DMA Op */</span><span class="cp"></span>
<span class="cp">#define               ULTRA_START  0x4        </span><span class="cm">/* Start Ultra-DMA Op */</span><span class="cp"></span>
<span class="cp">#define                  XFER_DIR  0x8        </span><span class="cm">/* Transfer Direction */</span><span class="cp"></span>
<span class="cp">#define                  IORDY_EN  0x10       </span><span class="cm">/* IORDY Enable */</span><span class="cp"></span>
<span class="cp">#define                FIFO_FLUSH  0x20       </span><span class="cm">/* Flush FIFOs */</span><span class="cp"></span>
<span class="cp">#define                  SOFT_RST  0x40       </span><span class="cm">/* Soft Reset */</span><span class="cp"></span>
<span class="cp">#define                   DEV_RST  0x80       </span><span class="cm">/* Device Reset */</span><span class="cp"></span>
<span class="cp">#define                TFRCNT_RST  0x100      </span><span class="cm">/* Trans Count Reset */</span><span class="cp"></span>
<span class="cp">#define               END_ON_TERM  0x200      </span><span class="cm">/* End/Terminate Select */</span><span class="cp"></span>
<span class="cp">#define               PIO_USE_DMA  0x400      </span><span class="cm">/* PIO-DMA Enable */</span><span class="cp"></span>
<span class="cp">#define          UDMAIN_FIFO_THRS  0xf000     </span><span class="cm">/* Ultra DMA-IN FIFO Threshold */</span><span class="cp"></span>

<span class="cm">/* Bit masks for ATAPI_STATUS */</span>

<span class="cp">#define               PIO_XFER_ON  0x1        </span><span class="cm">/* PIO transfer in progress */</span><span class="cp"></span>
<span class="cp">#define             MULTI_XFER_ON  0x2        </span><span class="cm">/* Multi-word DMA transfer in progress */</span><span class="cp"></span>
<span class="cp">#define             ULTRA_XFER_ON  0x4        </span><span class="cm">/* Ultra DMA transfer in progress */</span><span class="cp"></span>
<span class="cp">#define               ULTRA_IN_FL  0xf0       </span><span class="cm">/* Ultra DMA Input FIFO Level */</span><span class="cp"></span>

<span class="cm">/* Bit masks for ATAPI_DEV_ADDR */</span>

<span class="cp">#define                  DEV_ADDR  0x1f       </span><span class="cm">/* Device Address */</span><span class="cp"></span>

<span class="cm">/* Bit masks for ATAPI_INT_MASK */</span>

<span class="cp">#define        ATAPI_DEV_INT_MASK  0x1        </span><span class="cm">/* Device interrupt mask */</span><span class="cp"></span>
<span class="cp">#define             PIO_DONE_MASK  0x2        </span><span class="cm">/* PIO transfer done interrupt mask */</span><span class="cp"></span>
<span class="cp">#define           MULTI_DONE_MASK  0x4        </span><span class="cm">/* Multi-DMA transfer done interrupt mask */</span><span class="cp"></span>
<span class="cp">#define          UDMAIN_DONE_MASK  0x8        </span><span class="cm">/* Ultra-DMA in transfer done interrupt mask */</span><span class="cp"></span>
<span class="cp">#define         UDMAOUT_DONE_MASK  0x10       </span><span class="cm">/* Ultra-DMA out transfer done interrupt mask */</span><span class="cp"></span>
<span class="cp">#define       HOST_TERM_XFER_MASK  0x20       </span><span class="cm">/* Host terminate current transfer interrupt mask */</span><span class="cp"></span>
<span class="cp">#define           MULTI_TERM_MASK  0x40       </span><span class="cm">/* Device terminate Multi-DMA transfer interrupt mask */</span><span class="cp"></span>
<span class="cp">#define          UDMAIN_TERM_MASK  0x80       </span><span class="cm">/* Device terminate Ultra-DMA-in transfer interrupt mask */</span><span class="cp"></span>
<span class="cp">#define         UDMAOUT_TERM_MASK  0x100      </span><span class="cm">/* Device terminate Ultra-DMA-out transfer interrupt mask */</span><span class="cp"></span>

<span class="cm">/* Bit masks for ATAPI_INT_STATUS */</span>

<span class="cp">#define             ATAPI_DEV_INT  0x1        </span><span class="cm">/* Device interrupt status */</span><span class="cp"></span>
<span class="cp">#define              PIO_DONE_INT  0x2        </span><span class="cm">/* PIO transfer done interrupt status */</span><span class="cp"></span>
<span class="cp">#define            MULTI_DONE_INT  0x4        </span><span class="cm">/* Multi-DMA transfer done interrupt status */</span><span class="cp"></span>
<span class="cp">#define           UDMAIN_DONE_INT  0x8        </span><span class="cm">/* Ultra-DMA in transfer done interrupt status */</span><span class="cp"></span>
<span class="cp">#define          UDMAOUT_DONE_INT  0x10       </span><span class="cm">/* Ultra-DMA out transfer done interrupt status */</span><span class="cp"></span>
<span class="cp">#define        HOST_TERM_XFER_INT  0x20       </span><span class="cm">/* Host terminate current transfer interrupt status */</span><span class="cp"></span>
<span class="cp">#define            MULTI_TERM_INT  0x40       </span><span class="cm">/* Device terminate Multi-DMA transfer interrupt status */</span><span class="cp"></span>
<span class="cp">#define           UDMAIN_TERM_INT  0x80       </span><span class="cm">/* Device terminate Ultra-DMA-in transfer interrupt status */</span><span class="cp"></span>
<span class="cp">#define          UDMAOUT_TERM_INT  0x100      </span><span class="cm">/* Device terminate Ultra-DMA-out transfer interrupt status */</span><span class="cp"></span>

<span class="cm">/* Bit masks for ATAPI_LINE_STATUS */</span>

<span class="cp">#define                ATAPI_INTR  0x1        </span><span class="cm">/* Device interrupt to host line status */</span><span class="cp"></span>
<span class="cp">#define                ATAPI_DASP  0x2        </span><span class="cm">/* Device dasp to host line status */</span><span class="cp"></span>
<span class="cp">#define                ATAPI_CS0N  0x4        </span><span class="cm">/* ATAPI chip select 0 line status */</span><span class="cp"></span>
<span class="cp">#define                ATAPI_CS1N  0x8        </span><span class="cm">/* ATAPI chip select 1 line status */</span><span class="cp"></span>
<span class="cp">#define                ATAPI_ADDR  0x70       </span><span class="cm">/* ATAPI address line status */</span><span class="cp"></span>
<span class="cp">#define              ATAPI_DMAREQ  0x80       </span><span class="cm">/* ATAPI DMA request line status */</span><span class="cp"></span>
<span class="cp">#define             ATAPI_DMAACKN  0x100      </span><span class="cm">/* ATAPI DMA acknowledge line status */</span><span class="cp"></span>
<span class="cp">#define               ATAPI_DIOWN  0x200      </span><span class="cm">/* ATAPI write line status */</span><span class="cp"></span>
<span class="cp">#define               ATAPI_DIORN  0x400      </span><span class="cm">/* ATAPI read line status */</span><span class="cp"></span>
<span class="cp">#define               ATAPI_IORDY  0x800      </span><span class="cm">/* ATAPI IORDY line status */</span><span class="cp"></span>

<span class="cm">/* Bit masks for ATAPI_SM_STATE */</span>

<span class="cp">#define                PIO_CSTATE  0xf        </span><span class="cm">/* PIO mode state machine current state */</span><span class="cp"></span>
<span class="cp">#define                DMA_CSTATE  0xf0       </span><span class="cm">/* DMA mode state machine current state */</span><span class="cp"></span>
<span class="cp">#define             UDMAIN_CSTATE  0xf00      </span><span class="cm">/* Ultra DMA-In mode state machine current state */</span><span class="cp"></span>
<span class="cp">#define            UDMAOUT_CSTATE  0xf000     </span><span class="cm">/* ATAPI IORDY line status */</span><span class="cp"></span>

<span class="cm">/* Bit masks for ATAPI_TERMINATE */</span>

<span class="cp">#define           ATAPI_HOST_TERM  0x1        </span><span class="cm">/* Host terminationation */</span><span class="cp"></span>

<span class="cm">/* Bit masks for ATAPI_REG_TIM_0 */</span>

<span class="cp">#define                    T2_REG  0xff       </span><span class="cm">/* End of cycle time for register access transfers */</span><span class="cp"></span>
<span class="cp">#define                  TEOC_REG  0xff00     </span><span class="cm">/* Selects DIOR/DIOW pulsewidth */</span><span class="cp"></span>

<span class="cm">/* Bit masks for ATAPI_PIO_TIM_0 */</span>

<span class="cp">#define                    T1_REG  0xf        </span><span class="cm">/* Time from address valid to DIOR/DIOW */</span><span class="cp"></span>
<span class="cp">#define                T2_REG_PIO  0xff0      </span><span class="cm">/* DIOR/DIOW pulsewidth */</span><span class="cp"></span>
<span class="cp">#define                    T4_REG  0xf000     </span><span class="cm">/* DIOW data hold */</span><span class="cp"></span>

<span class="cm">/* Bit masks for ATAPI_PIO_TIM_1 */</span>

<span class="cp">#define              TEOC_REG_PIO  0xff       </span><span class="cm">/* End of cycle time for PIO access transfers. */</span><span class="cp"></span>

<span class="cm">/* Bit masks for ATAPI_MULTI_TIM_0 */</span>

<span class="cp">#define                        TD  0xff       </span><span class="cm">/* DIOR/DIOW asserted pulsewidth */</span><span class="cp"></span>
<span class="cp">#define                        TM  0xff00     </span><span class="cm">/* Time from address valid to DIOR/DIOW */</span><span class="cp"></span>

<span class="cm">/* Bit masks for ATAPI_MULTI_TIM_1 */</span>

<span class="cp">#define                       TKW  0xff       </span><span class="cm">/* Selects DIOW negated pulsewidth */</span><span class="cp"></span>
<span class="cp">#define                       TKR  0xff00     </span><span class="cm">/* Selects DIOR negated pulsewidth */</span><span class="cp"></span>

<span class="cm">/* Bit masks for ATAPI_MULTI_TIM_2 */</span>

<span class="cp">#define                        TH  0xff       </span><span class="cm">/* Selects DIOW data hold */</span><span class="cp"></span>
<span class="cp">#define                      TEOC  0xff00     </span><span class="cm">/* Selects end of cycle for DMA */</span><span class="cp"></span>

<span class="cm">/* Bit masks for ATAPI_ULTRA_TIM_0 */</span>

<span class="cp">#define                      TACK  0xff       </span><span class="cm">/* Selects setup and hold times for TACK */</span><span class="cp"></span>
<span class="cp">#define                      TENV  0xff00     </span><span class="cm">/* Selects envelope time */</span><span class="cp"></span>

<span class="cm">/* Bit masks for ATAPI_ULTRA_TIM_1 */</span>

<span class="cp">#define                      TDVS  0xff       </span><span class="cm">/* Selects data valid setup time */</span><span class="cp"></span>
<span class="cp">#define                 TCYC_TDVS  0xff00     </span><span class="cm">/* Selects cycle time - TDVS time */</span><span class="cp"></span>

<span class="cm">/* Bit masks for ATAPI_ULTRA_TIM_2 */</span>

<span class="cp">#define                       TSS  0xff       </span><span class="cm">/* Selects time from STROBE edge to negation of DMARQ or assertion of STOP */</span><span class="cp"></span>
<span class="cp">#define                      TMLI  0xff00     </span><span class="cm">/* Selects interlock time */</span><span class="cp"></span>

<span class="cm">/* Bit masks for ATAPI_ULTRA_TIM_3 */</span>

<span class="cp">#define                      TZAH  0xff       </span><span class="cm">/* Selects minimum delay required for output */</span><span class="cp"></span>
<span class="cp">#define               READY_PAUSE  0xff00     </span><span class="cm">/* Selects ready to pause */</span><span class="cp"></span>

<span class="cm">/* Bit masks for TIMER_ENABLE1 */</span>

<span class="cp">#define                    TIMEN8  0x1        </span><span class="cm">/* Timer 8 Enable */</span><span class="cp"></span>
<span class="cp">#define                    TIMEN9  0x2        </span><span class="cm">/* Timer 9 Enable */</span><span class="cp"></span>
<span class="cp">#define                   TIMEN10  0x4        </span><span class="cm">/* Timer 10 Enable */</span><span class="cp"></span>

<span class="cm">/* Bit masks for TIMER_DISABLE1 */</span>

<span class="cp">#define                   TIMDIS8  0x1        </span><span class="cm">/* Timer 8 Disable */</span><span class="cp"></span>
<span class="cp">#define                   TIMDIS9  0x2        </span><span class="cm">/* Timer 9 Disable */</span><span class="cp"></span>
<span class="cp">#define                  TIMDIS10  0x4        </span><span class="cm">/* Timer 10 Disable */</span><span class="cp"></span>

<span class="cm">/* Bit masks for TIMER_STATUS1 */</span>

<span class="cp">#define                    TIMIL8  0x1        </span><span class="cm">/* Timer 8 Interrupt */</span><span class="cp"></span>
<span class="cp">#define                    TIMIL9  0x2        </span><span class="cm">/* Timer 9 Interrupt */</span><span class="cp"></span>
<span class="cp">#define                   TIMIL10  0x4        </span><span class="cm">/* Timer 10 Interrupt */</span><span class="cp"></span>
<span class="cp">#define                 TOVF_ERR8  0x10       </span><span class="cm">/* Timer 8 Counter Overflow */</span><span class="cp"></span>
<span class="cp">#define                 TOVF_ERR9  0x20       </span><span class="cm">/* Timer 9 Counter Overflow */</span><span class="cp"></span>
<span class="cp">#define                TOVF_ERR10  0x40       </span><span class="cm">/* Timer 10 Counter Overflow */</span><span class="cp"></span>
<span class="cp">#define                     TRUN8  0x1000     </span><span class="cm">/* Timer 8 Slave Enable Status */</span><span class="cp"></span>
<span class="cp">#define                     TRUN9  0x2000     </span><span class="cm">/* Timer 9 Slave Enable Status */</span><span class="cp"></span>
<span class="cp">#define                    TRUN10  0x4000     </span><span class="cm">/* Timer 10 Slave Enable Status */</span><span class="cp"></span>

<span class="cm">/* Bit masks for EPPI0 are obtained from common base header for EPPIx (EPPI1 and EPPI2) */</span>

<span class="cm">/* Bit masks for USB_FADDR */</span>

<span class="cp">#define          FUNCTION_ADDRESS  0x7f       </span><span class="cm">/* Function address */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_POWER */</span>

<span class="cp">#define           ENABLE_SUSPENDM  0x1        </span><span class="cm">/* enable SuspendM output */</span><span class="cp"></span>
<span class="cp">#define              SUSPEND_MODE  0x2        </span><span class="cm">/* Suspend Mode indicator */</span><span class="cp"></span>
<span class="cp">#define               RESUME_MODE  0x4        </span><span class="cm">/* DMA Mode */</span><span class="cp"></span>
<span class="cp">#define                     RESET  0x8        </span><span class="cm">/* Reset indicator */</span><span class="cp"></span>
<span class="cp">#define                   HS_MODE  0x10       </span><span class="cm">/* High Speed mode indicator */</span><span class="cp"></span>
<span class="cp">#define                 HS_ENABLE  0x20       </span><span class="cm">/* high Speed Enable */</span><span class="cp"></span>
<span class="cp">#define                 SOFT_CONN  0x40       </span><span class="cm">/* Soft connect */</span><span class="cp"></span>
<span class="cp">#define                ISO_UPDATE  0x80       </span><span class="cm">/* Isochronous update */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_INTRTX */</span>

<span class="cp">#define                    EP0_TX  0x1        </span><span class="cm">/* Tx Endpoint 0 interrupt */</span><span class="cp"></span>
<span class="cp">#define                    EP1_TX  0x2        </span><span class="cm">/* Tx Endpoint 1 interrupt */</span><span class="cp"></span>
<span class="cp">#define                    EP2_TX  0x4        </span><span class="cm">/* Tx Endpoint 2 interrupt */</span><span class="cp"></span>
<span class="cp">#define                    EP3_TX  0x8        </span><span class="cm">/* Tx Endpoint 3 interrupt */</span><span class="cp"></span>
<span class="cp">#define                    EP4_TX  0x10       </span><span class="cm">/* Tx Endpoint 4 interrupt */</span><span class="cp"></span>
<span class="cp">#define                    EP5_TX  0x20       </span><span class="cm">/* Tx Endpoint 5 interrupt */</span><span class="cp"></span>
<span class="cp">#define                    EP6_TX  0x40       </span><span class="cm">/* Tx Endpoint 6 interrupt */</span><span class="cp"></span>
<span class="cp">#define                    EP7_TX  0x80       </span><span class="cm">/* Tx Endpoint 7 interrupt */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_INTRRX */</span>

<span class="cp">#define                    EP1_RX  0x2        </span><span class="cm">/* Rx Endpoint 1 interrupt */</span><span class="cp"></span>
<span class="cp">#define                    EP2_RX  0x4        </span><span class="cm">/* Rx Endpoint 2 interrupt */</span><span class="cp"></span>
<span class="cp">#define                    EP3_RX  0x8        </span><span class="cm">/* Rx Endpoint 3 interrupt */</span><span class="cp"></span>
<span class="cp">#define                    EP4_RX  0x10       </span><span class="cm">/* Rx Endpoint 4 interrupt */</span><span class="cp"></span>
<span class="cp">#define                    EP5_RX  0x20       </span><span class="cm">/* Rx Endpoint 5 interrupt */</span><span class="cp"></span>
<span class="cp">#define                    EP6_RX  0x40       </span><span class="cm">/* Rx Endpoint 6 interrupt */</span><span class="cp"></span>
<span class="cp">#define                    EP7_RX  0x80       </span><span class="cm">/* Rx Endpoint 7 interrupt */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_INTRTXE */</span>

<span class="cp">#define                  EP0_TX_E  0x1        </span><span class="cm">/* Endpoint 0 interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define                  EP1_TX_E  0x2        </span><span class="cm">/* Tx Endpoint 1 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                  EP2_TX_E  0x4        </span><span class="cm">/* Tx Endpoint 2 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                  EP3_TX_E  0x8        </span><span class="cm">/* Tx Endpoint 3 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                  EP4_TX_E  0x10       </span><span class="cm">/* Tx Endpoint 4 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                  EP5_TX_E  0x20       </span><span class="cm">/* Tx Endpoint 5 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                  EP6_TX_E  0x40       </span><span class="cm">/* Tx Endpoint 6 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                  EP7_TX_E  0x80       </span><span class="cm">/* Tx Endpoint 7 interrupt  Enable */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_INTRRXE */</span>

<span class="cp">#define                  EP1_RX_E  0x2        </span><span class="cm">/* Rx Endpoint 1 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                  EP2_RX_E  0x4        </span><span class="cm">/* Rx Endpoint 2 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                  EP3_RX_E  0x8        </span><span class="cm">/* Rx Endpoint 3 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                  EP4_RX_E  0x10       </span><span class="cm">/* Rx Endpoint 4 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                  EP5_RX_E  0x20       </span><span class="cm">/* Rx Endpoint 5 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                  EP6_RX_E  0x40       </span><span class="cm">/* Rx Endpoint 6 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                  EP7_RX_E  0x80       </span><span class="cm">/* Rx Endpoint 7 interrupt  Enable */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_INTRUSB */</span>

<span class="cp">#define                 SUSPEND_B  0x1        </span><span class="cm">/* Suspend indicator */</span><span class="cp"></span>
<span class="cp">#define                  RESUME_B  0x2        </span><span class="cm">/* Resume indicator */</span><span class="cp"></span>
<span class="cp">#define          RESET_OR_BABLE_B  0x4        </span><span class="cm">/* Reset/babble indicator */</span><span class="cp"></span>
<span class="cp">#define                     SOF_B  0x8        </span><span class="cm">/* Start of frame */</span><span class="cp"></span>
<span class="cp">#define                    CONN_B  0x10       </span><span class="cm">/* Connection indicator */</span><span class="cp"></span>
<span class="cp">#define                  DISCON_B  0x20       </span><span class="cm">/* Disconnect indicator */</span><span class="cp"></span>
<span class="cp">#define             SESSION_REQ_B  0x40       </span><span class="cm">/* Session Request */</span><span class="cp"></span>
<span class="cp">#define              VBUS_ERROR_B  0x80       </span><span class="cm">/* Vbus threshold indicator */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_INTRUSBE */</span>

<span class="cp">#define                SUSPEND_BE  0x1        </span><span class="cm">/* Suspend indicator int enable */</span><span class="cp"></span>
<span class="cp">#define                 RESUME_BE  0x2        </span><span class="cm">/* Resume indicator int enable */</span><span class="cp"></span>
<span class="cp">#define         RESET_OR_BABLE_BE  0x4        </span><span class="cm">/* Reset/babble indicator int enable */</span><span class="cp"></span>
<span class="cp">#define                    SOF_BE  0x8        </span><span class="cm">/* Start of frame int enable */</span><span class="cp"></span>
<span class="cp">#define                   CONN_BE  0x10       </span><span class="cm">/* Connection indicator int enable */</span><span class="cp"></span>
<span class="cp">#define                 DISCON_BE  0x20       </span><span class="cm">/* Disconnect indicator int enable */</span><span class="cp"></span>
<span class="cp">#define            SESSION_REQ_BE  0x40       </span><span class="cm">/* Session Request int enable */</span><span class="cp"></span>
<span class="cp">#define             VBUS_ERROR_BE  0x80       </span><span class="cm">/* Vbus threshold indicator int enable */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_FRAME */</span>

<span class="cp">#define              FRAME_NUMBER  0x7ff      </span><span class="cm">/* Frame number */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_INDEX */</span>

<span class="cp">#define         SELECTED_ENDPOINT  0xf        </span><span class="cm">/* selected endpoint */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_GLOBAL_CTL */</span>

<span class="cp">#define                GLOBAL_ENA  0x1        </span><span class="cm">/* enables USB module */</span><span class="cp"></span>
<span class="cp">#define                EP1_TX_ENA  0x2        </span><span class="cm">/* Transmit endpoint 1 enable */</span><span class="cp"></span>
<span class="cp">#define                EP2_TX_ENA  0x4        </span><span class="cm">/* Transmit endpoint 2 enable */</span><span class="cp"></span>
<span class="cp">#define                EP3_TX_ENA  0x8        </span><span class="cm">/* Transmit endpoint 3 enable */</span><span class="cp"></span>
<span class="cp">#define                EP4_TX_ENA  0x10       </span><span class="cm">/* Transmit endpoint 4 enable */</span><span class="cp"></span>
<span class="cp">#define                EP5_TX_ENA  0x20       </span><span class="cm">/* Transmit endpoint 5 enable */</span><span class="cp"></span>
<span class="cp">#define                EP6_TX_ENA  0x40       </span><span class="cm">/* Transmit endpoint 6 enable */</span><span class="cp"></span>
<span class="cp">#define                EP7_TX_ENA  0x80       </span><span class="cm">/* Transmit endpoint 7 enable */</span><span class="cp"></span>
<span class="cp">#define                EP1_RX_ENA  0x100      </span><span class="cm">/* Receive endpoint 1 enable */</span><span class="cp"></span>
<span class="cp">#define                EP2_RX_ENA  0x200      </span><span class="cm">/* Receive endpoint 2 enable */</span><span class="cp"></span>
<span class="cp">#define                EP3_RX_ENA  0x400      </span><span class="cm">/* Receive endpoint 3 enable */</span><span class="cp"></span>
<span class="cp">#define                EP4_RX_ENA  0x800      </span><span class="cm">/* Receive endpoint 4 enable */</span><span class="cp"></span>
<span class="cp">#define                EP5_RX_ENA  0x1000     </span><span class="cm">/* Receive endpoint 5 enable */</span><span class="cp"></span>
<span class="cp">#define                EP6_RX_ENA  0x2000     </span><span class="cm">/* Receive endpoint 6 enable */</span><span class="cp"></span>
<span class="cp">#define                EP7_RX_ENA  0x4000     </span><span class="cm">/* Receive endpoint 7 enable */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_OTG_DEV_CTL */</span>

<span class="cp">#define                   SESSION  0x1        </span><span class="cm">/* session indicator */</span><span class="cp"></span>
<span class="cp">#define                  HOST_REQ  0x2        </span><span class="cm">/* Host negotiation request */</span><span class="cp"></span>
<span class="cp">#define                 HOST_MODE  0x4        </span><span class="cm">/* indicates USBDRC is a host */</span><span class="cp"></span>
<span class="cp">#define                     VBUS0  0x8        </span><span class="cm">/* Vbus level indicator[0] */</span><span class="cp"></span>
<span class="cp">#define                     VBUS1  0x10       </span><span class="cm">/* Vbus level indicator[1] */</span><span class="cp"></span>
<span class="cp">#define                     LSDEV  0x20       </span><span class="cm">/* Low-speed indicator */</span><span class="cp"></span>
<span class="cp">#define                     FSDEV  0x40       </span><span class="cm">/* Full or High-speed indicator */</span><span class="cp"></span>
<span class="cp">#define                  B_DEVICE  0x80       </span><span class="cm">/* A&#39; or &#39;B&#39; device indicator */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_OTG_VBUS_IRQ */</span>

<span class="cp">#define             DRIVE_VBUS_ON  0x1        </span><span class="cm">/* indicator to drive VBUS control circuit */</span><span class="cp"></span>
<span class="cp">#define            DRIVE_VBUS_OFF  0x2        </span><span class="cm">/* indicator to shut off charge pump */</span><span class="cp"></span>
<span class="cp">#define           CHRG_VBUS_START  0x4        </span><span class="cm">/* indicator for external circuit to start charging VBUS */</span><span class="cp"></span>
<span class="cp">#define             CHRG_VBUS_END  0x8        </span><span class="cm">/* indicator for external circuit to end charging VBUS */</span><span class="cp"></span>
<span class="cp">#define        DISCHRG_VBUS_START  0x10       </span><span class="cm">/* indicator to start discharging VBUS */</span><span class="cp"></span>
<span class="cp">#define          DISCHRG_VBUS_END  0x20       </span><span class="cm">/* indicator to stop discharging VBUS */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_OTG_VBUS_MASK */</span>

<span class="cp">#define         DRIVE_VBUS_ON_ENA  0x1        </span><span class="cm">/* enable DRIVE_VBUS_ON interrupt */</span><span class="cp"></span>
<span class="cp">#define        DRIVE_VBUS_OFF_ENA  0x2        </span><span class="cm">/* enable DRIVE_VBUS_OFF interrupt */</span><span class="cp"></span>
<span class="cp">#define       CHRG_VBUS_START_ENA  0x4        </span><span class="cm">/* enable CHRG_VBUS_START interrupt */</span><span class="cp"></span>
<span class="cp">#define         CHRG_VBUS_END_ENA  0x8        </span><span class="cm">/* enable CHRG_VBUS_END interrupt */</span><span class="cp"></span>
<span class="cp">#define    DISCHRG_VBUS_START_ENA  0x10       </span><span class="cm">/* enable DISCHRG_VBUS_START interrupt */</span><span class="cp"></span>
<span class="cp">#define      DISCHRG_VBUS_END_ENA  0x20       </span><span class="cm">/* enable DISCHRG_VBUS_END interrupt */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_CSR0 */</span>

<span class="cp">#define                  RXPKTRDY  0x1        </span><span class="cm">/* data packet receive indicator */</span><span class="cp"></span>
<span class="cp">#define                  TXPKTRDY  0x2        </span><span class="cm">/* data packet in FIFO indicator */</span><span class="cp"></span>
<span class="cp">#define                STALL_SENT  0x4        </span><span class="cm">/* STALL handshake sent */</span><span class="cp"></span>
<span class="cp">#define                   DATAEND  0x8        </span><span class="cm">/* Data end indicator */</span><span class="cp"></span>
<span class="cp">#define                  SETUPEND  0x10       </span><span class="cm">/* Setup end */</span><span class="cp"></span>
<span class="cp">#define                 SENDSTALL  0x20       </span><span class="cm">/* Send STALL handshake */</span><span class="cp"></span>
<span class="cp">#define         SERVICED_RXPKTRDY  0x40       </span><span class="cm">/* used to clear the RxPktRdy bit */</span><span class="cp"></span>
<span class="cp">#define         SERVICED_SETUPEND  0x80       </span><span class="cm">/* used to clear the SetupEnd bit */</span><span class="cp"></span>
<span class="cp">#define                 FLUSHFIFO  0x100      </span><span class="cm">/* flush endpoint FIFO */</span><span class="cp"></span>
<span class="cp">#define          STALL_RECEIVED_H  0x4        </span><span class="cm">/* STALL handshake received host mode */</span><span class="cp"></span>
<span class="cp">#define                SETUPPKT_H  0x8        </span><span class="cm">/* send Setup token host mode */</span><span class="cp"></span>
<span class="cp">#define                   ERROR_H  0x10       </span><span class="cm">/* timeout error indicator host mode */</span><span class="cp"></span>
<span class="cp">#define                  REQPKT_H  0x20       </span><span class="cm">/* Request an IN transaction host mode */</span><span class="cp"></span>
<span class="cp">#define               STATUSPKT_H  0x40       </span><span class="cm">/* Status stage transaction host mode */</span><span class="cp"></span>
<span class="cp">#define             NAK_TIMEOUT_H  0x80       </span><span class="cm">/* EP0 halted after a NAK host mode */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_COUNT0 */</span>

<span class="cp">#define              EP0_RX_COUNT  0x7f       </span><span class="cm">/* number of received bytes in EP0 FIFO */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_NAKLIMIT0 */</span>

<span class="cp">#define             EP0_NAK_LIMIT  0x1f       </span><span class="cm">/* number of frames/micro frames after which EP0 timeouts */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_TX_MAX_PACKET */</span>

<span class="cp">#define         MAX_PACKET_SIZE_T  0x7ff      </span><span class="cm">/* maximum data pay load in a frame */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_RX_MAX_PACKET */</span>

<span class="cp">#define         MAX_PACKET_SIZE_R  0x7ff      </span><span class="cm">/* maximum data pay load in a frame */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_TXCSR */</span>

<span class="cp">#define                TXPKTRDY_T  0x1        </span><span class="cm">/* data packet in FIFO indicator */</span><span class="cp"></span>
<span class="cp">#define          FIFO_NOT_EMPTY_T  0x2        </span><span class="cm">/* FIFO not empty */</span><span class="cp"></span>
<span class="cp">#define                UNDERRUN_T  0x4        </span><span class="cm">/* TxPktRdy not set  for an IN token */</span><span class="cp"></span>
<span class="cp">#define               FLUSHFIFO_T  0x8        </span><span class="cm">/* flush endpoint FIFO */</span><span class="cp"></span>
<span class="cp">#define              STALL_SEND_T  0x10       </span><span class="cm">/* issue a Stall handshake */</span><span class="cp"></span>
<span class="cp">#define              STALL_SENT_T  0x20       </span><span class="cm">/* Stall handshake transmitted */</span><span class="cp"></span>
<span class="cp">#define        CLEAR_DATATOGGLE_T  0x40       </span><span class="cm">/* clear endpoint data toggle */</span><span class="cp"></span>
<span class="cp">#define                INCOMPTX_T  0x80       </span><span class="cm">/* indicates that a large packet is split */</span><span class="cp"></span>
<span class="cp">#define              DMAREQMODE_T  0x400      </span><span class="cm">/* DMA mode (0 or 1) selection */</span><span class="cp"></span>
<span class="cp">#define        FORCE_DATATOGGLE_T  0x800      </span><span class="cm">/* Force data toggle */</span><span class="cp"></span>
<span class="cp">#define              DMAREQ_ENA_T  0x1000     </span><span class="cm">/* Enable DMA request for Tx EP */</span><span class="cp"></span>
<span class="cp">#define                     ISO_T  0x4000     </span><span class="cm">/* enable Isochronous transfers */</span><span class="cp"></span>
<span class="cp">#define                 AUTOSET_T  0x8000     </span><span class="cm">/* allows TxPktRdy to be set automatically */</span><span class="cp"></span>
<span class="cp">#define                  ERROR_TH  0x4        </span><span class="cm">/* error condition host mode */</span><span class="cp"></span>
<span class="cp">#define         STALL_RECEIVED_TH  0x20       </span><span class="cm">/* Stall handshake received host mode */</span><span class="cp"></span>
<span class="cp">#define            NAK_TIMEOUT_TH  0x80       </span><span class="cm">/* NAK timeout host mode */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_TXCOUNT */</span>

<span class="cp">#define                  TX_COUNT  0x1fff     </span><span class="cm">/* Number of bytes to be written to the selected endpoint Tx FIFO */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_RXCSR */</span>

<span class="cp">#define                RXPKTRDY_R  0x1        </span><span class="cm">/* data packet in FIFO indicator */</span><span class="cp"></span>
<span class="cp">#define               FIFO_FULL_R  0x2        </span><span class="cm">/* FIFO not empty */</span><span class="cp"></span>
<span class="cp">#define                 OVERRUN_R  0x4        </span><span class="cm">/* TxPktRdy not set  for an IN token */</span><span class="cp"></span>
<span class="cp">#define               DATAERROR_R  0x8        </span><span class="cm">/* Out packet cannot be loaded into Rx  FIFO */</span><span class="cp"></span>
<span class="cp">#define               FLUSHFIFO_R  0x10       </span><span class="cm">/* flush endpoint FIFO */</span><span class="cp"></span>
<span class="cp">#define              STALL_SEND_R  0x20       </span><span class="cm">/* issue a Stall handshake */</span><span class="cp"></span>
<span class="cp">#define              STALL_SENT_R  0x40       </span><span class="cm">/* Stall handshake transmitted */</span><span class="cp"></span>
<span class="cp">#define        CLEAR_DATATOGGLE_R  0x80       </span><span class="cm">/* clear endpoint data toggle */</span><span class="cp"></span>
<span class="cp">#define                INCOMPRX_R  0x100      </span><span class="cm">/* indicates that a large packet is split */</span><span class="cp"></span>
<span class="cp">#define              DMAREQMODE_R  0x800      </span><span class="cm">/* DMA mode (0 or 1) selection */</span><span class="cp"></span>
<span class="cp">#define                 DISNYET_R  0x1000     </span><span class="cm">/* disable Nyet handshakes */</span><span class="cp"></span>
<span class="cp">#define              DMAREQ_ENA_R  0x2000     </span><span class="cm">/* Enable DMA request for Tx EP */</span><span class="cp"></span>
<span class="cp">#define                     ISO_R  0x4000     </span><span class="cm">/* enable Isochronous transfers */</span><span class="cp"></span>
<span class="cp">#define               AUTOCLEAR_R  0x8000     </span><span class="cm">/* allows TxPktRdy to be set automatically */</span><span class="cp"></span>
<span class="cp">#define                  ERROR_RH  0x4        </span><span class="cm">/* TxPktRdy not set  for an IN token host mode */</span><span class="cp"></span>
<span class="cp">#define                 REQPKT_RH  0x20       </span><span class="cm">/* request an IN transaction host mode */</span><span class="cp"></span>
<span class="cp">#define         STALL_RECEIVED_RH  0x40       </span><span class="cm">/* Stall handshake received host mode */</span><span class="cp"></span>
<span class="cp">#define               INCOMPRX_RH  0x100      </span><span class="cm">/* indicates that a large packet is split host mode */</span><span class="cp"></span>
<span class="cp">#define             DMAREQMODE_RH  0x800      </span><span class="cm">/* DMA mode (0 or 1) selection host mode */</span><span class="cp"></span>
<span class="cp">#define                AUTOREQ_RH  0x4000     </span><span class="cm">/* sets ReqPkt automatically host mode */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_RXCOUNT */</span>

<span class="cp">#define                  RX_COUNT  0x1fff     </span><span class="cm">/* Number of received bytes in the packet in the Rx FIFO */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_TXTYPE */</span>

<span class="cp">#define            TARGET_EP_NO_T  0xf        </span><span class="cm">/* EP number */</span><span class="cp"></span>
<span class="cp">#define                PROTOCOL_T  0xc        </span><span class="cm">/* transfer type */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_TXINTERVAL */</span>

<span class="cp">#define          TX_POLL_INTERVAL  0xff       </span><span class="cm">/* polling interval for selected Tx EP */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_RXTYPE */</span>

<span class="cp">#define            TARGET_EP_NO_R  0xf        </span><span class="cm">/* EP number */</span><span class="cp"></span>
<span class="cp">#define                PROTOCOL_R  0xc        </span><span class="cm">/* transfer type */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_RXINTERVAL */</span>

<span class="cp">#define          RX_POLL_INTERVAL  0xff       </span><span class="cm">/* polling interval for selected Rx EP */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_DMA_INTERRUPT */</span>

<span class="cp">#define                  DMA0_INT  0x1        </span><span class="cm">/* DMA0 pending interrupt */</span><span class="cp"></span>
<span class="cp">#define                  DMA1_INT  0x2        </span><span class="cm">/* DMA1 pending interrupt */</span><span class="cp"></span>
<span class="cp">#define                  DMA2_INT  0x4        </span><span class="cm">/* DMA2 pending interrupt */</span><span class="cp"></span>
<span class="cp">#define                  DMA3_INT  0x8        </span><span class="cm">/* DMA3 pending interrupt */</span><span class="cp"></span>
<span class="cp">#define                  DMA4_INT  0x10       </span><span class="cm">/* DMA4 pending interrupt */</span><span class="cp"></span>
<span class="cp">#define                  DMA5_INT  0x20       </span><span class="cm">/* DMA5 pending interrupt */</span><span class="cp"></span>
<span class="cp">#define                  DMA6_INT  0x40       </span><span class="cm">/* DMA6 pending interrupt */</span><span class="cp"></span>
<span class="cp">#define                  DMA7_INT  0x80       </span><span class="cm">/* DMA7 pending interrupt */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_DMAxCONTROL */</span>

<span class="cp">#define                   DMA_ENA  0x1        </span><span class="cm">/* DMA enable */</span><span class="cp"></span>
<span class="cp">#define                 DIRECTION  0x2        </span><span class="cm">/* direction of DMA transfer */</span><span class="cp"></span>
<span class="cp">#define                      MODE  0x4        </span><span class="cm">/* DMA Bus error */</span><span class="cp"></span>
<span class="cp">#define                   INT_ENA  0x8        </span><span class="cm">/* Interrupt enable */</span><span class="cp"></span>
<span class="cp">#define                     EPNUM  0xf0       </span><span class="cm">/* EP number */</span><span class="cp"></span>
<span class="cp">#define                  BUSERROR  0x100      </span><span class="cm">/* DMA Bus error */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_DMAxADDRHIGH */</span>

<span class="cp">#define             DMA_ADDR_HIGH  0xffff     </span><span class="cm">/* Upper 16-bits of memory source/destination address for the DMA master channel */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_DMAxADDRLOW */</span>

<span class="cp">#define              DMA_ADDR_LOW  0xffff     </span><span class="cm">/* Lower 16-bits of memory source/destination address for the DMA master channel */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_DMAxCOUNTHIGH */</span>

<span class="cp">#define            DMA_COUNT_HIGH  0xffff     </span><span class="cm">/* Upper 16-bits of byte count of DMA transfer for DMA master channel */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_DMAxCOUNTLOW */</span>

<span class="cp">#define             DMA_COUNT_LOW  0xffff     </span><span class="cm">/* Lower 16-bits of byte count of DMA transfer for DMA master channel */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _DEF_BF547_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
