

================================================================
== Vitis HLS Report for 'master_fix'
================================================================
* Date:           Sun Jun 19 18:34:20 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.216 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    47870|   111198|  0.479 ms|  1.112 ms|  47871|  111199|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_convolution1_fix_fu_568                      |convolution1_fix                      |    23577|    45081|   0.236 ms|   0.451 ms|  23577|  45081|       no|
        |grp_convolution2_fix_fu_602                      |convolution2_fix                      |    14161|    35665|   0.142 ms|   0.357 ms|  14161|  35665|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618  |master_fix_Pipeline_VITIS_LOOP_324_1  |        6|        6|  60.000 ns|  60.000 ns|      6|      6|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630  |master_fix_Pipeline_VITIS_LOOP_335_3  |       64|       64|   0.640 us|   0.640 us|     64|     64|       no|
        |grp_exp_32_13_s_fu_651                           |exp_32_13_s                           |        3|        3|  30.000 ns|  30.000 ns|      1|      1|      yes|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-----------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                       |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_250_1     |      176|    20496|  22 ~ 2562|          -|          -|        8|        no|
        | + VITIS_LOOP_252_2    |       20|     2560|         20|          -|          -|  1 ~ 128|        no|
        |  ++ VITIS_LOOP_258_3  |        6|        6|          2|          -|          -|        3|        no|
        |- VITIS_LOOP_270_1     |     2048|     2048|        128|          -|          -|       16|        no|
        | + VITIS_LOOP_272_2    |      126|      126|          3|          -|          -|       42|        no|
        |- VITIS_LOOP_290_1     |     7664|     7664|        479|          -|          -|       16|        no|
        | + VITIS_LOOP_293_2    |      476|      476|         34|          -|          -|       14|        no|
        |  ++ VITIS_LOOP_297_4  |       32|       32|          2|          -|          -|       16|        no|
        |- VITIS_LOOP_311_1     |      136|      136|         34|          -|          -|        4|        no|
        | + VITIS_LOOP_314_2    |       32|       32|          2|          -|          -|       16|        no|
        |- VITIS_LOOP_330_2     |       28|       28|          7|          -|          -|        4|        no|
        +-----------------------+---------+---------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     907|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        9|    68|    8251|    9564|    -|
|Memory           |       19|     -|      83|      14|    0|
|Multiplexer      |        -|     -|       -|     549|    -|
|Register         |        -|     -|     655|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       28|    68|    8989|   11034|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        4|     3|       1|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |grp_convolution1_fix_fu_568                      |convolution1_fix                      |        0|  34|  1514|  3101|    0|
    |grp_convolution2_fix_fu_602                      |convolution2_fix                      |        4|  10|   358|  1259|    0|
    |grp_exp_32_13_s_fu_651                           |exp_32_13_s                           |        5|  20|   283|   586|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618  |master_fix_Pipeline_VITIS_LOOP_324_1  |        0|   0|   133|    66|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630  |master_fix_Pipeline_VITIS_LOOP_335_3  |        0|   0|  5869|  4386|    0|
    |mul_19s_31ns_50_1_1_U85                          |mul_19s_31ns_50_1_1                   |        0|   2|     0|    22|    0|
    |mul_21s_32s_51_1_1_U83                           |mul_21s_32s_51_1_1                    |        0|   2|     0|    20|    0|
    |mul_7ns_9ns_15_1_1_U81                           |mul_7ns_9ns_15_1_1                    |        0|   0|     0|    48|    0|
    |mux_42_32_1_1_U86                                |mux_42_32_1_1                         |        0|   0|     0|    20|    0|
    |mux_42_32_1_1_x_U84                              |mux_42_32_1_1_x                       |        0|   0|     0|    20|    0|
    |urem_7ns_3ns_2_11_seq_1_U82                      |urem_7ns_3ns_2_11_seq_1               |        0|   0|    94|    36|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                      |        9|  68|  8251|  9564|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |conv1_0_0_0_U      |conv1_0_0_0      |        7|   0|   0|    0|  3072|   32|     1|        98304|
    |conv2_0_0_0_0_U    |conv2_0_0_0_0    |        2|   0|   0|    0|   672|   32|     1|        21504|
    |den1_V_0_U         |den1_V_0         |        0|  62|   8|    0|    16|   31|     1|          496|
    |firstDense_f_V_U   |firstDense_f_V   |        6|   0|   0|    0|  3584|   21|     1|        75264|
    |max1_V_0_U         |max1_V_0         |        2|   0|   0|    0|   336|   32|     1|        10752|
    |max2_V_0_U         |max2_V_0         |        1|   0|   0|    0|   224|   32|     1|         7168|
    |secondDense_f_V_U  |secondDense_f_V  |        1|   0|   0|    0|    64|   19|     1|         1216|
    |thirdBias_f_V_U    |thirdBias_f_V    |        0|  21|   6|    0|    16|   21|     1|          336|
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                 |       19|  83|  14|    0|  7984|  220|     8|       215040|
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1169_fu_1150_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln1171_1_fu_1334_p2  |         +|   0|  0|  13|           6|           6|
    |add_ln1171_2_fu_1140_p2  |         +|   0|  0|  19|          12|          12|
    |add_ln1171_fu_1074_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln1548_1_fu_822_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln1548_2_fu_833_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln1548_3_fu_971_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln1548_fu_905_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln250_fu_692_p2      |         +|   0|  0|  12|           4|           1|
    |add_ln252_fu_735_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln254_fu_759_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln256_fu_795_p2      |         +|   0|  0|  16|           9|           9|
    |add_ln258_fu_849_p2      |         +|   0|  0|   9|           2|           1|
    |add_ln270_fu_886_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln272_fu_921_p2      |         +|   0|  0|  13|           6|           1|
    |add_ln276_fu_961_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln290_fu_1055_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln293_fu_1101_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln297_fu_1166_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln311_fu_1279_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln314_fu_1350_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln330_fu_1491_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln415_1_fu_1252_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln415_fu_1464_p2     |         +|   0|  0|  39|          32|          32|
    |next_mul_fu_927_p2       |         +|   0|  0|  19|          12|           7|
    |ret_V_2_fu_1406_p2       |         +|   0|  0|  58|          51|          51|
    |ret_V_fu_1194_p2         |         +|   0|  0|  58|          51|          51|
    |sum_V_1_fu_1516_p2       |         +|   0|  0|  39|          32|          32|
    |sub_ln1171_fu_1043_p2    |         -|   0|  0|  15|           8|           8|
    |sub_ln1548_fu_719_p2     |         -|   0|  0|  18|          11|          11|
    |and_ln412_1_fu_1242_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln412_fu_1454_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1548_1_fu_995_p2  |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1548_2_fu_855_p2  |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1548_fu_977_p2    |      icmp|   0|  0|  10|           6|           2|
    |icmp_ln250_fu_686_p2     |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln252_fu_729_p2     |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln254_fu_765_p2     |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln255_fu_808_p2     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln258_fu_843_p2     |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln270_fu_880_p2     |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln272_fu_915_p2     |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln275_fu_937_p2     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln290_fu_1049_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln293_fu_1095_p2    |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln297_fu_1160_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln311_fu_1273_p2    |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln314_fu_1344_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln330_fu_1485_p2    |      icmp|   0|  0|   9|           3|           4|
    |r_1_fu_1230_p2           |      icmp|   0|  0|  13|          18|           1|
    |r_fu_1442_p2             |      icmp|   0|  0|  13|          18|           1|
    |or_ln412_1_fu_1236_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln412_fu_1448_p2      |        or|   0|  0|   2|           1|           1|
    |den1_V_0_d0              |    select|   0|  0|  31|           1|           1|
    |select_ln1548_fu_983_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln260_fu_861_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln280_fu_1001_p3  |    select|   0|  0|  32|           1|          32|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 907|         554|         533|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |add_i_i_i_lcssa_lcssa7_i_reg_514  |    9|          2|   32|         64|
    |ap_NS_fsm                         |  185|         42|    1|         42|
    |conv1_0_0_0_address0              |   14|          3|   12|         36|
    |conv1_0_0_0_ce0                   |   14|          3|    1|          3|
    |conv1_0_0_0_we0                   |    9|          2|    1|          2|
    |conv2_0_0_0_0_address0            |   14|          3|   10|         30|
    |conv2_0_0_0_0_ce0                 |   14|          3|    1|          3|
    |conv2_0_0_0_0_we0                 |    9|          2|    1|          2|
    |d_1_fu_288                        |    9|          2|    5|         10|
    |d_2_fu_292                        |    9|          2|    5|         10|
    |d_3_fu_296                        |    9|          2|    3|          6|
    |d_fu_248                          |    9|          2|    4|          8|
    |den1_V_0_address0                 |   14|          3|    4|         12|
    |den2_V_0_0_reg_558                |    9|          2|   32|         64|
    |empty_55_reg_448                  |    9|          2|   32|         64|
    |grp_exp_32_13_s_fu_651_ap_start   |    9|          2|    1|          2|
    |grp_exp_32_13_s_fu_651_x          |   14|          3|   32|         96|
    |h_reg_524                         |    9|          2|    5|         10|
    |i_1_reg_470                       |    9|          2|    6|         12|
    |i_2_reg_503                       |    9|          2|    4|          8|
    |i_3_fu_320                        |    9|          2|    3|          6|
    |i_4_reg_547                       |    9|          2|    5|         10|
    |i_reg_437                         |    9|          2|    8|         16|
    |j_reg_459                         |    9|          2|    2|          4|
    |lhs_2_reg_535                     |    9|          2|   32|         64|
    |max1_V_0_address0                 |   20|          4|    9|         36|
    |max1_V_0_ce0                      |   14|          3|    1|          3|
    |max1_V_0_ce1                      |    9|          2|    1|          2|
    |max1_V_0_d0                       |   14|          3|   32|         96|
    |max2_V_0_address0                 |   20|          4|    8|         32|
    |max2_V_0_d0                       |   14|          3|   32|         96|
    |phi_mul_reg_481                   |    9|          2|   12|         24|
    |phi_urem_reg_492                  |    9|          2|    6|         12|
    |sum_V_fu_316                      |    9|          2|   32|         64|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  549|        121|  375|        949|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |add_i_i_i_lcssa_lcssa7_i_reg_514                              |  32|   0|   32|          0|
    |add_ln250_reg_1570                                            |   4|   0|    4|          0|
    |add_ln252_reg_1590                                            |   8|   0|    8|          0|
    |add_ln256_reg_1603                                            |   9|   0|    9|          0|
    |add_ln258_reg_1629                                            |   2|   0|    2|          0|
    |add_ln270_reg_1652                                            |   5|   0|    5|          0|
    |add_ln272_reg_1672                                            |   6|   0|    6|          0|
    |add_ln290_reg_1703                                            |   5|   0|    5|          0|
    |add_ln293_reg_1767                                            |   4|   0|    4|          0|
    |add_ln297_reg_1785                                            |   5|   0|    5|          0|
    |add_ln311_reg_1807                                            |   3|   0|    3|          0|
    |add_ln314_reg_1859                                            |   5|   0|    5|          0|
    |ap_CS_fsm                                                     |  41|   0|   41|          0|
    |conv2_0_0_0_0_addr_reg_1664                                   |  10|   0|   10|          0|
    |d_1_fu_288                                                    |   5|   0|    5|          0|
    |d_2_fu_292                                                    |   5|   0|    5|          0|
    |d_3_fu_296                                                    |   3|   0|    3|          0|
    |d_fu_248                                                      |   4|   0|    4|          0|
    |den1_V_0_addr_reg_1713                                        |   4|   0|    4|          0|
    |den2_V_0_0_reg_558                                            |  32|   0|   32|          0|
    |den2_V_0_3_1_fu_304                                           |  32|   0|   32|          0|
    |den2_V_0_3_2_fu_308                                           |  32|   0|   32|          0|
    |den2_V_0_3_3_fu_312                                           |  32|   0|   32|          0|
    |den2_V_0_3_fu_300                                             |  32|   0|   32|          0|
    |empty_55_reg_448                                              |  32|   0|   32|          0|
    |grp_convolution1_fix_fu_568_ap_start_reg                      |   1|   0|    1|          0|
    |grp_convolution2_fix_fu_602_ap_start_reg                      |   1|   0|    1|          0|
    |grp_exp_32_13_s_fu_651_ap_start_reg                           |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618_ap_start_reg  |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630_ap_start_reg  |   1|   0|    1|          0|
    |h_reg_524                                                     |   5|   0|    5|          0|
    |i_1_reg_470                                                   |   6|   0|    6|          0|
    |i_2_reg_503                                                   |   4|   0|    4|          0|
    |i_3_fu_320                                                    |   3|   0|    3|          0|
    |i_4_reg_547                                                   |   5|   0|    5|          0|
    |i_reg_437                                                     |   8|   0|    8|          0|
    |j_reg_459                                                     |   2|   0|    2|          0|
    |lhs_2_reg_535                                                 |  32|   0|   32|          0|
    |max1_V_0_addr_reg_1611                                        |   9|   0|    9|          0|
    |max2_V_0_addr_reg_1685                                        |   8|   0|    8|          0|
    |next_mul_reg_1677                                             |  12|   0|   12|          0|
    |op2_V_reg_1899                                                |  32|   0|   32|          0|
    |phi_mul_reg_481                                               |  12|   0|   12|          0|
    |phi_urem_reg_492                                              |   6|   0|    6|          0|
    |select_ln1548_reg_1690                                        |   6|   0|    6|          0|
    |sub_ln1171_reg_1695                                           |   7|   0|    8|          1|
    |sum_V_fu_316                                                  |  32|   0|   32|          0|
    |sum_V_load_1_reg_1894                                         |  32|   0|   32|          0|
    |tmp_11_cast_reg_1754                                          |   8|   0|   12|          4|
    |tmp_9_cast_reg_1799                                           |   2|   0|    6|          4|
    |tmp_s_reg_1759                                                |   4|   0|    8|          4|
    |trunc_ln1171_1_reg_1795                                       |   2|   0|    2|          0|
    |x_V_reg_1889                                                  |  32|   0|   32|          0|
    |zext_ln250_1_reg_1562                                         |   4|   0|    9|          5|
    |zext_ln250_reg_1557                                           |   4|   0|   12|          8|
    |zext_ln252_reg_1582                                           |  11|   0|   12|          1|
    |zext_ln270_1_reg_1644                                         |   5|   0|   10|          5|
    |zext_ln270_reg_1639                                           |   5|   0|    8|          3|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 655|   0|  690|         35|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|input_r_address0  |  out|    9|   ap_memory|       input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0        |   in|   32|   ap_memory|       input_r|         array|
|input_r_address1  |  out|    9|   ap_memory|       input_r|         array|
|input_r_ce1       |  out|    1|   ap_memory|       input_r|         array|
|input_r_q1        |   in|   32|   ap_memory|       input_r|         array|
|out_r_address0    |  out|    2|   ap_memory|         out_r|         array|
|out_r_ce0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0          |  out|   32|   ap_memory|         out_r|         array|
+------------------+-----+-----+------------+--------------+--------------+

