INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab2_add/lab2_add.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab2_add/lab2_add.srcs/sources_1/new/CLA_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab2_add/lab2_add.srcs/sources_1/new/add32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab2_add/lab2_add.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab2_add/lab2_add.srcs/sources_1/new/adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab2_add/lab2_add.srcs/sim_1/new/add32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add32_tb
