INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:26:23 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.187ns  (required time - arrival time)
  Source:                 buffer14/dataReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.308ns (23.216%)  route 4.326ns (76.784%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1984, unset)         0.508     0.508    buffer14/clk
                         FDRE                                         r  buffer14/dataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer14/dataReg_reg[4]/Q
                         net (fo=5, unplaced)         0.416     1.150    buffer14/control/Q[4]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.269 r  buffer14/control/Memory[0][4]_i_1__2/O
                         net (fo=8, unplaced)         0.743     2.012    buffer14/control/dataReg_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.055 r  buffer14/control/fullReg_i_6__6/O
                         net (fo=2, unplaced)         0.255     2.310    buffer14/control/fullReg_i_6__6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     2.353 r  buffer14/control/fullReg_i_5__8/O
                         net (fo=2, unplaced)         0.255     2.608    control_merge0/tehb/control/dataReg_reg[0]_2
                         LUT6 (Prop_lut6_I2_O)        0.043     2.651 f  control_merge0/tehb/control/fullReg_i_3__10/O
                         net (fo=13, unplaced)        0.294     2.945    control_merge1/tehb/control/dataReg_reg[0]_1
                         LUT6 (Prop_lut6_I5_O)        0.043     2.988 r  control_merge1/tehb/control/transmitValue_i_3__6/O
                         net (fo=16, unplaced)        0.298     3.286    control_merge1/fork_valid/generateBlocks[1].regblock/dataReg_reg[0]_1
                         LUT5 (Prop_lut5_I3_O)        0.043     3.329 f  control_merge1/fork_valid/generateBlocks[1].regblock/fullReg_i_4__7/O
                         net (fo=38, unplaced)        0.319     3.648    control_merge1/fork_valid/generateBlocks[1].regblock/fullReg_reg
                         LUT4 (Prop_lut4_I0_O)        0.043     3.691 r  control_merge1/fork_valid/generateBlocks[1].regblock/fullReg_i_2__13/O
                         net (fo=9, unplaced)         0.285     3.976    lsq3/handshake_lsq_lsq3_core/load0_addrOut_valid
                         LUT5 (Prop_lut5_I0_O)        0.043     4.019 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_0_q[6]_i_40/O
                         net (fo=2, unplaced)         0.470     4.489    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/entry_port_options_1_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     4.734 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_0_q_reg[6]_i_11/CO[3]
                         net (fo=1, unplaced)         0.007     4.741    lsq3/handshake_lsq_lsq3_core/ldq_addr_0_q_reg[6]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.791 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q_reg[6]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     4.791    lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q_reg[6]_i_14_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.841 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_0_q_reg[6]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     4.841    lsq3/handshake_lsq_lsq3_core/ldq_addr_0_q_reg[6]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     4.995 f  lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q_reg[6]_i_15/O[3]
                         net (fo=1, unplaced)         0.456     5.451    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/TEMP_19_double_out_01[15]
                         LUT6 (Prop_lut6_I1_O)        0.120     5.571 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q[6]_i_4/O
                         net (fo=1, unplaced)         0.244     5.815    lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q[6]_i_4_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     5.858 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q[6]_i_1__0/O
                         net (fo=8, unplaced)         0.284     6.142    lsq3/handshake_lsq_lsq3_core/ldq_addr_wen_7
                         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=1984, unset)         0.483     6.183    lsq3/handshake_lsq_lsq3_core/clk
                         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q_reg[0]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     5.955    lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.955    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                 -0.187    




