Info: Generated by version: 21.1 build 169
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/bsp_top/ddr4_emif.ip --block-symbol-file --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/bsp_top/ddr4_emif --family="Arria 10" --part=10AX115S2F45I1SG
Info: ddr4_emif.ddr4_ctlr_emif_0.arch: Periodic OCT re-calibration is disabled because the interface uses calibrated IO standards for either Address, Command or Clock signals.
Info: ddr4_emif.ddr4_ctlr_emif_0.arch: The interface will have reduced Read Capture timing margin due to Periodic OCT re-calibration being disabled.
Info: ddr4_emif.ddr4_ctlr_emif_0.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Info: ddr4_emif.ddr4_ctlr_emif_0.arch: Placement of address/command pins must follow "DDR4 Scheme 3: Component/SODIMM/UDIMM/RDIMM".
Info: ddr4_emif.ddr4_ctlr_emif_0.arch: Interface estimated to require 3 I/O Bank(s) and 3 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: ddr4_emif.ddr4_ctlr_emif_0.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1066.66
Info: ddr4_emif.ddr4_ctlr_emif_0.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/bsp_top/ddr4_emif.ip --synthesis=VERILOG --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/bsp_top/ddr4_emif --family="Arria 10" --part=10AX115S2F45I1SG
Info: ddr4_emif.ddr4_ctlr_emif_0.arch: Periodic OCT re-calibration is disabled because the interface uses calibrated IO standards for either Address, Command or Clock signals.
Info: ddr4_emif.ddr4_ctlr_emif_0.arch: The interface will have reduced Read Capture timing margin due to Periodic OCT re-calibration being disabled.
Info: ddr4_emif.ddr4_ctlr_emif_0.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Info: ddr4_emif.ddr4_ctlr_emif_0.arch: Placement of address/command pins must follow "DDR4 Scheme 3: Component/SODIMM/UDIMM/RDIMM".
Info: ddr4_emif.ddr4_ctlr_emif_0.arch: Interface estimated to require 3 I/O Bank(s) and 3 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: ddr4_emif.ddr4_ctlr_emif_0.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1066.66
Info: ddr4_emif.ddr4_ctlr_emif_0.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: ddr4_emif: "Transforming system: ddr4_emif"
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has address signal 16 bit wide, but the slave is 12 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: ddr4_emif: "Naming system components in system: ddr4_emif"
Info: ddr4_emif: "Processing generation queue"
Info: ddr4_emif: "Generating: ddr4_emif"
Info: ddr4_emif: "Generating: ddr4_emif_altera_emif_1920_426wvjq"
Info: ddr4_emif: "Generating: ddr4_emif_altera_emif_arch_nf_191_plygtrq"
Info: ddr4_emif: "Generating: ddr4_emif_altera_emif_cal_slave_nf_191_rmzieji"
Info: ddr4_emif: "Generating: ddr4_emif_altera_avalon_mm_bridge_2001_k2bg7dq"
Info: ddr4_emif: "Generating: ddr4_emif_altera_avalon_onchip_memory2_1921_p6pk7qq"
Info: ioaux_soft_ram: Starting RTL generation for module 'ddr4_emif_altera_avalon_onchip_memory2_1921_p6pk7qq'
Info: ioaux_soft_ram:   Generation command is [exec /opt/intelFPGA_pro/21.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_pro/21.1/quartus/linux64/perl/lib -I /opt/intelFPGA_pro/21.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_pro/21.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_pro/21.1/quartus/sopc_builder/bin -I /opt/intelFPGA_pro/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_pro/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_pro/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ddr4_emif_altera_avalon_onchip_memory2_1921_p6pk7qq --dir=/tmp/alt8772_6363240832910598126.dir/0004_ioaux_soft_ram_gen/ --quartus_dir=/opt/intelFPGA_pro/21.1/quartus --verilog --config=/tmp/alt8772_6363240832910598126.dir/0004_ioaux_soft_ram_gen//ddr4_emif_altera_avalon_onchip_memory2_1921_p6pk7qq_component_configuration.pl  --do_build_sim=0  ]
Info: ioaux_soft_ram: Done RTL generation for module 'ddr4_emif_altera_avalon_onchip_memory2_1921_p6pk7qq'
Info: ddr4_emif: "Generating: ddr4_emif_altera_mm_interconnect_1920_trcm3ta"
Info: ddr4_emif: "Generating: altera_reset_controller"
Info: ddr4_emif: "Generating: ddr4_emif_altera_merlin_master_translator_191_g7h47bq"
Info: ddr4_emif: "Generating: ddr4_emif_altera_merlin_slave_translator_191_x56fcki"
Info: ddr4_emif: Done "ddr4_emif" with 10 modules, 63 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
