[Files List]
C:\Aldec\Active-HDL-Student-Edition\vlib\std/src/standard.vhd=S
e:\GIT\my_projects\FPGA\Verilog\SPI_cont\SPI_cont/src/SPI_cont.v=S
e:\GIT\my_projects\FPGA\Verilog\SPI_cont\SPI_cont/src/SPI_cont_tb.v=S
