// Seed: 1417323387
module module_0 (
    input id_0,
    input logic id_1
);
  assign id_2 = 1;
  logic id_3;
  reg   id_4;
  reg   id_5 = id_2;
  logic id_6 = 1 + id_3;
  assign id_5 = 1;
  always @(posedge 1'b0 or negedge 1) begin
    id_4 <= id_2;
  end
endmodule
