Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jul 21 05:09:13 2023
| Host         : DESKTOP-UT90URG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    92 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              86 |           23 |
| Yes          | No                    | No                     |              84 |           26 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              39 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                 |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | m_OLEDCtrl/oled_dc_i_1_n_0                    |                                              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | m_OLEDCtrl/oled_vdd_i_1_n_0                   | m_OLEDCtrl/oled_vdd0                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | m_OLEDCtrl/oled_res_i_2_n_0                   | m_OLEDCtrl/oled_vdd0                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | m_OLEDCtrl/oled_vbat_i_1_n_0                  | m_OLEDCtrl/oled_vbat0                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | m_OLEDCtrl/write_byte_count[2]_i_2_n_0        | m_OLEDCtrl/write_byte_count0                 |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | m_OLEDCtrl/SPI_CTRL/shift_counter[3]_i_2_n_0  | m_OLEDCtrl/SPI_CTRL/shift_counter[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                               | m_OLEDCtrl/SPI_CTRL/counter[4]_i_1_n_0       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | m_OLEDCtrl/after_state[5]_i_1_n_0             |                                              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | m_OLEDCtrl/startup_count[4]_i_1_n_0           |                                              |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | m_OLEDCtrl/temp_page[1]_i_1_n_0               |                                              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | m_OLEDCtrl/write_base_addr                    |                                              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | m_OLEDCtrl/MS_DELAY/E[0]                      |                                              |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | m_OLEDCtrl/SPI_CTRL/shift_register[7]_i_1_n_0 |                                              |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | m_OLEDCtrl/temp_spi_data[7]_i_2_n_0           | m_OLEDCtrl/temp_spi_data0                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | m_OLEDCtrl/MS_DELAY/stop_time_0               |                                              |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | m_OLEDCtrl/temp_delay_ms[8]_i_2_n_0           | m_OLEDCtrl/oled_vbat0                        |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | m_OLEDCtrl/temp_index[6]_i_1_n_0              |                                              |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | m_OLEDCtrl/MS_DELAY/ms_counter__0             | m_OLEDCtrl/MS_DELAY/ms_counter               |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | m_OLEDCtrl/temp_write_ascii[6]_i_1_n_0        |                                              |                5 |             13 |         2.60 |
|  clk_IBUF_BUFG | m_OLEDCtrl/iop_data[7]_i_1_n_0                |                                              |                3 |             15 |         5.00 |
|  clk_IBUF_BUFG |                                               | get_dBtnD/state__0_0[0]                      |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                               | get_dBtnU/state__0_0[0]                      |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                               | get_rst/state__0_0[0]                        |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                               | get_dBtnC/state__0_0[0]                      |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                               | m_OLEDCtrl/MS_DELAY/clk_counter[0]_i_1_n_0   |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                               |                                              |               19 |             35 |         1.84 |
+----------------+-----------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


