<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\funlu\Desktop\rail\railview\sipeed TangNano-20K-example main hdmi\impl\gwsynthesis\hdmi.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\funlu\Desktop\rail\railview\sipeed TangNano-20K-example main hdmi\src\hdmi.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\funlu\Desktop\rail\railview\sipeed TangNano-20K-example main hdmi\src\nano_20k_video.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Nov 13 19:57:12 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1143</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>813</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>2</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>24</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>tmds_clk</td>
<td>Base</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT </td>
</tr>
<tr>
<td>2</td>
<td>I_clk</td>
<td>Base</td>
<td>37.040</td>
<td>26.998
<td>0.000</td>
<td>18.520</td>
<td></td>
<td></td>
<td>I_clk </td>
</tr>
<tr>
<td>3</td>
<td>PALETTE_SW</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>PALETTE_SW_ibuf/I </td>
</tr>
<tr>
<td>4</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.220
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>5</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.220
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>6</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.388</td>
<td>185.610
<td>0.000</td>
<td>2.694</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>7</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.740
<td>0.000</td>
<td>4.041</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>tmds_clk</td>
<td>74.250(MHz)</td>
<td>110.594(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I_clk</td>
<td>26.998(MHz)</td>
<td>219.577(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>PALETTE_SW</td>
<td>100.000(MHz)</td>
<td>1003.328(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>tmds_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmds_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PALETTE_SW</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PALETTE_SW</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-7.098</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_1_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>4.048</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-7.049</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_0_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.998</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-7.011</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_2_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.961</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-7.011</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_3_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.961</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.982</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_4_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.931</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.874</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_5_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.823</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.874</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_6_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.823</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.835</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_7_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.784</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.757</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_12_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.706</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-6.753</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_18_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.703</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-6.730</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_14_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.679</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.545</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_19_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.494</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.535</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_13_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.485</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.501</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_20_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-6.385</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_17_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.335</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-6.358</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_21_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.308</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-6.271</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_8_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.221</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-6.179</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_23_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.128</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-6.116</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_9_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.065</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-6.100</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_15_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.050</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-6.095</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_11_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.044</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-6.095</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_16_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.044</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-6.095</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_22_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.044</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-6.091</td>
<td>sw1/palette_1_s0/Q</td>
<td>testpattern_inst/colour_out_10_s0/D</td>
<td>PALETTE_SW:[F]</td>
<td>tmds_clk:[R]</td>
<td>0.016</td>
<td>2.997</td>
<td>3.040</td>
</tr>
<tr>
<td>25</td>
<td>4.426</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>9.007</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>testpattern_inst/De_hcnt_0_s3/Q</td>
<td>testpattern_inst/De_hcnt_0_s3/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>testpattern_inst/De_vcnt_1_s1/Q</td>
<td>testpattern_inst/De_vcnt_1_s1/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>testpattern_inst/De_vcnt_10_s1/Q</td>
<td>testpattern_inst/De_vcnt_10_s1/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>testpattern_inst/De_vcnt_11_s1/Q</td>
<td>testpattern_inst/De_vcnt_11_s1/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>testpattern_inst/De_hcnt_5_s1/Q</td>
<td>testpattern_inst/De_hcnt_5_s1/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>testpattern_inst/De_hcnt_6_s1/Q</td>
<td>testpattern_inst/De_hcnt_6_s1/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>testpattern_inst/V_cnt_6_s1/Q</td>
<td>testpattern_inst/V_cnt_6_s1/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>testpattern_inst/V_cnt_7_s1/Q</td>
<td>testpattern_inst/V_cnt_7_s1/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>testpattern_inst/colour_out_1_s0/Q</td>
<td>testpattern_inst/colour_out_1_s0/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>testpattern_inst/colour_out_4_s0/Q</td>
<td>testpattern_inst/colour_out_4_s0/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>testpattern_inst/colour_out_6_s0/Q</td>
<td>testpattern_inst/colour_out_6_s0/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>testpattern_inst/colour_out_7_s0/Q</td>
<td>testpattern_inst/colour_out_7_s0/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>testpattern_inst/colour_out_8_s0/Q</td>
<td>testpattern_inst/colour_out_8_s0/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>testpattern_inst/colour_out_10_s0/Q</td>
<td>testpattern_inst/colour_out_10_s0/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>testpattern_inst/colour_out_12_s0/Q</td>
<td>testpattern_inst/colour_out_12_s0/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>testpattern_inst/colour_out_13_s0/Q</td>
<td>testpattern_inst/colour_out_13_s0/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>testpattern_inst/colour_out_14_s0/Q</td>
<td>testpattern_inst/colour_out_14_s0/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>testpattern_inst/colour_out_17_s0/Q</td>
<td>testpattern_inst/colour_out_17_s0/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>testpattern_inst/colour_out_18_s0/Q</td>
<td>testpattern_inst/colour_out_18_s0/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>testpattern_inst/colour_out_19_s0/Q</td>
<td>testpattern_inst/colour_out_19_s0/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>testpattern_inst/colour_out_23_s0/Q</td>
<td>testpattern_inst/colour_out_23_s0/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>testpattern_inst/V_px_cnt_0_s0/Q</td>
<td>testpattern_inst/V_px_cnt_0_s0/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>testpattern_inst/V_px_cnt_3_s0/Q</td>
<td>testpattern_inst/V_px_cnt_3_s0/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>testpattern_inst/V_line_step_2_s0/Q</td>
<td>testpattern_inst/V_line_step_2_s0/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>testpattern_inst/H_cnt_2_s0/Q</td>
<td>testpattern_inst/H_cnt_2_s0/D</td>
<td>tmds_clk:[R]</td>
<td>tmds_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.044</td>
<td>3.044</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PALETTE_SW</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.044</td>
<td>3.044</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PALETTE_SW</td>
<td>sw1/palette_0_s2</td>
</tr>
<tr>
<td>3</td>
<td>2.580</td>
<td>3.580</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>PALETTE_SW</td>
<td>sw1/palette_0_s2</td>
</tr>
<tr>
<td>4</td>
<td>2.580</td>
<td>3.580</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>PALETTE_SW</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>tmds_clk</td>
<td>testpattern_inst/Pout_de_dn_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>tmds_clk</td>
<td>testpattern_inst/Pout_vs_dn_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>tmds_clk</td>
<td>testpattern_inst/V_line_step_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>tmds_clk</td>
<td>testpattern_inst/V_px_cnt_5_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>tmds_clk</td>
<td>testpattern_inst/V_px_cnt_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>tmds_clk</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>844.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>842.408</td>
<td>1.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>testpattern_inst/n921_s3/I0</td>
</tr>
<tr>
<td>842.861</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n921_s3/F</td>
</tr>
<tr>
<td>843.303</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][B]</td>
<td>testpattern_inst/n927_s1/I2</td>
</tr>
<tr>
<td>843.765</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n927_s1/F</td>
</tr>
<tr>
<td>843.767</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>testpattern_inst/n927_s0/I0</td>
</tr>
<tr>
<td>844.316</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n927_s0/F</td>
</tr>
<tr>
<td>844.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>testpattern_inst/colour_out_1_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>testpattern_inst/colour_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.464, 36.170%; route: 2.352, 58.098%; tC2Q: 0.232, 5.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>844.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>842.408</td>
<td>1.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>testpattern_inst/n921_s3/I0</td>
</tr>
<tr>
<td>842.861</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n921_s3/F</td>
</tr>
<tr>
<td>842.874</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][A]</td>
<td>testpattern_inst/n928_s1/I2</td>
</tr>
<tr>
<td>843.391</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n928_s1/F</td>
</tr>
<tr>
<td>843.804</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>testpattern_inst/n928_s0/I0</td>
</tr>
<tr>
<td>844.266</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n928_s0/F</td>
</tr>
<tr>
<td>844.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>testpattern_inst/colour_out_0_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>testpattern_inst/colour_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.432, 35.817%; route: 2.334, 58.380%; tC2Q: 0.232, 5.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>844.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>842.408</td>
<td>1.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>testpattern_inst/n921_s3/I0</td>
</tr>
<tr>
<td>842.861</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n921_s3/F</td>
</tr>
<tr>
<td>843.303</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td>testpattern_inst/n926_s1/I2</td>
</tr>
<tr>
<td>843.765</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n926_s1/F</td>
</tr>
<tr>
<td>843.767</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>testpattern_inst/n926_s0/I0</td>
</tr>
<tr>
<td>844.229</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n926_s0/F</td>
</tr>
<tr>
<td>844.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>testpattern_inst/colour_out_2_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>testpattern_inst/colour_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.377, 34.768%; route: 2.352, 59.374%; tC2Q: 0.232, 5.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>844.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>842.408</td>
<td>1.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>testpattern_inst/n921_s3/I0</td>
</tr>
<tr>
<td>842.861</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n921_s3/F</td>
</tr>
<tr>
<td>843.303</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>testpattern_inst/n925_s1/I2</td>
</tr>
<tr>
<td>843.765</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n925_s1/F</td>
</tr>
<tr>
<td>843.767</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td>testpattern_inst/n925_s0/I0</td>
</tr>
<tr>
<td>844.229</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n925_s0/F</td>
</tr>
<tr>
<td>844.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td>testpattern_inst/colour_out_3_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C26[1][B]</td>
<td>testpattern_inst/colour_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.377, 34.768%; route: 2.352, 59.374%; tC2Q: 0.232, 5.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>844.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>842.408</td>
<td>1.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>testpattern_inst/n921_s3/I0</td>
</tr>
<tr>
<td>842.861</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n921_s3/F</td>
</tr>
<tr>
<td>843.058</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td>testpattern_inst/n924_s1/I2</td>
</tr>
<tr>
<td>843.628</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n924_s1/F</td>
</tr>
<tr>
<td>843.629</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[0][A]</td>
<td>testpattern_inst/n924_s0/I0</td>
</tr>
<tr>
<td>844.199</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C26[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n924_s0/F</td>
</tr>
<tr>
<td>844.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[0][A]</td>
<td>testpattern_inst/colour_out_4_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C26[0][A]</td>
<td>testpattern_inst/colour_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.593, 40.520%; route: 2.106, 53.579%; tC2Q: 0.232, 5.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>844.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>842.408</td>
<td>1.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>testpattern_inst/n921_s3/I0</td>
</tr>
<tr>
<td>842.861</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n921_s3/F</td>
</tr>
<tr>
<td>843.058</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[2][A]</td>
<td>testpattern_inst/n923_s1/I2</td>
</tr>
<tr>
<td>843.628</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C26[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n923_s1/F</td>
</tr>
<tr>
<td>843.629</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[0][B]</td>
<td>testpattern_inst/n923_s0/I0</td>
</tr>
<tr>
<td>844.091</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C26[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n923_s0/F</td>
</tr>
<tr>
<td>844.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[0][B]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[0][B]</td>
<td>testpattern_inst/colour_out_5_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C26[0][B]</td>
<td>testpattern_inst/colour_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.485, 38.840%; route: 2.106, 55.093%; tC2Q: 0.232, 6.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>844.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>842.408</td>
<td>1.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>testpattern_inst/n921_s3/I0</td>
</tr>
<tr>
<td>842.861</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n921_s3/F</td>
</tr>
<tr>
<td>843.058</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[3][A]</td>
<td>testpattern_inst/n922_s1/I2</td>
</tr>
<tr>
<td>843.628</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C26[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n922_s1/F</td>
</tr>
<tr>
<td>843.629</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>testpattern_inst/n922_s0/I0</td>
</tr>
<tr>
<td>844.091</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n922_s0/F</td>
</tr>
<tr>
<td>844.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>testpattern_inst/colour_out_6_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>testpattern_inst/colour_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.485, 38.840%; route: 2.106, 55.093%; tC2Q: 0.232, 6.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>844.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>842.408</td>
<td>1.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>testpattern_inst/n921_s3/I0</td>
</tr>
<tr>
<td>842.861</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n921_s3/F</td>
</tr>
<tr>
<td>843.049</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>testpattern_inst/n921_s1/I2</td>
</tr>
<tr>
<td>843.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n921_s1/F</td>
</tr>
<tr>
<td>843.591</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td>testpattern_inst/n921_s0/I0</td>
</tr>
<tr>
<td>844.052</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n921_s0/F</td>
</tr>
<tr>
<td>844.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td>testpattern_inst/colour_out_7_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C26[1][A]</td>
<td>testpattern_inst/colour_out_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 33.981%; route: 2.266, 59.889%; tC2Q: 0.232, 6.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>843.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>842.391</td>
<td>1.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td>testpattern_inst/n916_s2/I3</td>
</tr>
<tr>
<td>842.940</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n916_s2/F</td>
</tr>
<tr>
<td>842.941</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[3][A]</td>
<td>testpattern_inst/n916_s1/I1</td>
</tr>
<tr>
<td>843.511</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C28[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n916_s1/F</td>
</tr>
<tr>
<td>843.512</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>testpattern_inst/n916_s0/I2</td>
</tr>
<tr>
<td>843.974</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n916_s0/F</td>
</tr>
<tr>
<td>843.974</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>testpattern_inst/colour_out_12_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>testpattern_inst/colour_out_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.581, 42.658%; route: 1.893, 51.083%; tC2Q: 0.232, 6.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>843.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>842.258</td>
<td>1.758</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td>testpattern_inst/n910_s2/I3</td>
</tr>
<tr>
<td>842.828</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n910_s2/F</td>
</tr>
<tr>
<td>842.829</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[1][B]</td>
<td>testpattern_inst/n910_s1/I1</td>
</tr>
<tr>
<td>843.399</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C25[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n910_s1/F</td>
</tr>
<tr>
<td>843.401</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>testpattern_inst/n910_s0/I2</td>
</tr>
<tr>
<td>843.971</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n910_s0/F</td>
</tr>
<tr>
<td>843.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>testpattern_inst/colour_out_18_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>testpattern_inst/colour_out_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.710, 46.184%; route: 1.761, 47.550%; tC2Q: 0.232, 6.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>843.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>842.258</td>
<td>1.758</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td>testpattern_inst/n914_s2/I3</td>
</tr>
<tr>
<td>842.775</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n914_s2/F</td>
</tr>
<tr>
<td>843.022</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td>testpattern_inst/n914_s1/I1</td>
</tr>
<tr>
<td>843.484</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n914_s1/F</td>
</tr>
<tr>
<td>843.485</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>testpattern_inst/n914_s0/I2</td>
</tr>
<tr>
<td>843.947</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n914_s0/F</td>
</tr>
<tr>
<td>843.947</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>testpattern_inst/colour_out_14_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>testpattern_inst/colour_out_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.441, 39.164%; route: 2.006, 54.530%; tC2Q: 0.232, 6.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>843.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>841.899</td>
<td>1.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>testpattern_inst/n909_s2/I3</td>
</tr>
<tr>
<td>842.469</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n909_s2/F</td>
</tr>
<tr>
<td>842.642</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[3][B]</td>
<td>testpattern_inst/n909_s1/I1</td>
</tr>
<tr>
<td>843.212</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C28[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n909_s1/F</td>
</tr>
<tr>
<td>843.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>testpattern_inst/n909_s0/I2</td>
</tr>
<tr>
<td>843.762</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n909_s0/F</td>
</tr>
<tr>
<td>843.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>testpattern_inst/colour_out_19_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>testpattern_inst/colour_out_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.689, 48.337%; route: 1.573, 45.024%; tC2Q: 0.232, 6.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>843.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>841.998</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>testpattern_inst/n915_s2/I3</td>
</tr>
<tr>
<td>842.568</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n915_s2/F</td>
</tr>
<tr>
<td>842.569</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td>testpattern_inst/n915_s1/I1</td>
</tr>
<tr>
<td>843.031</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n915_s1/F</td>
</tr>
<tr>
<td>843.204</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>testpattern_inst/n915_s0/I2</td>
</tr>
<tr>
<td>843.753</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n915_s0/F</td>
</tr>
<tr>
<td>843.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>testpattern_inst/colour_out_13_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>testpattern_inst/colour_out_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.581, 45.368%; route: 1.672, 47.975%; tC2Q: 0.232, 6.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>843.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>842.004</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td>testpattern_inst/n908_s2/I3</td>
</tr>
<tr>
<td>842.559</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n908_s2/F</td>
</tr>
<tr>
<td>842.806</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td>testpattern_inst/n908_s1/I1</td>
</tr>
<tr>
<td>843.177</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n908_s1/F</td>
</tr>
<tr>
<td>843.347</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>testpattern_inst/n908_s0/I2</td>
</tr>
<tr>
<td>843.718</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n908_s0/F</td>
</tr>
<tr>
<td>843.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>testpattern_inst/colour_out_20_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>testpattern_inst/colour_out_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.297, 37.591%; route: 1.921, 55.685%; tC2Q: 0.232, 6.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>843.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>841.998</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td>testpattern_inst/n911_s2/I3</td>
</tr>
<tr>
<td>842.568</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n911_s2/F</td>
</tr>
<tr>
<td>842.569</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>testpattern_inst/n911_s1/I1</td>
</tr>
<tr>
<td>843.139</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n911_s1/F</td>
</tr>
<tr>
<td>843.141</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>testpattern_inst/n911_s0/I2</td>
</tr>
<tr>
<td>843.603</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n911_s0/F</td>
</tr>
<tr>
<td>843.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>testpattern_inst/colour_out_17_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>testpattern_inst/colour_out_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.602, 48.041%; route: 1.501, 45.002%; tC2Q: 0.232, 6.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>843.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>841.992</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][A]</td>
<td>testpattern_inst/n907_s2/I3</td>
</tr>
<tr>
<td>842.562</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C29[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n907_s2/F</td>
</tr>
<tr>
<td>842.564</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td>testpattern_inst/n907_s1/I1</td>
</tr>
<tr>
<td>843.026</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n907_s1/F</td>
</tr>
<tr>
<td>843.027</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>testpattern_inst/n907_s0/I2</td>
</tr>
<tr>
<td>843.576</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n907_s0/F</td>
</tr>
<tr>
<td>843.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>testpattern_inst/colour_out_21_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>testpattern_inst/colour_out_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.581, 47.794%; route: 1.495, 45.193%; tC2Q: 0.232, 7.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>843.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>841.992</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td>testpattern_inst/n920_s2/I3</td>
</tr>
<tr>
<td>842.454</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n920_s2/F</td>
</tr>
<tr>
<td>842.456</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>testpattern_inst/n920_s1/I1</td>
</tr>
<tr>
<td>843.026</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n920_s1/F</td>
</tr>
<tr>
<td>843.027</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>testpattern_inst/n920_s0/I2</td>
</tr>
<tr>
<td>843.489</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n920_s0/F</td>
</tr>
<tr>
<td>843.489</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>testpattern_inst/colour_out_8_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>testpattern_inst/colour_out_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.494, 46.384%; route: 1.495, 46.413%; tC2Q: 0.232, 7.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>843.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>841.899</td>
<td>1.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][B]</td>
<td>testpattern_inst/n905_s3/I3</td>
</tr>
<tr>
<td>842.361</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C26[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n905_s3/F</td>
</tr>
<tr>
<td>842.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[2][A]</td>
<td>testpattern_inst/n905_s2/I1</td>
</tr>
<tr>
<td>842.933</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C26[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n905_s2/F</td>
</tr>
<tr>
<td>842.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>testpattern_inst/n905_s0/I2</td>
</tr>
<tr>
<td>843.396</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n905_s0/F</td>
</tr>
<tr>
<td>843.396</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>testpattern_inst/colour_out_23_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>testpattern_inst/colour_out_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.494, 47.761%; route: 1.402, 44.822%; tC2Q: 0.232, 7.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>843.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>841.750</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[2][B]</td>
<td>testpattern_inst/n919_s2/I3</td>
</tr>
<tr>
<td>842.320</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C25[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n919_s2/F</td>
</tr>
<tr>
<td>842.321</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>testpattern_inst/n919_s1/I1</td>
</tr>
<tr>
<td>842.870</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n919_s1/F</td>
</tr>
<tr>
<td>842.871</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>testpattern_inst/n919_s0/I2</td>
</tr>
<tr>
<td>843.333</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n919_s0/F</td>
</tr>
<tr>
<td>843.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>testpattern_inst/colour_out_9_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>testpattern_inst/colour_out_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.581, 51.579%; route: 1.252, 40.853%; tC2Q: 0.232, 7.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>843.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>841.755</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td>testpattern_inst/n913_s2/I3</td>
</tr>
<tr>
<td>842.304</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n913_s2/F</td>
</tr>
<tr>
<td>842.306</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>testpattern_inst/n913_s1/I1</td>
</tr>
<tr>
<td>842.768</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n913_s1/F</td>
</tr>
<tr>
<td>842.769</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>testpattern_inst/n913_s0/I2</td>
</tr>
<tr>
<td>843.318</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n913_s0/F</td>
</tr>
<tr>
<td>843.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>testpattern_inst/colour_out_15_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>testpattern_inst/colour_out_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.560, 51.148%; route: 1.258, 41.245%; tC2Q: 0.232, 7.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>843.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>841.750</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td>testpattern_inst/n917_s2/I3</td>
</tr>
<tr>
<td>842.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n917_s2/F</td>
</tr>
<tr>
<td>842.300</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[3][A]</td>
<td>testpattern_inst/n917_s1/I1</td>
</tr>
<tr>
<td>842.849</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C26[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n917_s1/F</td>
</tr>
<tr>
<td>842.850</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td>testpattern_inst/n917_s0/I2</td>
</tr>
<tr>
<td>843.312</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n917_s0/F</td>
</tr>
<tr>
<td>843.312</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td>testpattern_inst/colour_out_11_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C26[0][B]</td>
<td>testpattern_inst/colour_out_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.560, 51.245%; route: 1.252, 41.134%; tC2Q: 0.232, 7.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>843.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>841.750</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td>testpattern_inst/n912_s2/I3</td>
</tr>
<tr>
<td>842.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n912_s2/F</td>
</tr>
<tr>
<td>842.300</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td>testpattern_inst/n912_s1/I1</td>
</tr>
<tr>
<td>842.849</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n912_s1/F</td>
</tr>
<tr>
<td>842.850</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>testpattern_inst/n912_s0/I2</td>
</tr>
<tr>
<td>843.312</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n912_s0/F</td>
</tr>
<tr>
<td>843.312</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>testpattern_inst/colour_out_16_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>testpattern_inst/colour_out_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.560, 51.245%; route: 1.252, 41.134%; tC2Q: 0.232, 7.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>843.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>841.750</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td>testpattern_inst/n906_s2/I3</td>
</tr>
<tr>
<td>842.299</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n906_s2/F</td>
</tr>
<tr>
<td>842.300</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[3][A]</td>
<td>testpattern_inst/n906_s1/I1</td>
</tr>
<tr>
<td>842.849</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C27[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n906_s1/F</td>
</tr>
<tr>
<td>842.850</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td>testpattern_inst/n906_s0/I2</td>
</tr>
<tr>
<td>843.312</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n906_s0/F</td>
</tr>
<tr>
<td>843.312</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td>testpattern_inst/colour_out_22_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C27[0][B]</td>
<td>testpattern_inst/colour_out_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.560, 51.245%; route: 1.252, 41.134%; tC2Q: 0.232, 7.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>843.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>837.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>sw1/palette_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PALETTE_SW:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>837.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>IOT40[A]</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>840.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
<tr>
<td>840.500</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">sw1/palette_1_s0/Q</td>
</tr>
<tr>
<td>841.899</td>
<td>1.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>testpattern_inst/n918_s2/I3</td>
</tr>
<tr>
<td>842.361</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n918_s2/F</td>
</tr>
<tr>
<td>842.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td>testpattern_inst/n918_s1/I1</td>
</tr>
<tr>
<td>842.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n918_s1/F</td>
</tr>
<tr>
<td>842.738</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>testpattern_inst/n918_s0/I2</td>
</tr>
<tr>
<td>843.308</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n918_s0/F</td>
</tr>
<tr>
<td>843.308</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>837.287</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>testpattern_inst/colour_out_10_s0/CLK</td>
</tr>
<tr>
<td>837.252</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>837.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>testpattern_inst/colour_out_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.997</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.925%; route: 2.954, 56.075%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.403, 46.149%; route: 1.405, 46.219%; tC2Q: 0.232, 7.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R29C31[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n683_s4/I1</td>
</tr>
<tr>
<td>3.177</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n683_s4/F</td>
</tr>
<tr>
<td>4.318</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/I3</td>
</tr>
<tr>
<td>4.873</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C34[0][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/F</td>
</tr>
<tr>
<td>5.298</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s16/I2</td>
</tr>
<tr>
<td>5.847</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R31C33[2][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>6.025</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[3][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s2/I3</td>
</tr>
<tr>
<td>6.595</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R31C32[3][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s2/F</td>
</tr>
<tr>
<td>6.769</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s16/I0</td>
</tr>
<tr>
<td>7.222</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R31C33[3][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>8.038</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C34[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n237_s5/I1</td>
</tr>
<tr>
<td>8.409</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C34[1][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n237_s5/COUT</td>
</tr>
<tr>
<td>8.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C34[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n236_s4/CIN</td>
</tr>
<tr>
<td>8.879</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C34[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n236_s4/SUM</td>
</tr>
<tr>
<td>9.292</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[3][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s6/I3</td>
</tr>
<tr>
<td>9.841</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C33[3][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s6/F</td>
</tr>
<tr>
<td>9.842</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[3][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s3/I0</td>
</tr>
<tr>
<td>10.295</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C33[3][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s3/F</td>
</tr>
<tr>
<td>10.708</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s1/I1</td>
</tr>
<tr>
<td>11.278</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C32[0][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s1/F</td>
</tr>
<tr>
<td>11.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.739</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>15.704</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C32[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.057, 56.145%; route: 3.718, 41.279%; tC2Q: 0.232, 2.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/De_hcnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/De_hcnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>testpattern_inst/De_hcnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R24C31[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_hcnt_0_s3/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>testpattern_inst/n357_s7/I2</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n357_s7/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_hcnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>testpattern_inst/De_hcnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>testpattern_inst/De_hcnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/De_vcnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/De_vcnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>testpattern_inst/De_vcnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_vcnt_1_s1/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>testpattern_inst/n410_s3/I3</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n410_s3/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_vcnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>testpattern_inst/De_vcnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>testpattern_inst/De_vcnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/De_vcnt_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/De_vcnt_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>testpattern_inst/De_vcnt_10_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C32[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_vcnt_10_s1/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>testpattern_inst/n401_s5/I2</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n401_s5/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_vcnt_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>testpattern_inst/De_vcnt_10_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>testpattern_inst/De_vcnt_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/De_vcnt_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/De_vcnt_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>testpattern_inst/De_vcnt_11_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_vcnt_11_s1/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>testpattern_inst/n400_s2/I3</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n400_s2/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_vcnt_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>testpattern_inst/De_vcnt_11_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>testpattern_inst/De_vcnt_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/De_hcnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/De_hcnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>testpattern_inst/De_hcnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C29[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_hcnt_5_s1/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>testpattern_inst/n352_s2/I3</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n352_s2/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_hcnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>testpattern_inst/De_hcnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>testpattern_inst/De_hcnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/De_hcnt_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/De_hcnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>testpattern_inst/De_hcnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C29[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_hcnt_6_s1/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>testpattern_inst/n351_s2/I3</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n351_s2/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_hcnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>testpattern_inst/De_hcnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>testpattern_inst/De_hcnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/V_cnt_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/V_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>testpattern_inst/V_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C34[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/V_cnt_6_s1/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>testpattern_inst/n68_s2/I3</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n68_s2/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/V_cnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>testpattern_inst/V_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>testpattern_inst/V_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/V_cnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/V_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>testpattern_inst/V_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C32[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/V_cnt_7_s1/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>testpattern_inst/n67_s2/I3</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n67_s2/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/V_cnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>testpattern_inst/V_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>testpattern_inst/V_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/colour_out_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>testpattern_inst/colour_out_1_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C26[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_1_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>testpattern_inst/n927_s0/I2</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n927_s0/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>testpattern_inst/colour_out_1_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>testpattern_inst/colour_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/colour_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[0][A]</td>
<td>testpattern_inst/colour_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C26[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_4_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[0][A]</td>
<td>testpattern_inst/n924_s0/I2</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C26[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n924_s0/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[0][A]</td>
<td>testpattern_inst/colour_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C26[0][A]</td>
<td>testpattern_inst/colour_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/colour_out_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>testpattern_inst/colour_out_6_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C26[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_6_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>testpattern_inst/n922_s0/I2</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n922_s0/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>testpattern_inst/colour_out_6_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>testpattern_inst/colour_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/colour_out_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td>testpattern_inst/colour_out_7_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C26[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_7_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td>testpattern_inst/n921_s0/I2</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n921_s0/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td>testpattern_inst/colour_out_7_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C26[1][A]</td>
<td>testpattern_inst/colour_out_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/colour_out_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>testpattern_inst/colour_out_8_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C25[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_8_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>testpattern_inst/n920_s0/I1</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n920_s0/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>testpattern_inst/colour_out_8_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>testpattern_inst/colour_out_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/colour_out_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>testpattern_inst/colour_out_10_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C26[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_10_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>testpattern_inst/n918_s0/I1</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n918_s0/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>testpattern_inst/colour_out_10_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>testpattern_inst/colour_out_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/colour_out_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>testpattern_inst/colour_out_12_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_12_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>testpattern_inst/n916_s0/I1</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n916_s0/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>testpattern_inst/colour_out_12_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>testpattern_inst/colour_out_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/colour_out_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>testpattern_inst/colour_out_13_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_13_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>testpattern_inst/n915_s0/I1</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n915_s0/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>testpattern_inst/colour_out_13_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>testpattern_inst/colour_out_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/colour_out_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>testpattern_inst/colour_out_14_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C27[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_14_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>testpattern_inst/n914_s0/I1</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n914_s0/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>testpattern_inst/colour_out_14_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>testpattern_inst/colour_out_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/colour_out_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>testpattern_inst/colour_out_17_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C28[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_17_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>testpattern_inst/n911_s0/I1</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n911_s0/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>testpattern_inst/colour_out_17_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>testpattern_inst/colour_out_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/colour_out_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>testpattern_inst/colour_out_18_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C25[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_18_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>testpattern_inst/n910_s0/I1</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n910_s0/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>testpattern_inst/colour_out_18_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>testpattern_inst/colour_out_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/colour_out_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>testpattern_inst/colour_out_19_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_19_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>testpattern_inst/n909_s0/I1</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n909_s0/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>testpattern_inst/colour_out_19_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>testpattern_inst/colour_out_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/colour_out_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/colour_out_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>testpattern_inst/colour_out_23_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_23_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>testpattern_inst/n905_s0/I1</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n905_s0/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/colour_out_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>testpattern_inst/colour_out_23_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>testpattern_inst/colour_out_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/V_px_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/V_px_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>testpattern_inst/V_px_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C30[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/V_px_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>testpattern_inst/n486_s2/I0</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n486_s2/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/V_px_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>testpattern_inst/V_px_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>testpattern_inst/V_px_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/V_px_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/V_px_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>testpattern_inst/V_px_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C29[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/V_px_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C29[1][A]</td>
<td>testpattern_inst/n483_s/I1</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n483_s/SUM</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/V_px_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>testpattern_inst/V_px_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>testpattern_inst/V_px_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/V_line_step_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/V_line_step_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>testpattern_inst/V_line_step_2_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C30[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/V_line_step_2_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>testpattern_inst/n472_s0/I2</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n472_s0/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/V_line_step_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>testpattern_inst/V_line_step_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>testpattern_inst/V_line_step_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/H_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/H_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>testpattern_inst/H_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C32[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/H_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>testpattern_inst/n138_s4/I1</td>
</tr>
<tr>
<td>1.948</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n138_s4/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/H_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>testpattern_inst/H_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>testpattern_inst/H_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.044</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>sw1/palette_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>10.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>13.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.044</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>sw1/palette_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>10.268</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>sw1/palette_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>13.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>sw1/palette_0_s2/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.580</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.580</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>sw1/palette_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>4.930</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>sw1/palette_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>8.510</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>sw1/palette_0_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.580</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.580</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>sw1/palette_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>4.930</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PALETTE_SW</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>PALETTE_SW_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>PALETTE_SW_ibuf/O</td>
</tr>
<tr>
<td>8.510</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>sw1/palette_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmds_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>testpattern_inst/Pout_de_dn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.008</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>testpattern_inst/Pout_de_dn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.979</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>testpattern_inst/Pout_de_dn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmds_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>testpattern_inst/Pout_vs_dn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.008</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>testpattern_inst/Pout_vs_dn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.979</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>testpattern_inst/Pout_vs_dn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmds_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>testpattern_inst/V_line_step_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.008</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>testpattern_inst/V_line_step_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.979</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>testpattern_inst/V_line_step_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmds_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>testpattern_inst/V_px_cnt_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.008</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>testpattern_inst/V_px_cnt_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.979</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>testpattern_inst/V_px_cnt_5_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmds_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>testpattern_inst/V_px_cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.008</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>testpattern_inst/V_px_cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.979</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>testpattern_inst/V_px_cnt_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmds_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.008</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.979</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>205</td>
<td>pix_clk</td>
<td>4.426</td>
<td>2.274</td>
</tr>
<tr>
<td>96</td>
<td>I_clk_d</td>
<td>32.486</td>
<td>3.468</td>
</tr>
<tr>
<td>42</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/de_d</td>
<td>11.234</td>
<td>1.418</td>
</tr>
<tr>
<td>27</td>
<td>testpattern_inst/n639_36</td>
<td>9.175</td>
<td>1.694</td>
</tr>
<tr>
<td>26</td>
<td>palette_Z[0]</td>
<td>-5.626</td>
<td>1.163</td>
</tr>
<tr>
<td>24</td>
<td>testpattern_inst/V_cnt_10_16</td>
<td>9.827</td>
<td>0.704</td>
</tr>
<tr>
<td>24</td>
<td>testpattern_inst/n905_4</td>
<td>8.438</td>
<td>1.196</td>
</tr>
<tr>
<td>20</td>
<td>testpattern_inst/Pout_de_dn[1]</td>
<td>11.118</td>
<td>0.865</td>
</tr>
<tr>
<td>20</td>
<td>sw1/debounce_18_10</td>
<td>33.319</td>
<td>1.430</td>
</tr>
<tr>
<td>19</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor</td>
<td>5.892</td>
<td>0.897</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C22</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C54</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C30</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R43C3</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name tmds_clk -period 13.468 -waveform {0 6.734} [get_pins {u_clkdiv/CLKOUT}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clk -period 37.04 -waveform {0 18.52} [get_ports {I_clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
