
*** Running vivado
    with args -log lab5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab5.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source lab5.tcl -notrace
Command: synth_design -top lab5 -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 768 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.688 ; gain = 98.887
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab5' [C:/Users/shlab58/Desktop/lab 5/lab 5.src/lab5.v:3]
INFO: [Synth 8-6157] synthesizing module 'LCD_module' [C:/Users/shlab58/Desktop/lab 5/lab 5.src/LCD_module.v:13]
INFO: [Synth 8-6155] done synthesizing module 'LCD_module' (1#1) [C:/Users/shlab58/Desktop/lab 5/lab 5.src/LCD_module.v:13]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/shlab58/Desktop/lab 5/lab 5.src/lab5.v:61]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [C:/Users/shlab58/Desktop/lab 5/lab 5.src/lab5.v:61]
INFO: [Synth 8-6155] done synthesizing module 'lab5' (3#1) [C:/Users/shlab58/Desktop/lab 5/lab 5.src/lab5.v:3]
WARNING: [Synth 8-3917] design lab5 has port usr_led[3] driven by constant 0
WARNING: [Synth 8-3917] design lab5 has port usr_led[2] driven by constant 0
WARNING: [Synth 8-3917] design lab5 has port usr_led[1] driven by constant 0
WARNING: [Synth 8-3917] design lab5 has port usr_led[0] driven by constant 0
WARNING: [Synth 8-3331] design debounce has unconnected port clk
WARNING: [Synth 8-3331] design lab5 has unconnected port usr_btn[2]
WARNING: [Synth 8-3331] design lab5 has unconnected port usr_btn[1]
WARNING: [Synth 8-3331] design lab5 has unconnected port usr_btn[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 411.664 ; gain = 153.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.664 ; gain = 153.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.664 ; gain = 153.863
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/shlab58/Desktop/lab 5/lab 5.src/lab5.xdc]
Finished Parsing XDC File [C:/Users/shlab58/Desktop/lab 5/lab 5.src/lab5.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/shlab58/Desktop/lab 5/lab 5.src/lab5.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab5_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab5_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 723.941 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 723.941 ; gain = 466.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 723.941 ; gain = 466.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 723.941 ; gain = 466.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 723.941 ; gain = 466.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input    127 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	  69 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab5 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input    127 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module LCD_module 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	  69 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design lab5 has port usr_led[3] driven by constant 0
WARNING: [Synth 8-3917] design lab5 has port usr_led[2] driven by constant 0
WARNING: [Synth 8-3917] design lab5 has port usr_led[1] driven by constant 0
WARNING: [Synth 8-3917] design lab5 has port usr_led[0] driven by constant 0
WARNING: [Synth 8-3331] design lab5 has unconnected port usr_btn[2]
WARNING: [Synth 8-3331] design lab5 has unconnected port usr_btn[1]
WARNING: [Synth 8-3331] design lab5 has unconnected port usr_btn[0]
INFO: [Synth 8-3886] merging instance 'row_B_reg[0]' (FDE) to 'row_B_reg[4]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[4]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[8]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[12]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[16]' (FDE) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[20]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[24]' (FDE) to 'row_B_reg[9]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[28]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[32]' (FDE) to 'row_B_reg[9]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[36]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[40]' (FDE) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[44]' (FDE) to 'row_B_reg[9]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[48]' (FDE) to 'row_B_reg[9]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[52]' (FDE) to 'row_B_reg[9]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[56]' (FDE) to 'row_B_reg[9]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[60]' (FDE) to 'row_B_reg[14]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[64]' (FDE) to 'row_B_reg[9]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[68]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[72]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[76]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[80]' (FDE) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[84]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[88]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[92]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[96]' (FDE) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[100]' (FDE) to 'row_B_reg[9]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[104]' (FDE) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[108]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[112]' (FDE) to 'row_B_reg[14]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[116]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[120]' (FDE) to 'row_B_reg[9]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[124]' (FDE) to 'row_B_reg[9]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[0]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[4]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[8]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[12]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[16]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[20]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[24]' (FDE) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[28]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[32]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[36]' (FDE) to 'row_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[40]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[44]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[48]' (FDE) to 'row_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[52]' (FDE) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[56]' (FDE) to 'row_A_reg[42]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[60]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[64]' (FDE) to 'row_A_reg[42]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[68]' (FDE) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[72]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[76]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[80]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[84]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[88]' (FDE) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[92]' (FDE) to 'row_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[96]' (FDE) to 'row_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[100]' (FDE) to 'row_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[104]' (FDE) to 'row_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[108]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[112]' (FDE) to 'row_A_reg[42]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[116]' (FDE) to 'row_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[120]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[124]' (FDE) to 'row_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[1]' (FDE) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[5]' (FDE) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[9]' (FDE) to 'row_B_reg[11]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[13]' (FDE) to 'row_B_reg[11]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[17]' (FDE) to 'row_B_reg[14]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[21]' (FDE) to 'row_B_reg[11]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[25]' (FDE) to 'row_B_reg[11]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[29]' (FDE) to 'row_B_reg[11]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[33]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[37]' (FDE) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[41]' (FDE) to 'row_B_reg[11]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[45]' (FDE) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[49]' (FDE) to 'row_B_reg[11]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[53]' (FDE) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[57]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[61]' (FDE) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[65]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[69]' (FDE) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[73]' (FDE) to 'row_B_reg[14]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[77]' (FDE) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[81]' (FDE) to 'row_B_reg[14]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[85]' (FDE) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[89]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[93]' (FDE) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[97]' (FDE) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[101]' (FDE) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[105]' (FDE) to 'row_B_reg[11]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[109]' (FDE) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[113]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[117]' (FDE) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[121]' (FDE) to 'row_B_reg[11]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[125]' (FDE) to 'row_B_reg[11]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[1]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[5]' (FDE) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[9]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[13]' (FDE) to 'row_B_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\row_A_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\row_A_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd0/init_rs_reg )
WARNING: [Synth 8-3332] Sequential element (lcd0/init_rs_reg) is unused and will be removed from module lab5.
WARNING: [Synth 8-3332] Sequential element (row_A_reg[59]) is unused and will be removed from module lab5.
WARNING: [Synth 8-3332] Sequential element (row_A_reg[127]) is unused and will be removed from module lab5.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 723.941 ; gain = 466.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 734.691 ; gain = 476.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 745.020 ; gain = 487.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 754.637 ; gain = 496.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 754.637 ; gain = 496.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 754.637 ; gain = 496.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 754.637 ; gain = 496.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 754.637 ; gain = 496.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 754.637 ; gain = 496.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 754.637 ; gain = 496.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     4|
|4     |LUT2   |     2|
|5     |LUT3   |     7|
|6     |LUT4   |     8|
|7     |LUT5   |     6|
|8     |LUT6   |    19|
|9     |MUXF7  |     7|
|10    |FDRE   |    74|
|11    |FDSE   |     2|
|12    |IBUF   |     3|
|13    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   158|
|2     |  lcd0   |LCD_module |   138|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 754.637 ; gain = 496.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 754.637 ; gain = 184.559
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 754.637 ; gain = 496.836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 754.637 ; gain = 509.523
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/shlab58/Desktop/lab 5/lab 5.runs/synth_1/lab5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab5_utilization_synth.rpt -pb lab5_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 754.637 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct 21 10:55:13 2019...
