1. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/aes/aes_cipher_top.v
2. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/aes/aes_inv_cipher_top.v
3. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/aes/aes_inv_sbox.v
4. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/aes/aes_key_expand_128.v
5. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/aes/aes_rcon.v
6. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/aes/aes_sbox.v
7. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/aes/timescale.v
8. Executing Liberty frontend: ./objects/asap7/aes/aes_run_3_3_2/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
9. Executing Liberty frontend: ./objects/asap7/aes/aes_run_3_3_2/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
10. Executing Liberty frontend: ./objects/asap7/aes/aes_run_3_3_2/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
11. Executing Liberty frontend: ./objects/asap7/aes/aes_run_3_3_2/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
12. Executing Liberty frontend: ./objects/asap7/aes/aes_run_3_3_2/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
13. Executing Liberty frontend: ./objects/asap7/aes/aes_run_3_3_2/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
14. Executing Liberty frontend: ./objects/asap7/aes/aes_run_3_3_2/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
15. Executing Liberty frontend: ./objects/asap7/aes/aes_run_3_3_2/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
16. Executing Liberty frontend: ./objects/asap7/aes/aes_run_3_3_2/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
17. Executing Liberty frontend: ./objects/asap7/aes/aes_run_3_3_2/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
18. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC area script.
Extracting clock period from SDC file: ./results/asap7/aes/aes_run_3_3_2/clock_period.txt
Setting clock period to 400
19. Executing HIERARCHY pass (managing design hierarchy).
20. Executing AST frontend in derive mode using pre-parsed AST for module `\aes_cipher_top'.
20.1. Analyzing design hierarchy..
20.2. Executing AST frontend in derive mode using pre-parsed AST for module `\aes_sbox'.
20.3. Executing AST frontend in derive mode using pre-parsed AST for module `\aes_key_expand_128'.
Warning: Replacing memory \w with list of registers. See /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/aes/aes_key_expand_128.v:73
20.4. Analyzing design hierarchy..
20.5. Executing AST frontend in derive mode using pre-parsed AST for module `\aes_rcon'.
20.6. Analyzing design hierarchy..
20.7. Analyzing design hierarchy..
21. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module aes_key_expand_128 because it contains processes (run 'proc' command first).
Warning: Ignoring module aes_sbox because it contains processes (run 'proc' command first).
Warning: Ignoring module aes_cipher_top because it contains processes (run 'proc' command first).
Warning: Ignoring module aes_rcon because it contains processes (run 'proc' command first).
22. Executing RTLIL backend.
Warnings: 5 unique messages, 5 total
End of script. Logfile hash: c2b605d479, CPU: user 2.23s system 0.06s, MEM: 73.18 MB peak
Yosys 0.51+85 (git sha1 d3aec12fe, clang++ 18.1.8 -fPIC -O3)
Time spent: 97% 12x read_liberty (2 sec), 1% 2x write_rtlil (0 sec), ...
Elapsed time: 0:02.38[h:]min:sec. CPU time: user 2.30 sys 0.06 (99%). Peak memory: 76152KB.
