
#####  START OF RAM REPORT  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                              PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                             DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)      
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.ram[31:0]     RAM                DEFAULT            MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.ram_ram_0_0     2KX10_2KX10            0                  0       1(1/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                 MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.ram_ram_0_1     2KX10_2KX10            0                  0       1(1/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                 MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.ram_ram_0_2     2KX10_2KX10            0                  0       1(1/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                 MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.ram_ram_0_3     2KX8_2KX8              0                  0       1(1/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram[7:0]            RAM                DEFAULT            MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_ram_0_0           2KX10_2KX10            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_1[7:0]          RAM                DEFAULT            MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_1_ram_1_0_0       2KX10_2KX10            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_2[7:0]          RAM                DEFAULT            MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_2_ram_2_0_0       2KX10_2KX10            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_3[7:0]          RAM                DEFAULT            MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_3_ram_3_0_0       2KX10_2KX10            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT.ram[20:0]                        RAM                DEFAULT            MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT.ram_ram_0_0                        512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.ram[19:0]             RAM                DEFAULT            MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.ram_ram_0_0             1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0                                                                      NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0                                                                        512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1                                                                      NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1                                                                        512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C1                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C1                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C1                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C1                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C1                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C1                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C1                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C1                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C1                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C1                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C1                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C1                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C1                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C1                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C1                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C1                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C1                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C1                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C1                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C1                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0                                                                      NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0                                                                        512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C1                                                                      NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C1                                                                        512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C1                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C1                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C1                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C1                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C1                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C1                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C1                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C1                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C1                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C1                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C1                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C1                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C1                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C1                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C1                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C1                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C1                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C1                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C1                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C1                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0                                                                      NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0                                                                        512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C1                                                                      NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C1                                                                        512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C1                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C1                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C1                                                                     NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C1                                                                       512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0                                                                      NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0                                                                        512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C1                                                                      NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C1                                                                        512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0                                                                      NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0                                                                        512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C1                                                                      NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C1                                                                        512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0                                                                      NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0                                                                        512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C1                                                                      NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C1                                                                        512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0                                                                      NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0                                                                        512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C1                                                                      NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C1                                                                        512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0                                                                      NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0                                                                        512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C1                                                                      NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C1                                                                        512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0                                                                      NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0                                                                        512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C1                                                                      NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C1                                                                        512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0                                                                      NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0                                                                        512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C1                                                                      NA                 NA                 LSRAM_0.PF_TPSRAM_AHB_AXI_0.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C1                                                                        512X33_512X33          NA                 1       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
========================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                               PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                               DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem[72:0]                      RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_0                       64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_1                       64X12             0                  0       1(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_2                       64X12             0                  0       1(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_3                       64X12             0                  0       1(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_4                       64X12             0                  0       1(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_5                       64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_6                       64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem[66:0]                             RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_0                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_1                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_2                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_3                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_4                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_5                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem[66:0]                             RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_0                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_1                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_2                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_3                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_4                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_5                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem[70:0]                      RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_0                       64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_1                       64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_2                       64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_3                       64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_4                       64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_5                       64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXItoAHBL_0.AXItoAHBL_0.U_rdFIFORAM.mem[63:0]                                                                                                                              RAM                DEFAULT            AXItoAHBL_0.AXItoAHBL_0.U_rdFIFORAM.mem_mem_0_0                                                                                                                               64X12             0                  0       0(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                  AXItoAHBL_0.AXItoAHBL_0.U_rdFIFORAM.mem_mem_0_1                                                                                                                               64X12             0                  0       0(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                  AXItoAHBL_0.AXItoAHBL_0.U_rdFIFORAM.mem_mem_0_2                                                                                                                               64X12             0                  0       0(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                  AXItoAHBL_0.AXItoAHBL_0.U_rdFIFORAM.mem_mem_0_3                                                                                                                               64X12             0                  0       0(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                  AXItoAHBL_0.AXItoAHBL_0.U_rdFIFORAM.mem_mem_0_4                                                                                                                               64X12             0                  0       0(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                  AXItoAHBL_0.AXItoAHBL_0.U_rdFIFORAM.mem_mem_0_5                                                                                                                               64X12             0                  0       0(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXItoAHBL_0.AXItoAHBL_0.U_wrFIFORAM.mem[63:0]                                                                                                                              RAM                DEFAULT            AXItoAHBL_0.AXItoAHBL_0.U_wrFIFORAM.mem_mem_0_0                                                                                                                               64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXItoAHBL_0.AXItoAHBL_0.U_wrFIFORAM.mem_mem_0_2                                                                                                                               64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXItoAHBL_0.AXItoAHBL_0.U_wrFIFORAM.mem_mem_0_3                                                                                                                               64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.core._T_1151[31:0]                                                                                                                     RAM                DEFAULT            MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.core._T_1151__T_1151_0_0                                                                                                                  64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.core._T_1151__T_1151_0_1                                                                                                                  64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.core._T_1151__T_1151_0_2                                                                                                                  64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.core._T_1151_1[31:0]                                                                                                                   RAM                DEFAULT            MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.core._T_1151_1__T_1151_1_0_0                                                                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.core._T_1151_1__T_1151_1_0_1                                                                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  MiV_AHB_0.MiV_AHB_0.ChiselTop0.tile.core._T_1151_1__T_1151_1_0_2                                                                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem[35:0]                        RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem_mem_0_0                         64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem_mem_0_1                         64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem_mem_0_2                         64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem[35:0]                        RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem_mem_0_0                         64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem_mem_0_1                         64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem_mem_0_2                         64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem[35:0]                        RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem_mem_0_0                         64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem_mem_0_1                         64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem_mem_0_2                         64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem[35:0]                        RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem_mem_0_0                         64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem_mem_0_1                         64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem_mem_0_2                         64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               SPI_0.SPI_0.USPI.URXF.fifo_mem_q[7:0]                                                                                                                                      RAM                DEFAULT            SPI_0.SPI_0.USPI.URXF.fifo_mem_q_fifo_mem_q_0_0                                                                                                                               64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                 SPI_0.SPI_0.USPI.URXF.fifo_mem_q[8]                                                                                                                                        RAM                                                                                                                                                                                                                                                                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               SPI_0.SPI_0.USPI.UTXF.fifo_mem_q[7:0]                                                                                                                                      RAM                DEFAULT            SPI_0.SPI_0.USPI.UTXF.fifo_mem_q_fifo_mem_q_0_0                                                                                                                               64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                 SPI_0.SPI_0.USPI.UTXF.fifo_mem_q[8]                                                                                                                                        RAM                                                                                                                                                                                                                                                                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdIdFif.genblk1\.DPRam.mem[12:0]                        RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdIdFif.genblk1\.DPRam.mem_mem_0_0                         64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdIdFif.genblk1\.DPRam.mem_mem_0_1                         64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrLenFif.genblk1\.DPRam.mem[8:0]                        RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrLenFif.genblk1\.DPRam.mem_mem_0_0                        64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.genblk1\[0\]\.ram.mem[28:0]              RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.genblk1\[0\]\.ram.mem_mem_0_0               64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.genblk1\[0\]\.ram.mem_mem_0_1               64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.genblk1\[0\]\.ram.mem_mem_0_2               64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_mst.genblk1\[0\]\.ram.mem[24:0]                       RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_mst.genblk1\[0\]\.ram.mem_mem_0_0                        64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_mst.genblk1\[0\]\.ram.mem_mem_0_1                        64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_mst.genblk1\[0\]\.ram.mem_mem_0_2                        64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.genblk1\[0\]\.ram.mem[28:0]              RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.genblk1\[0\]\.ram.mem_mem_0_0               64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.genblk1\[0\]\.ram.mem_mem_0_1               64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.genblk1\[0\]\.ram.mem_mem_0_2               64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_mst.genblk1\[0\]\.ram.mem[24:0]                       RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_mst.genblk1\[0\]\.ram.mem_mem_0_0                        64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_mst.genblk1\[0\]\.ram.mem_mem_0_1                        64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_mst.genblk1\[0\]\.ram.mem_mem_0_2                        64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[4:0]      RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[4:0]     RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[4:0]      RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[4:0]     RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_slv.genblk1\[0\]\.ram.mem[7:0]                        RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_slv.genblk1\[0\]\.ram.mem_mem_0_0                        64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_slv.genblk1\[0\]\.ram.mem[7:0]                        RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_slv.genblk1\[0\]\.ram.mem_mem_0_0                        64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
=======================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  END OF RAM REPORT  #####

