;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* PWM */
PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* BLE_1 */
BLE_1_bless_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
BLE_1_bless_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
BLE_1_bless_isr__INTC_MASK EQU 0x1000
BLE_1_bless_isr__INTC_NUMBER EQU 12
BLE_1_bless_isr__INTC_PRIOR_MASK EQU 0xC0
BLE_1_bless_isr__INTC_PRIOR_NUM EQU 0
BLE_1_bless_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
BLE_1_bless_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
BLE_1_bless_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
BLE_1_cy_m0s8_ble__ADC_BUMP1 EQU CYREG_BLE_BLERD_ADC_BUMP1
BLE_1_cy_m0s8_ble__ADC_BUMP2 EQU CYREG_BLE_BLERD_ADC_BUMP2
BLE_1_cy_m0s8_ble__ADV_CH_TX_POWER EQU CYREG_BLE_BLELL_ADV_CH_TX_POWER
BLE_1_cy_m0s8_ble__ADV_CONFIG EQU CYREG_BLE_BLELL_ADV_CONFIG
BLE_1_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT EQU CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
BLE_1_cy_m0s8_ble__ADV_INTR EQU CYREG_BLE_BLELL_ADV_INTR
BLE_1_cy_m0s8_ble__ADV_NEXT_INSTANT EQU CYREG_BLE_BLELL_ADV_NEXT_INSTANT
BLE_1_cy_m0s8_ble__ADV_PARAMS EQU CYREG_BLE_BLELL_ADV_PARAMS
BLE_1_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO EQU CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
BLE_1_cy_m0s8_ble__ADV_TX_DATA_FIFO EQU CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
BLE_1_cy_m0s8_ble__AGC EQU CYREG_BLE_BLERD_AGC
BLE_1_cy_m0s8_ble__BALUN EQU CYREG_BLE_BLERD_BALUN
BLE_1_cy_m0s8_ble__BB_BUMP1 EQU CYREG_BLE_BLERD_BB_BUMP1
BLE_1_cy_m0s8_ble__BB_BUMP2 EQU CYREG_BLE_BLERD_BB_BUMP2
BLE_1_cy_m0s8_ble__BB_XO EQU CYREG_BLE_BLERD_BB_XO
BLE_1_cy_m0s8_ble__BB_XO_CAPTRIM EQU CYREG_BLE_BLERD_BB_XO_CAPTRIM
BLE_1_cy_m0s8_ble__CE_CNFG_STS_REGISTER EQU CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
BLE_1_cy_m0s8_ble__CE_LENGTH EQU CYREG_BLE_BLELL_CE_LENGTH
BLE_1_cy_m0s8_ble__CFG_1_FCAL EQU CYREG_BLE_BLERD_CFG_1_FCAL
BLE_1_cy_m0s8_ble__CFG_2_FCAL EQU CYREG_BLE_BLERD_CFG_2_FCAL
BLE_1_cy_m0s8_ble__CFG_3_FCAL EQU CYREG_BLE_BLERD_CFG_3_FCAL
BLE_1_cy_m0s8_ble__CFG_4_FCAL EQU CYREG_BLE_BLERD_CFG_4_FCAL
BLE_1_cy_m0s8_ble__CFG_5_FCAL EQU CYREG_BLE_BLERD_CFG_5_FCAL
BLE_1_cy_m0s8_ble__CFG_6_FCAL EQU CYREG_BLE_BLERD_CFG_6_FCAL
BLE_1_cy_m0s8_ble__CFG1 EQU CYREG_BLE_BLERD_CFG1
BLE_1_cy_m0s8_ble__CFG2 EQU CYREG_BLE_BLERD_CFG2
BLE_1_cy_m0s8_ble__CFGCTRL EQU CYREG_BLE_BLERD_CFGCTRL
BLE_1_cy_m0s8_ble__CLOCK_CONFIG EQU CYREG_BLE_BLELL_CLOCK_CONFIG
BLE_1_cy_m0s8_ble__COMMAND_REGISTER EQU CYREG_BLE_BLELL_COMMAND_REGISTER
BLE_1_cy_m0s8_ble__CONN_CE_COUNTER EQU CYREG_BLE_BLELL_CONN_CE_COUNTER
BLE_1_cy_m0s8_ble__CONN_CE_INSTANT EQU CYREG_BLE_BLELL_CONN_CE_INSTANT
BLE_1_cy_m0s8_ble__CONN_CH_TX_POWER EQU CYREG_BLE_BLELL_CONN_CH_TX_POWER
BLE_1_cy_m0s8_ble__CONN_CONFIG EQU CYREG_BLE_BLELL_CONN_CONFIG
BLE_1_cy_m0s8_ble__CONN_INDEX EQU CYREG_BLE_BLELL_CONN_INDEX
BLE_1_cy_m0s8_ble__CONN_INTERVAL EQU CYREG_BLE_BLELL_CONN_INTERVAL
BLE_1_cy_m0s8_ble__CONN_INTR EQU CYREG_BLE_BLELL_CONN_INTR
BLE_1_cy_m0s8_ble__CONN_INTR_MASK EQU CYREG_BLE_BLELL_CONN_INTR_MASK
BLE_1_cy_m0s8_ble__CONN_PARAM1 EQU CYREG_BLE_BLELL_CONN_PARAM1
BLE_1_cy_m0s8_ble__CONN_PARAM2 EQU CYREG_BLE_BLELL_CONN_PARAM2
BLE_1_cy_m0s8_ble__CONN_REQ_WORD0 EQU CYREG_BLE_BLELL_CONN_REQ_WORD0
BLE_1_cy_m0s8_ble__CONN_REQ_WORD1 EQU CYREG_BLE_BLELL_CONN_REQ_WORD1
BLE_1_cy_m0s8_ble__CONN_REQ_WORD10 EQU CYREG_BLE_BLELL_CONN_REQ_WORD10
BLE_1_cy_m0s8_ble__CONN_REQ_WORD11 EQU CYREG_BLE_BLELL_CONN_REQ_WORD11
BLE_1_cy_m0s8_ble__CONN_REQ_WORD2 EQU CYREG_BLE_BLELL_CONN_REQ_WORD2
BLE_1_cy_m0s8_ble__CONN_REQ_WORD3 EQU CYREG_BLE_BLELL_CONN_REQ_WORD3
BLE_1_cy_m0s8_ble__CONN_REQ_WORD4 EQU CYREG_BLE_BLELL_CONN_REQ_WORD4
BLE_1_cy_m0s8_ble__CONN_REQ_WORD5 EQU CYREG_BLE_BLELL_CONN_REQ_WORD5
BLE_1_cy_m0s8_ble__CONN_REQ_WORD6 EQU CYREG_BLE_BLELL_CONN_REQ_WORD6
BLE_1_cy_m0s8_ble__CONN_REQ_WORD7 EQU CYREG_BLE_BLELL_CONN_REQ_WORD7
BLE_1_cy_m0s8_ble__CONN_REQ_WORD8 EQU CYREG_BLE_BLELL_CONN_REQ_WORD8
BLE_1_cy_m0s8_ble__CONN_REQ_WORD9 EQU CYREG_BLE_BLELL_CONN_REQ_WORD9
BLE_1_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
BLE_1_cy_m0s8_ble__CONN_STATUS EQU CYREG_BLE_BLELL_CONN_STATUS
BLE_1_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
BLE_1_cy_m0s8_ble__CTR1 EQU CYREG_BLE_BLERD_CTR1
BLE_1_cy_m0s8_ble__DATA_CHANNELS_H0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H0
BLE_1_cy_m0s8_ble__DATA_CHANNELS_H1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H1
BLE_1_cy_m0s8_ble__DATA_CHANNELS_L0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L0
BLE_1_cy_m0s8_ble__DATA_CHANNELS_L1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L1
BLE_1_cy_m0s8_ble__DATA_CHANNELS_M0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M0
BLE_1_cy_m0s8_ble__DATA_CHANNELS_M1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M1
BLE_1_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
BLE_1_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
BLE_1_cy_m0s8_ble__DATA0 EQU CYREG_BLE_BLELL_DATA0
BLE_1_cy_m0s8_ble__DATA1 EQU CYREG_BLE_BLELL_DATA1
BLE_1_cy_m0s8_ble__DATA10 EQU CYREG_BLE_BLELL_DATA10
BLE_1_cy_m0s8_ble__DATA11 EQU CYREG_BLE_BLELL_DATA11
BLE_1_cy_m0s8_ble__DATA12 EQU CYREG_BLE_BLELL_DATA12
BLE_1_cy_m0s8_ble__DATA13 EQU CYREG_BLE_BLELL_DATA13
BLE_1_cy_m0s8_ble__DATA2 EQU CYREG_BLE_BLELL_DATA2
BLE_1_cy_m0s8_ble__DATA3 EQU CYREG_BLE_BLELL_DATA3
BLE_1_cy_m0s8_ble__DATA4 EQU CYREG_BLE_BLELL_DATA4
BLE_1_cy_m0s8_ble__DATA5 EQU CYREG_BLE_BLELL_DATA5
BLE_1_cy_m0s8_ble__DATA6 EQU CYREG_BLE_BLELL_DATA6
BLE_1_cy_m0s8_ble__DATA7 EQU CYREG_BLE_BLELL_DATA7
BLE_1_cy_m0s8_ble__DATA8 EQU CYREG_BLE_BLELL_DATA8
BLE_1_cy_m0s8_ble__DATA9 EQU CYREG_BLE_BLELL_DATA9
BLE_1_cy_m0s8_ble__DBG_1 EQU CYREG_BLE_BLERD_DBG_1
BLE_1_cy_m0s8_ble__DBG_2 EQU CYREG_BLE_BLERD_DBG_2
BLE_1_cy_m0s8_ble__DBG_3 EQU CYREG_BLE_BLERD_DBG_3
BLE_1_cy_m0s8_ble__DBG_BB EQU CYREG_BLE_BLERD_DBG_BB
BLE_1_cy_m0s8_ble__DBUS EQU CYREG_BLE_BLERD_DBUS
BLE_1_cy_m0s8_ble__DC EQU CYREG_BLE_BLERD_DC
BLE_1_cy_m0s8_ble__DCCAL EQU CYREG_BLE_BLERD_DCCAL
BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_H EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_H
BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_L EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_L
BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_M EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_M
BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_H EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_L EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_M EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
BLE_1_cy_m0s8_ble__DIAG1 EQU CYREG_BLE_BLERD_DIAG1
BLE_1_cy_m0s8_ble__DPLL_CONFIG EQU CYREG_BLE_BLELL_DPLL_CONFIG
BLE_1_cy_m0s8_ble__DSM1 EQU CYREG_BLE_BLERD_DSM1
BLE_1_cy_m0s8_ble__DSM2 EQU CYREG_BLE_BLERD_DSM2
BLE_1_cy_m0s8_ble__DSM3 EQU CYREG_BLE_BLERD_DSM3
BLE_1_cy_m0s8_ble__DSM4 EQU CYREG_BLE_BLERD_DSM4
BLE_1_cy_m0s8_ble__DSM5 EQU CYREG_BLE_BLERD_DSM5
BLE_1_cy_m0s8_ble__DSM6 EQU CYREG_BLE_BLERD_DSM6
BLE_1_cy_m0s8_ble__DTM_RX_PKT_COUNT EQU CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
BLE_1_cy_m0s8_ble__ENC_CONFIG EQU CYREG_BLE_BLELL_ENC_CONFIG
BLE_1_cy_m0s8_ble__ENC_INTR EQU CYREG_BLE_BLELL_ENC_INTR
BLE_1_cy_m0s8_ble__ENC_INTR_EN EQU CYREG_BLE_BLELL_ENC_INTR_EN
BLE_1_cy_m0s8_ble__ENC_KEY0 EQU CYREG_BLE_BLELL_ENC_KEY0
BLE_1_cy_m0s8_ble__ENC_KEY1 EQU CYREG_BLE_BLELL_ENC_KEY1
BLE_1_cy_m0s8_ble__ENC_KEY2 EQU CYREG_BLE_BLELL_ENC_KEY2
BLE_1_cy_m0s8_ble__ENC_KEY3 EQU CYREG_BLE_BLELL_ENC_KEY3
BLE_1_cy_m0s8_ble__ENC_KEY4 EQU CYREG_BLE_BLELL_ENC_KEY4
BLE_1_cy_m0s8_ble__ENC_KEY5 EQU CYREG_BLE_BLELL_ENC_KEY5
BLE_1_cy_m0s8_ble__ENC_KEY6 EQU CYREG_BLE_BLELL_ENC_KEY6
BLE_1_cy_m0s8_ble__ENC_KEY7 EQU CYREG_BLE_BLELL_ENC_KEY7
BLE_1_cy_m0s8_ble__ENC_PARAMS EQU CYREG_BLE_BLELL_ENC_PARAMS
BLE_1_cy_m0s8_ble__EVENT_ENABLE EQU CYREG_BLE_BLELL_EVENT_ENABLE
BLE_1_cy_m0s8_ble__EVENT_INTR EQU CYREG_BLE_BLELL_EVENT_INTR
BLE_1_cy_m0s8_ble__FCAL_TEST EQU CYREG_BLE_BLERD_FCAL_TEST
BLE_1_cy_m0s8_ble__FPD_TEST EQU CYREG_BLE_BLERD_FPD_TEST
BLE_1_cy_m0s8_ble__FSM EQU CYREG_BLE_BLERD_FSM
BLE_1_cy_m0s8_ble__IM EQU CYREG_BLE_BLERD_IM
BLE_1_cy_m0s8_ble__INIT_CONFIG EQU CYREG_BLE_BLELL_INIT_CONFIG
BLE_1_cy_m0s8_ble__INIT_INTERVAL EQU CYREG_BLE_BLELL_INIT_INTERVAL
BLE_1_cy_m0s8_ble__INIT_INTR EQU CYREG_BLE_BLELL_INIT_INTR
BLE_1_cy_m0s8_ble__INIT_NEXT_INSTANT EQU CYREG_BLE_BLELL_INIT_NEXT_INSTANT
BLE_1_cy_m0s8_ble__INIT_PARAM EQU CYREG_BLE_BLELL_INIT_PARAM
BLE_1_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO EQU CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
BLE_1_cy_m0s8_ble__INIT_WINDOW EQU CYREG_BLE_BLELL_INIT_WINDOW
BLE_1_cy_m0s8_ble__IQMIS EQU CYREG_BLE_BLERD_IQMIS
BLE_1_cy_m0s8_ble__IV_MASTER0 EQU CYREG_BLE_BLELL_IV_MASTER0
BLE_1_cy_m0s8_ble__IV_MASTER1 EQU CYREG_BLE_BLELL_IV_MASTER1
BLE_1_cy_m0s8_ble__IV_SLAVE0 EQU CYREG_BLE_BLELL_IV_SLAVE0
BLE_1_cy_m0s8_ble__IV_SLAVE1 EQU CYREG_BLE_BLELL_IV_SLAVE1
BLE_1_cy_m0s8_ble__KVCAL EQU CYREG_BLE_BLERD_KVCAL
BLE_1_cy_m0s8_ble__LDO EQU CYREG_BLE_BLERD_LDO
BLE_1_cy_m0s8_ble__LDO_BYPASS EQU CYREG_BLE_BLERD_LDO_BYPASS
BLE_1_cy_m0s8_ble__LE_PING_TIMER_ADDR EQU CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
BLE_1_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP EQU CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
BLE_1_cy_m0s8_ble__LE_PING_TIMER_OFFSET EQU CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
BLE_1_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT EQU CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
BLE_1_cy_m0s8_ble__LE_RF_TEST_MODE EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE
BLE_1_cy_m0s8_ble__LF_CLK_CTRL EQU CYREG_BLE_BLESS_LF_CLK_CTRL
BLE_1_cy_m0s8_ble__LL_CLK_EN EQU CYREG_BLE_BLESS_LL_CLK_EN
BLE_1_cy_m0s8_ble__LL_DSM_CTRL EQU CYREG_BLE_BLESS_LL_DSM_CTRL
BLE_1_cy_m0s8_ble__LL_DSM_INTR_STAT EQU CYREG_BLE_BLESS_LL_DSM_INTR_STAT
BLE_1_cy_m0s8_ble__LLH_FEATURE_CONFIG EQU CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
BLE_1_cy_m0s8_ble__MIC_IN0 EQU CYREG_BLE_BLELL_MIC_IN0
BLE_1_cy_m0s8_ble__MIC_IN1 EQU CYREG_BLE_BLELL_MIC_IN1
BLE_1_cy_m0s8_ble__MIC_OUT0 EQU CYREG_BLE_BLELL_MIC_OUT0
BLE_1_cy_m0s8_ble__MIC_OUT1 EQU CYREG_BLE_BLELL_MIC_OUT1
BLE_1_cy_m0s8_ble__MODEM EQU CYREG_BLE_BLERD_MODEM
BLE_1_cy_m0s8_ble__MONI EQU CYREG_BLE_BLERD_MONI
BLE_1_cy_m0s8_ble__NEXT_CE_INSTANT EQU CYREG_BLE_BLELL_NEXT_CE_INSTANT
BLE_1_cy_m0s8_ble__NEXT_RESP_TIMER_EXP EQU CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
BLE_1_cy_m0s8_ble__NEXT_SUP_TO EQU CYREG_BLE_BLELL_NEXT_SUP_TO
BLE_1_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT EQU CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
BLE_1_cy_m0s8_ble__PACKET_COUNTER0 EQU CYREG_BLE_BLELL_PACKET_COUNTER0
BLE_1_cy_m0s8_ble__PACKET_COUNTER1 EQU CYREG_BLE_BLELL_PACKET_COUNTER1
BLE_1_cy_m0s8_ble__PACKET_COUNTER2 EQU CYREG_BLE_BLELL_PACKET_COUNTER2
BLE_1_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
BLE_1_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
BLE_1_cy_m0s8_ble__PDU_RESP_TIMER EQU CYREG_BLE_BLELL_PDU_RESP_TIMER
BLE_1_cy_m0s8_ble__PEER_ADDR_H EQU CYREG_BLE_BLELL_PEER_ADDR_H
BLE_1_cy_m0s8_ble__PEER_ADDR_L EQU CYREG_BLE_BLELL_PEER_ADDR_L
BLE_1_cy_m0s8_ble__PEER_ADDR_M EQU CYREG_BLE_BLELL_PEER_ADDR_M
BLE_1_cy_m0s8_ble__POC_REG__TIM_CONTROL EQU CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
BLE_1_cy_m0s8_ble__RCCAL EQU CYREG_BLE_BLERD_RCCAL
BLE_1_cy_m0s8_ble__READ_IQ_1 EQU CYREG_BLE_BLERD_READ_IQ_1
BLE_1_cy_m0s8_ble__READ_IQ_2 EQU CYREG_BLE_BLERD_READ_IQ_2
BLE_1_cy_m0s8_ble__READ_IQ_3 EQU CYREG_BLE_BLERD_READ_IQ_3
BLE_1_cy_m0s8_ble__READ_IQ_4 EQU CYREG_BLE_BLERD_READ_IQ_4
BLE_1_cy_m0s8_ble__RECEIVE_TRIG_CTRL EQU CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
BLE_1_cy_m0s8_ble__RF_CONFIG EQU CYREG_BLE_BLESS_RF_CONFIG
BLE_1_cy_m0s8_ble__RMAP EQU CYREG_BLE_BLERD_RMAP
BLE_1_cy_m0s8_ble__RSSI EQU CYREG_BLE_BLERD_RSSI
BLE_1_cy_m0s8_ble__RX EQU CYREG_BLE_BLERD_RX
BLE_1_cy_m0s8_ble__RX_BUMP1 EQU CYREG_BLE_BLERD_RX_BUMP1
BLE_1_cy_m0s8_ble__RX_BUMP2 EQU CYREG_BLE_BLERD_RX_BUMP2
BLE_1_cy_m0s8_ble__SCAN_CONFIG EQU CYREG_BLE_BLELL_SCAN_CONFIG
BLE_1_cy_m0s8_ble__SCAN_INTERVAL EQU CYREG_BLE_BLELL_SCAN_INTERVAL
BLE_1_cy_m0s8_ble__SCAN_INTR EQU CYREG_BLE_BLELL_SCAN_INTR
BLE_1_cy_m0s8_ble__SCAN_NEXT_INSTANT EQU CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
BLE_1_cy_m0s8_ble__SCAN_PARAM EQU CYREG_BLE_BLELL_SCAN_PARAM
BLE_1_cy_m0s8_ble__SCAN_WINDOW EQU CYREG_BLE_BLELL_SCAN_WINDOW
BLE_1_cy_m0s8_ble__SL_CONN_INTERVAL EQU CYREG_BLE_BLELL_SL_CONN_INTERVAL
BLE_1_cy_m0s8_ble__SLAVE_LATENCY EQU CYREG_BLE_BLELL_SLAVE_LATENCY
BLE_1_cy_m0s8_ble__SLAVE_TIMING_CONTROL EQU CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
BLE_1_cy_m0s8_ble__SLV_WIN_ADJ EQU CYREG_BLE_BLELL_SLV_WIN_ADJ
BLE_1_cy_m0s8_ble__SUP_TIMEOUT EQU CYREG_BLE_BLELL_SUP_TIMEOUT
BLE_1_cy_m0s8_ble__SY EQU CYREG_BLE_BLERD_SY
BLE_1_cy_m0s8_ble__SY_BUMP1 EQU CYREG_BLE_BLERD_SY_BUMP1
BLE_1_cy_m0s8_ble__SY_BUMP2 EQU CYREG_BLE_BLERD_SY_BUMP2
BLE_1_cy_m0s8_ble__TEST EQU CYREG_BLE_BLERD_TEST
BLE_1_cy_m0s8_ble__TEST2_SY EQU CYREG_BLE_BLERD_TEST2_SY
BLE_1_cy_m0s8_ble__THRSHD1 EQU CYREG_BLE_BLERD_THRSHD1
BLE_1_cy_m0s8_ble__THRSHD2 EQU CYREG_BLE_BLERD_THRSHD2
BLE_1_cy_m0s8_ble__THRSHD3 EQU CYREG_BLE_BLERD_THRSHD3
BLE_1_cy_m0s8_ble__THRSHD4 EQU CYREG_BLE_BLERD_THRSHD4
BLE_1_cy_m0s8_ble__THRSHD5 EQU CYREG_BLE_BLERD_THRSHD5
BLE_1_cy_m0s8_ble__TIM_COUNTER_L EQU CYREG_BLE_BLELL_TIM_COUNTER_L
BLE_1_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
BLE_1_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
BLE_1_cy_m0s8_ble__TX EQU CYREG_BLE_BLERD_TX
BLE_1_cy_m0s8_ble__TX_BUMP1 EQU CYREG_BLE_BLERD_TX_BUMP1
BLE_1_cy_m0s8_ble__TX_BUMP2 EQU CYREG_BLE_BLERD_TX_BUMP2
BLE_1_cy_m0s8_ble__TX_EN_EXT_DELAY EQU CYREG_BLE_BLELL_TX_EN_EXT_DELAY
BLE_1_cy_m0s8_ble__TX_RX_ON_DELAY EQU CYREG_BLE_BLELL_TX_RX_ON_DELAY
BLE_1_cy_m0s8_ble__TX_RX_SYNTH_DELAY EQU CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
BLE_1_cy_m0s8_ble__TXRX_HOP EQU CYREG_BLE_BLELL_TXRX_HOP
BLE_1_cy_m0s8_ble__WAKEUP_CONFIG EQU CYREG_BLE_BLELL_WAKEUP_CONFIG
BLE_1_cy_m0s8_ble__WAKEUP_CONTROL EQU CYREG_BLE_BLELL_WAKEUP_CONTROL
BLE_1_cy_m0s8_ble__WCO_CONFIG EQU CYREG_BLE_BLESS_WCO_CONFIG
BLE_1_cy_m0s8_ble__WCO_STATUS EQU CYREG_BLE_BLESS_WCO_STATUS
BLE_1_cy_m0s8_ble__WCO_TRIM EQU CYREG_BLE_BLESS_WCO_TRIM
BLE_1_cy_m0s8_ble__WHITELIST_BASE_ADDR EQU CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
BLE_1_cy_m0s8_ble__WIN_MIN_STEP_SIZE EQU CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
BLE_1_cy_m0s8_ble__WINDOW_WIDEN_INTVL EQU CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
BLE_1_cy_m0s8_ble__WINDOW_WIDEN_WINOFF EQU CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
BLE_1_cy_m0s8_ble__WL_ADDR_TYPE EQU CYREG_BLE_BLELL_WL_ADDR_TYPE
BLE_1_cy_m0s8_ble__WL_ENABLE EQU CYREG_BLE_BLELL_WL_ENABLE
BLE_1_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG EQU CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

/* Pin_B */
Pin_B__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_B__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_B__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_B__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_B__0__HSIOM_MASK EQU 0xF0000000
Pin_B__0__HSIOM_SHIFT EQU 28
Pin_B__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_B__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_B__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_B__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_B__0__MASK EQU 0x80
Pin_B__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_B__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_B__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_B__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_B__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_B__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_B__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_B__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_B__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_B__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_B__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_B__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_B__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_B__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_B__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_B__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_B__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_B__0__PORT EQU 3
Pin_B__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_B__0__SHIFT EQU 7
Pin_B__DR EQU CYREG_GPIO_PRT3_DR
Pin_B__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_B__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_B__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_B__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_B__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_B__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_B__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_B__MASK EQU 0x80
Pin_B__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_B__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_B__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_B__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_B__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_B__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_B__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_B__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_B__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_B__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_B__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_B__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_B__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_B__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_B__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_B__PC EQU CYREG_GPIO_PRT3_PC
Pin_B__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_B__PORT EQU 3
Pin_B__PS EQU CYREG_GPIO_PRT3_PS
Pin_B__SHIFT EQU 7

/* Pin_G */
Pin_G__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_G__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_G__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_G__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_G__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_G__0__HSIOM_MASK EQU 0x0F000000
Pin_G__0__HSIOM_SHIFT EQU 24
Pin_G__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_G__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_G__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_G__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_G__0__MASK EQU 0x40
Pin_G__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_G__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_G__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_G__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_G__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_G__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_G__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_G__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_G__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_G__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_G__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_G__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_G__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_G__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_G__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_G__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_G__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_G__0__PORT EQU 3
Pin_G__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_G__0__SHIFT EQU 6
Pin_G__DR EQU CYREG_GPIO_PRT3_DR
Pin_G__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_G__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_G__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_G__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_G__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_G__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_G__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_G__MASK EQU 0x40
Pin_G__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_G__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_G__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_G__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_G__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_G__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_G__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_G__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_G__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_G__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_G__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_G__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_G__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_G__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_G__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_G__PC EQU CYREG_GPIO_PRT3_PC
Pin_G__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_G__PORT EQU 3
Pin_G__PS EQU CYREG_GPIO_PRT3_PS
Pin_G__SHIFT EQU 6

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL8
Clock_1__DIV_ID EQU 0x00000042
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_1__PA_DIV_ID EQU 0x000000FF

/* ISR_PWM */
ISR_PWM__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR_PWM__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR_PWM__INTC_MASK EQU 0x40000
ISR_PWM__INTC_NUMBER EQU 18
ISR_PWM__INTC_PRIOR_MASK EQU 0xC00000
ISR_PWM__INTC_PRIOR_NUM EQU 2
ISR_PWM__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ISR_PWM__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR_PWM__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* MOTOR_A */
MOTOR_A__0__DR EQU CYREG_GPIO_PRT1_DR
MOTOR_A__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MOTOR_A__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MOTOR_A__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MOTOR_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MOTOR_A__0__HSIOM_MASK EQU 0x000F0000
MOTOR_A__0__HSIOM_SHIFT EQU 16
MOTOR_A__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR_A__0__INTR EQU CYREG_GPIO_PRT1_INTR
MOTOR_A__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR_A__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MOTOR_A__0__MASK EQU 0x10
MOTOR_A__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MOTOR_A__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MOTOR_A__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MOTOR_A__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MOTOR_A__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MOTOR_A__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MOTOR_A__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MOTOR_A__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MOTOR_A__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MOTOR_A__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MOTOR_A__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MOTOR_A__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MOTOR_A__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MOTOR_A__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MOTOR_A__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MOTOR_A__0__PC EQU CYREG_GPIO_PRT1_PC
MOTOR_A__0__PC2 EQU CYREG_GPIO_PRT1_PC2
MOTOR_A__0__PORT EQU 1
MOTOR_A__0__PS EQU CYREG_GPIO_PRT1_PS
MOTOR_A__0__SHIFT EQU 4
MOTOR_A__DR EQU CYREG_GPIO_PRT1_DR
MOTOR_A__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MOTOR_A__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MOTOR_A__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MOTOR_A__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR_A__INTR EQU CYREG_GPIO_PRT1_INTR
MOTOR_A__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR_A__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MOTOR_A__MASK EQU 0x10
MOTOR_A__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MOTOR_A__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MOTOR_A__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MOTOR_A__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MOTOR_A__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MOTOR_A__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MOTOR_A__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MOTOR_A__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MOTOR_A__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MOTOR_A__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MOTOR_A__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MOTOR_A__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MOTOR_A__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MOTOR_A__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MOTOR_A__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MOTOR_A__PC EQU CYREG_GPIO_PRT1_PC
MOTOR_A__PC2 EQU CYREG_GPIO_PRT1_PC2
MOTOR_A__PORT EQU 1
MOTOR_A__PS EQU CYREG_GPIO_PRT1_PS
MOTOR_A__SHIFT EQU 4

/* MOTOR_B */
MOTOR_B__0__DR EQU CYREG_GPIO_PRT1_DR
MOTOR_B__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MOTOR_B__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MOTOR_B__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MOTOR_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MOTOR_B__0__HSIOM_MASK EQU 0x00F00000
MOTOR_B__0__HSIOM_SHIFT EQU 20
MOTOR_B__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR_B__0__INTR EQU CYREG_GPIO_PRT1_INTR
MOTOR_B__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR_B__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MOTOR_B__0__MASK EQU 0x20
MOTOR_B__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MOTOR_B__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MOTOR_B__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MOTOR_B__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MOTOR_B__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MOTOR_B__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MOTOR_B__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MOTOR_B__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MOTOR_B__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MOTOR_B__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MOTOR_B__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MOTOR_B__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MOTOR_B__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MOTOR_B__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MOTOR_B__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MOTOR_B__0__PC EQU CYREG_GPIO_PRT1_PC
MOTOR_B__0__PC2 EQU CYREG_GPIO_PRT1_PC2
MOTOR_B__0__PORT EQU 1
MOTOR_B__0__PS EQU CYREG_GPIO_PRT1_PS
MOTOR_B__0__SHIFT EQU 5
MOTOR_B__DR EQU CYREG_GPIO_PRT1_DR
MOTOR_B__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MOTOR_B__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MOTOR_B__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MOTOR_B__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR_B__INTR EQU CYREG_GPIO_PRT1_INTR
MOTOR_B__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR_B__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MOTOR_B__MASK EQU 0x20
MOTOR_B__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MOTOR_B__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MOTOR_B__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MOTOR_B__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MOTOR_B__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MOTOR_B__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MOTOR_B__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MOTOR_B__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MOTOR_B__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MOTOR_B__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MOTOR_B__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MOTOR_B__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MOTOR_B__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MOTOR_B__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MOTOR_B__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MOTOR_B__PC EQU CYREG_GPIO_PRT1_PC
MOTOR_B__PC2 EQU CYREG_GPIO_PRT1_PC2
MOTOR_B__PORT EQU 1
MOTOR_B__PS EQU CYREG_GPIO_PRT1_PS
MOTOR_B__SHIFT EQU 5

/* MOTOR_C */
MOTOR_C__0__DR EQU CYREG_GPIO_PRT1_DR
MOTOR_C__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MOTOR_C__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MOTOR_C__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MOTOR_C__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MOTOR_C__0__HSIOM_MASK EQU 0x0F000000
MOTOR_C__0__HSIOM_SHIFT EQU 24
MOTOR_C__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR_C__0__INTR EQU CYREG_GPIO_PRT1_INTR
MOTOR_C__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR_C__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MOTOR_C__0__MASK EQU 0x40
MOTOR_C__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MOTOR_C__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MOTOR_C__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MOTOR_C__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MOTOR_C__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MOTOR_C__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MOTOR_C__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MOTOR_C__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MOTOR_C__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MOTOR_C__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MOTOR_C__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MOTOR_C__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MOTOR_C__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MOTOR_C__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MOTOR_C__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MOTOR_C__0__PC EQU CYREG_GPIO_PRT1_PC
MOTOR_C__0__PC2 EQU CYREG_GPIO_PRT1_PC2
MOTOR_C__0__PORT EQU 1
MOTOR_C__0__PS EQU CYREG_GPIO_PRT1_PS
MOTOR_C__0__SHIFT EQU 6
MOTOR_C__DR EQU CYREG_GPIO_PRT1_DR
MOTOR_C__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MOTOR_C__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MOTOR_C__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MOTOR_C__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR_C__INTR EQU CYREG_GPIO_PRT1_INTR
MOTOR_C__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR_C__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MOTOR_C__MASK EQU 0x40
MOTOR_C__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MOTOR_C__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MOTOR_C__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MOTOR_C__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MOTOR_C__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MOTOR_C__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MOTOR_C__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MOTOR_C__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MOTOR_C__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MOTOR_C__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MOTOR_C__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MOTOR_C__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MOTOR_C__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MOTOR_C__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MOTOR_C__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MOTOR_C__PC EQU CYREG_GPIO_PRT1_PC
MOTOR_C__PC2 EQU CYREG_GPIO_PRT1_PC2
MOTOR_C__PORT EQU 1
MOTOR_C__PS EQU CYREG_GPIO_PRT1_PS
MOTOR_C__SHIFT EQU 6

/* MOTOR_D */
MOTOR_D__0__DR EQU CYREG_GPIO_PRT1_DR
MOTOR_D__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MOTOR_D__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MOTOR_D__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MOTOR_D__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MOTOR_D__0__HSIOM_MASK EQU 0xF0000000
MOTOR_D__0__HSIOM_SHIFT EQU 28
MOTOR_D__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR_D__0__INTR EQU CYREG_GPIO_PRT1_INTR
MOTOR_D__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR_D__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MOTOR_D__0__MASK EQU 0x80
MOTOR_D__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MOTOR_D__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MOTOR_D__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MOTOR_D__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MOTOR_D__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MOTOR_D__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MOTOR_D__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MOTOR_D__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MOTOR_D__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MOTOR_D__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MOTOR_D__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MOTOR_D__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MOTOR_D__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MOTOR_D__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MOTOR_D__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MOTOR_D__0__PC EQU CYREG_GPIO_PRT1_PC
MOTOR_D__0__PC2 EQU CYREG_GPIO_PRT1_PC2
MOTOR_D__0__PORT EQU 1
MOTOR_D__0__PS EQU CYREG_GPIO_PRT1_PS
MOTOR_D__0__SHIFT EQU 7
MOTOR_D__DR EQU CYREG_GPIO_PRT1_DR
MOTOR_D__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MOTOR_D__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MOTOR_D__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MOTOR_D__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR_D__INTR EQU CYREG_GPIO_PRT1_INTR
MOTOR_D__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR_D__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MOTOR_D__MASK EQU 0x80
MOTOR_D__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MOTOR_D__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MOTOR_D__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MOTOR_D__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MOTOR_D__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MOTOR_D__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MOTOR_D__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MOTOR_D__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MOTOR_D__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MOTOR_D__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MOTOR_D__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MOTOR_D__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MOTOR_D__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MOTOR_D__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MOTOR_D__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MOTOR_D__PC EQU CYREG_GPIO_PRT1_PC
MOTOR_D__PC2 EQU CYREG_GPIO_PRT1_PC2
MOTOR_D__PORT EQU 1
MOTOR_D__PS EQU CYREG_GPIO_PRT1_PS
MOTOR_D__SHIFT EQU 7

/* CapSense */
CapSense_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x0000000F
CapSense_Cmod__0__HSIOM_SHIFT EQU 0
CapSense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__MASK EQU 0x01
CapSense_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 0
CapSense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__MASK EQU 0x01
CapSense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__Cmod__PORT EQU 4
CapSense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__Cmod__SHIFT EQU 0
CapSense_Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__MASK EQU 0x01
CapSense_Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__SHIFT EQU 0
CapSense_CSD__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_CSD__CSD_COUNTER EQU CYREG_CSD_COUNTER
CapSense_CSD__CSD_ID EQU CYREG_CSD_ID
CapSense_CSD__CSD_INTR EQU CYREG_CSD_INTR
CapSense_CSD__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_CSD__CSD_NUMBER EQU 0
CapSense_CSD__CSD_PWM EQU CYREG_CSD_PWM
CapSense_CSD__CSD_STATUS EQU CYREG_CSD_STATUS
CapSense_IDACComp_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
CapSense_IDACComp_cy_psoc4_idac__IDAC_NUMBER EQU 2
CapSense_IDACComp_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDACComp_cy_psoc4_idac__POLARITY_SHIFT EQU 17
CapSense_IDACMod_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_IDACMod_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_IDACMod_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDACMod_cy_psoc4_idac__POLARITY_SHIFT EQU 16
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_ISR__INTC_MASK EQU 0x10000
CapSense_ISR__INTC_NUMBER EQU 16
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC0
CapSense_ISR__INTC_PRIOR_NUM EQU 1
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
CapSense_ModClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
CapSense_ModClk__DIV_ID EQU 0x00000040
CapSense_ModClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CapSense_ModClk__PA_DIV_ID EQU 0x000000FF
CapSense_Sns__0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__0__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__0__HSIOM_SHIFT EQU 4
CapSense_Sns__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__0__MASK EQU 0x02
CapSense_Sns__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__0__PORT EQU 2
CapSense_Sns__0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__0__SHIFT EQU 1
CapSense_Sns__1__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__1__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__1__HSIOM_SHIFT EQU 8
CapSense_Sns__1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__1__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__1__MASK EQU 0x04
CapSense_Sns__1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__1__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__1__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__1__PORT EQU 3
CapSense_Sns__1__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__1__SHIFT EQU 2
CapSense_Sns__10__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__10__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__10__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__10__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__10__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__10__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__10__HSIOM_SHIFT EQU 8
CapSense_Sns__10__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__10__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__10__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__10__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__10__MASK EQU 0x04
CapSense_Sns__10__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__10__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__10__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__10__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__10__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__10__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__10__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__10__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__10__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__10__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__10__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__10__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__10__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__10__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__10__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__10__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__10__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__10__PORT EQU 0
CapSense_Sns__10__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__10__SHIFT EQU 2
CapSense_Sns__11__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__11__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__11__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__11__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__11__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__11__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__11__HSIOM_SHIFT EQU 8
CapSense_Sns__11__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__11__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__11__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__11__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__11__MASK EQU 0x04
CapSense_Sns__11__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__11__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__11__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__11__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__11__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__11__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__11__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__11__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__11__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__11__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__11__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__11__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__11__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__11__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__11__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__11__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__11__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__11__PORT EQU 2
CapSense_Sns__11__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__11__SHIFT EQU 2
CapSense_Sns__12__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__12__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__12__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__12__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__12__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__12__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__12__HSIOM_SHIFT EQU 0
CapSense_Sns__12__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__12__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__12__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__12__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__12__MASK EQU 0x01
CapSense_Sns__12__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__12__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__12__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__12__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__12__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__12__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__12__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__12__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__12__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__12__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__12__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__12__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__12__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__12__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__12__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__12__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__12__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__12__PORT EQU 2
CapSense_Sns__12__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__12__SHIFT EQU 0
CapSense_Sns__2__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__2__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__2__HSIOM_SHIFT EQU 0
CapSense_Sns__2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__2__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__2__MASK EQU 0x01
CapSense_Sns__2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__2__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__2__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__2__PORT EQU 3
CapSense_Sns__2__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__2__SHIFT EQU 0
CapSense_Sns__3__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__3__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__3__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__3__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__3__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__3__HSIOM_SHIFT EQU 4
CapSense_Sns__3__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__3__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__3__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__3__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__3__MASK EQU 0x02
CapSense_Sns__3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__3__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__3__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__3__PORT EQU 3
CapSense_Sns__3__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__3__SHIFT EQU 1
CapSense_Sns__4__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__4__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__4__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__4__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__4__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__4__HSIOM_MASK EQU 0x00F00000
CapSense_Sns__4__HSIOM_SHIFT EQU 20
CapSense_Sns__4__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__4__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__4__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__4__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__4__MASK EQU 0x20
CapSense_Sns__4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__4__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__4__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__4__PORT EQU 0
CapSense_Sns__4__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__4__SHIFT EQU 5
CapSense_Sns__5__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__5__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__5__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__5__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__5__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__5__HSIOM_MASK EQU 0x00F00000
CapSense_Sns__5__HSIOM_SHIFT EQU 20
CapSense_Sns__5__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__5__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__5__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__5__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__5__MASK EQU 0x20
CapSense_Sns__5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__5__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__5__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__5__PORT EQU 2
CapSense_Sns__5__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__5__SHIFT EQU 5
CapSense_Sns__6__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__6__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__6__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__6__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__6__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__6__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__6__HSIOM_SHIFT EQU 12
CapSense_Sns__6__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__6__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__6__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__6__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__6__MASK EQU 0x08
CapSense_Sns__6__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__6__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__6__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__6__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__6__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__6__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__6__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__6__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__6__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__6__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__6__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__6__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__6__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__6__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__6__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__6__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__6__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__6__PORT EQU 3
CapSense_Sns__6__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__6__SHIFT EQU 3
CapSense_Sns__7__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__7__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__7__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__7__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__7__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__7__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__7__HSIOM_SHIFT EQU 16
CapSense_Sns__7__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__7__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__7__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__7__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__7__MASK EQU 0x10
CapSense_Sns__7__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__7__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__7__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__7__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__7__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__7__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__7__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__7__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__7__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__7__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__7__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__7__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__7__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__7__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__7__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__7__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__7__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__7__PORT EQU 0
CapSense_Sns__7__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__7__SHIFT EQU 4
CapSense_Sns__8__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__8__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__8__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__8__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__8__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__8__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__8__HSIOM_SHIFT EQU 12
CapSense_Sns__8__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__8__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__8__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__8__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__8__MASK EQU 0x08
CapSense_Sns__8__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__8__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__8__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__8__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__8__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__8__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__8__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__8__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__8__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__8__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__8__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__8__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__8__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__8__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__8__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__8__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__8__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__8__PORT EQU 2
CapSense_Sns__8__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__8__SHIFT EQU 3
CapSense_Sns__9__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__9__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__9__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__9__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__9__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__9__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__9__HSIOM_SHIFT EQU 16
CapSense_Sns__9__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__9__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__9__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__9__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__9__MASK EQU 0x10
CapSense_Sns__9__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__9__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__9__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__9__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__9__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__9__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__9__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__9__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__9__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__9__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__9__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__9__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__9__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__9__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__9__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__9__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__9__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__9__PORT EQU 2
CapSense_Sns__9__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__9__SHIFT EQU 4
CapSense_Sns__Button0_Sns0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Button0_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Button0_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Button0_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Button0_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Button0_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Button0_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Button0_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Button0_Sns0__MASK EQU 0x02
CapSense_Sns__Button0_Sns0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__Button0_Sns0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__Button0_Sns0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__Button0_Sns0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__Button0_Sns0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__Button0_Sns0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__Button0_Sns0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__Button0_Sns0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__Button0_Sns0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__Button0_Sns0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__Button0_Sns0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__Button0_Sns0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__Button0_Sns0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__Button0_Sns0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__Button0_Sns0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__Button0_Sns0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Button0_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Button0_Sns0__PORT EQU 2
CapSense_Sns__Button0_Sns0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Button0_Sns0__SHIFT EQU 1
CapSense_Sns__Button1_Sns0__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Button1_Sns0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Button1_Sns0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Button1_Sns0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Button1_Sns0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button1_Sns0__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button1_Sns0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button1_Sns0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button1_Sns0__MASK EQU 0x04
CapSense_Sns__Button1_Sns0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__Button1_Sns0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__Button1_Sns0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__Button1_Sns0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__Button1_Sns0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__Button1_Sns0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__Button1_Sns0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__Button1_Sns0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__Button1_Sns0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__Button1_Sns0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__Button1_Sns0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__Button1_Sns0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__Button1_Sns0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__Button1_Sns0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__Button1_Sns0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__Button1_Sns0__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Button1_Sns0__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Button1_Sns0__PORT EQU 3
CapSense_Sns__Button1_Sns0__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Button1_Sns0__SHIFT EQU 2
CapSense_Sns__Button2_Sns0__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Button2_Sns0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Button2_Sns0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Button2_Sns0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Button2_Sns0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button2_Sns0__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button2_Sns0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button2_Sns0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button2_Sns0__MASK EQU 0x01
CapSense_Sns__Button2_Sns0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__Button2_Sns0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__Button2_Sns0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__Button2_Sns0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__Button2_Sns0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__Button2_Sns0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__Button2_Sns0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__Button2_Sns0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__Button2_Sns0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__Button2_Sns0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__Button2_Sns0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__Button2_Sns0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__Button2_Sns0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__Button2_Sns0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__Button2_Sns0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__Button2_Sns0__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Button2_Sns0__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Button2_Sns0__PORT EQU 3
CapSense_Sns__Button2_Sns0__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Button2_Sns0__SHIFT EQU 0
CapSense_Sns__Button3_Sns0__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Button3_Sns0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Button3_Sns0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Button3_Sns0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Button3_Sns0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button3_Sns0__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button3_Sns0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button3_Sns0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button3_Sns0__MASK EQU 0x02
CapSense_Sns__Button3_Sns0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__Button3_Sns0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__Button3_Sns0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__Button3_Sns0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__Button3_Sns0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__Button3_Sns0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__Button3_Sns0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__Button3_Sns0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__Button3_Sns0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__Button3_Sns0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__Button3_Sns0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__Button3_Sns0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__Button3_Sns0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__Button3_Sns0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__Button3_Sns0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__Button3_Sns0__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Button3_Sns0__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Button3_Sns0__PORT EQU 3
CapSense_Sns__Button3_Sns0__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Button3_Sns0__SHIFT EQU 1
CapSense_Sns__Button4_Sns0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__Button4_Sns0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__Button4_Sns0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__Button4_Sns0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__Button4_Sns0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Button4_Sns0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Button4_Sns0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Button4_Sns0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Button4_Sns0__MASK EQU 0x20
CapSense_Sns__Button4_Sns0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__Button4_Sns0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__Button4_Sns0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__Button4_Sns0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__Button4_Sns0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__Button4_Sns0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__Button4_Sns0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__Button4_Sns0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__Button4_Sns0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__Button4_Sns0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__Button4_Sns0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__Button4_Sns0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__Button4_Sns0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__Button4_Sns0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__Button4_Sns0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__Button4_Sns0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__Button4_Sns0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__Button4_Sns0__PORT EQU 0
CapSense_Sns__Button4_Sns0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__Button4_Sns0__SHIFT EQU 5
CapSense_Sns__Button5_Sns0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Button5_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Button5_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Button5_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Button5_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Button5_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Button5_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Button5_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Button5_Sns0__MASK EQU 0x20
CapSense_Sns__Button5_Sns0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__Button5_Sns0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__Button5_Sns0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__Button5_Sns0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__Button5_Sns0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__Button5_Sns0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__Button5_Sns0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__Button5_Sns0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__Button5_Sns0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__Button5_Sns0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__Button5_Sns0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__Button5_Sns0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__Button5_Sns0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__Button5_Sns0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__Button5_Sns0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__Button5_Sns0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Button5_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Button5_Sns0__PORT EQU 2
CapSense_Sns__Button5_Sns0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Button5_Sns0__SHIFT EQU 5
CapSense_Sns__Button6_Sns0__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Button6_Sns0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Button6_Sns0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Button6_Sns0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Button6_Sns0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button6_Sns0__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button6_Sns0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button6_Sns0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button6_Sns0__MASK EQU 0x08
CapSense_Sns__Button6_Sns0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__Button6_Sns0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__Button6_Sns0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__Button6_Sns0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__Button6_Sns0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__Button6_Sns0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__Button6_Sns0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__Button6_Sns0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__Button6_Sns0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__Button6_Sns0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__Button6_Sns0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__Button6_Sns0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__Button6_Sns0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__Button6_Sns0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__Button6_Sns0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__Button6_Sns0__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Button6_Sns0__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Button6_Sns0__PORT EQU 3
CapSense_Sns__Button6_Sns0__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Button6_Sns0__SHIFT EQU 3
CapSense_Sns__Button7_Sns0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__Button7_Sns0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__Button7_Sns0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__Button7_Sns0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__Button7_Sns0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Button7_Sns0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Button7_Sns0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Button7_Sns0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Button7_Sns0__MASK EQU 0x10
CapSense_Sns__Button7_Sns0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__Button7_Sns0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__Button7_Sns0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__Button7_Sns0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__Button7_Sns0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__Button7_Sns0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__Button7_Sns0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__Button7_Sns0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__Button7_Sns0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__Button7_Sns0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__Button7_Sns0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__Button7_Sns0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__Button7_Sns0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__Button7_Sns0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__Button7_Sns0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__Button7_Sns0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__Button7_Sns0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__Button7_Sns0__PORT EQU 0
CapSense_Sns__Button7_Sns0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__Button7_Sns0__SHIFT EQU 4
CapSense_Sns__Button8_Sns0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Button8_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Button8_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Button8_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Button8_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Button8_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Button8_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Button8_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Button8_Sns0__MASK EQU 0x08
CapSense_Sns__Button8_Sns0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__Button8_Sns0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__Button8_Sns0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__Button8_Sns0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__Button8_Sns0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__Button8_Sns0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__Button8_Sns0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__Button8_Sns0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__Button8_Sns0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__Button8_Sns0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__Button8_Sns0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__Button8_Sns0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__Button8_Sns0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__Button8_Sns0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__Button8_Sns0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__Button8_Sns0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Button8_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Button8_Sns0__PORT EQU 2
CapSense_Sns__Button8_Sns0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Button8_Sns0__SHIFT EQU 3
CapSense_Sns__Button9_Sns0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Button9_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Button9_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Button9_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Button9_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Button9_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Button9_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Button9_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Button9_Sns0__MASK EQU 0x10
CapSense_Sns__Button9_Sns0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__Button9_Sns0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__Button9_Sns0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__Button9_Sns0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__Button9_Sns0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__Button9_Sns0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__Button9_Sns0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__Button9_Sns0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__Button9_Sns0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__Button9_Sns0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__Button9_Sns0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__Button9_Sns0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__Button9_Sns0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__Button9_Sns0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__Button9_Sns0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__Button9_Sns0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Button9_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Button9_Sns0__PORT EQU 2
CapSense_Sns__Button9_Sns0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Button9_Sns0__SHIFT EQU 4
CapSense_Sns__ButtonCLR_Sns0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__ButtonCLR_Sns0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__ButtonCLR_Sns0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__ButtonCLR_Sns0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__ButtonCLR_Sns0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__ButtonCLR_Sns0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__ButtonCLR_Sns0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__ButtonCLR_Sns0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__ButtonCLR_Sns0__MASK EQU 0x04
CapSense_Sns__ButtonCLR_Sns0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__ButtonCLR_Sns0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__ButtonCLR_Sns0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__ButtonCLR_Sns0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__ButtonCLR_Sns0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__ButtonCLR_Sns0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__ButtonCLR_Sns0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__ButtonCLR_Sns0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__ButtonCLR_Sns0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__ButtonCLR_Sns0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__ButtonCLR_Sns0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__ButtonCLR_Sns0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__ButtonCLR_Sns0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__ButtonCLR_Sns0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__ButtonCLR_Sns0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__ButtonCLR_Sns0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__ButtonCLR_Sns0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__ButtonCLR_Sns0__PORT EQU 0
CapSense_Sns__ButtonCLR_Sns0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__ButtonCLR_Sns0__SHIFT EQU 2
CapSense_Sns__ButtonENTR_Sns0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__ButtonENTR_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__ButtonENTR_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__ButtonENTR_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__ButtonENTR_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__ButtonENTR_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__ButtonENTR_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__ButtonENTR_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__ButtonENTR_Sns0__MASK EQU 0x04
CapSense_Sns__ButtonENTR_Sns0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__ButtonENTR_Sns0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__ButtonENTR_Sns0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__ButtonENTR_Sns0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__ButtonENTR_Sns0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__ButtonENTR_Sns0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__ButtonENTR_Sns0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__ButtonENTR_Sns0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__ButtonENTR_Sns0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__ButtonENTR_Sns0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__ButtonENTR_Sns0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__ButtonENTR_Sns0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__ButtonENTR_Sns0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__ButtonENTR_Sns0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__ButtonENTR_Sns0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__ButtonENTR_Sns0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__ButtonENTR_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__ButtonENTR_Sns0__PORT EQU 2
CapSense_Sns__ButtonENTR_Sns0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__ButtonENTR_Sns0__SHIFT EQU 2
CapSense_Sns__Proximity0_Sns0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Proximity0_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Proximity0_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Proximity0_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Proximity0_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Proximity0_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Proximity0_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Proximity0_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Proximity0_Sns0__MASK EQU 0x01
CapSense_Sns__Proximity0_Sns0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__Proximity0_Sns0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__Proximity0_Sns0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__Proximity0_Sns0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__Proximity0_Sns0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__Proximity0_Sns0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__Proximity0_Sns0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__Proximity0_Sns0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__Proximity0_Sns0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__Proximity0_Sns0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__Proximity0_Sns0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__Proximity0_Sns0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__Proximity0_Sns0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__Proximity0_Sns0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__Proximity0_Sns0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__Proximity0_Sns0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Proximity0_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Proximity0_Sns0__PORT EQU 2
CapSense_Sns__Proximity0_Sns0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Proximity0_Sns0__SHIFT EQU 0
CapSense_SnsClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL4
CapSense_SnsClk__DIV_ID EQU 0x00000041
CapSense_SnsClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
CapSense_SnsClk__PA_DIV_ID EQU 0x000000FF

/* Pin_Buzz */
Pin_Buzz__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_Buzz__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Buzz__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Buzz__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Buzz__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Buzz__0__HSIOM_MASK EQU 0x00000F00
Pin_Buzz__0__HSIOM_SHIFT EQU 8
Pin_Buzz__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Buzz__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Buzz__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Buzz__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Buzz__0__MASK EQU 0x04
Pin_Buzz__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_Buzz__0__OUT_SEL_SHIFT EQU 4
Pin_Buzz__0__OUT_SEL_VAL EQU -1
Pin_Buzz__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Buzz__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Buzz__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Buzz__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Buzz__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Buzz__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Buzz__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Buzz__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Buzz__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Buzz__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Buzz__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Buzz__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Buzz__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Buzz__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Buzz__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Buzz__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_Buzz__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Buzz__0__PORT EQU 1
Pin_Buzz__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_Buzz__0__SHIFT EQU 2
Pin_Buzz__DR EQU CYREG_GPIO_PRT1_DR
Pin_Buzz__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Buzz__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Buzz__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Buzz__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Buzz__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Buzz__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Buzz__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Buzz__MASK EQU 0x04
Pin_Buzz__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Buzz__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Buzz__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Buzz__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Buzz__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Buzz__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Buzz__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Buzz__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Buzz__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Buzz__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Buzz__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Buzz__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Buzz__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Buzz__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Buzz__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Buzz__PC EQU CYREG_GPIO_PRT1_PC
Pin_Buzz__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Buzz__PORT EQU 1
Pin_Buzz__PS EQU CYREG_GPIO_PRT1_PS
Pin_Buzz__SHIFT EQU 2

/* ISR_Finger */
ISR_Finger__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR_Finger__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR_Finger__INTC_MASK EQU 0x02
ISR_Finger__INTC_NUMBER EQU 1
ISR_Finger__INTC_PRIOR_MASK EQU 0xC000
ISR_Finger__INTC_PRIOR_NUM EQU 3
ISR_Finger__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
ISR_Finger__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR_Finger__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Pin_Finger */
Pin_Finger__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_Finger__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Finger__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Finger__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Finger__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Finger__0__HSIOM_MASK EQU 0x0000F000
Pin_Finger__0__HSIOM_SHIFT EQU 12
Pin_Finger__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Finger__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Finger__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Finger__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Finger__0__MASK EQU 0x08
Pin_Finger__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Finger__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Finger__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Finger__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Finger__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Finger__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Finger__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Finger__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Finger__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Finger__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Finger__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Finger__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Finger__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Finger__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Finger__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Finger__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_Finger__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Finger__0__PORT EQU 1
Pin_Finger__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_Finger__0__SHIFT EQU 3
Pin_Finger__DR EQU CYREG_GPIO_PRT1_DR
Pin_Finger__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Finger__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Finger__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Finger__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Finger__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Finger__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Finger__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Finger__MASK EQU 0x08
Pin_Finger__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Finger__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Finger__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Finger__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Finger__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Finger__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Finger__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Finger__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Finger__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Finger__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Finger__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Finger__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Finger__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Finger__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Finger__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Finger__PC EQU CYREG_GPIO_PRT1_PC
Pin_Finger__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Finger__PORT EQU 1
Pin_Finger__PS EQU CYREG_GPIO_PRT1_PS
Pin_Finger__SHIFT EQU 3
Pin_Finger__SNAP EQU CYREG_GPIO_PRT1_INTR

/* Pin_BackLight */
Pin_BackLight__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_BackLight__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_BackLight__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_BackLight__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_BackLight__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_BackLight__0__HSIOM_MASK EQU 0x000000F0
Pin_BackLight__0__HSIOM_SHIFT EQU 4
Pin_BackLight__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_BackLight__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_BackLight__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_BackLight__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_BackLight__0__MASK EQU 0x02
Pin_BackLight__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_BackLight__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_BackLight__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_BackLight__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_BackLight__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_BackLight__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_BackLight__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_BackLight__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_BackLight__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_BackLight__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_BackLight__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_BackLight__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_BackLight__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_BackLight__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_BackLight__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_BackLight__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_BackLight__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_BackLight__0__PORT EQU 1
Pin_BackLight__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_BackLight__0__SHIFT EQU 1
Pin_BackLight__DR EQU CYREG_GPIO_PRT1_DR
Pin_BackLight__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_BackLight__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_BackLight__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_BackLight__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_BackLight__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_BackLight__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_BackLight__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_BackLight__MASK EQU 0x02
Pin_BackLight__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_BackLight__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_BackLight__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_BackLight__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_BackLight__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_BackLight__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_BackLight__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_BackLight__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_BackLight__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_BackLight__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_BackLight__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_BackLight__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_BackLight__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_BackLight__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_BackLight__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_BackLight__PC EQU CYREG_GPIO_PRT1_PC
Pin_BackLight__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_BackLight__PORT EQU 1
Pin_BackLight__PS EQU CYREG_GPIO_PRT1_PS
Pin_BackLight__SHIFT EQU 1

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x400
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0xC00
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
