#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 21:28:43 2025
# Process ID: 3775398
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N4
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N4/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N4/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N4/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 3699.642 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N4/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N4/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N4/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3775465
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.047 ; gain = 241.801 ; free physical = 126400 ; free virtual = 229598
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.648; parent = 2372.435; children = 254.214
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.133; parent = 3039.051; children = 973.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N4/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N4/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3141.016 ; gain = 343.770 ; free physical = 126306 ; free virtual = 229505
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.648; parent = 2372.435; children = 254.214
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.102; parent = 3141.020; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3158.828 ; gain = 361.582 ; free physical = 126306 ; free virtual = 229505
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.648; parent = 2372.435; children = 254.214
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4131.914; parent = 3158.832; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3158.828 ; gain = 361.582 ; free physical = 126306 ; free virtual = 229505
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.648; parent = 2372.435; children = 254.214
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4131.914; parent = 3158.832; children = 973.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3158.828 ; gain = 0.000 ; free physical = 126306 ; free virtual = 229505
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N4/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3320.547 ; gain = 0.000 ; free physical = 126350 ; free virtual = 229548
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3320.547 ; gain = 0.000 ; free physical = 126350 ; free virtual = 229548
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3320.547 ; gain = 523.301 ; free physical = 126371 ; free virtual = 229570
Synthesis current peak Physical Memory [PSS] (MB): peak = 2647.250; parent = 2393.036; children = 254.214
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4261.617; parent = 3288.535; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3320.547 ; gain = 523.301 ; free physical = 126372 ; free virtual = 229570
Synthesis current peak Physical Memory [PSS] (MB): peak = 2647.250; parent = 2393.036; children = 254.214
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4261.617; parent = 3288.535; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3320.547 ; gain = 523.301 ; free physical = 126372 ; free virtual = 229570
Synthesis current peak Physical Memory [PSS] (MB): peak = 2647.250; parent = 2393.036; children = 254.214
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4261.617; parent = 3288.535; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3320.547 ; gain = 523.301 ; free physical = 126400 ; free virtual = 229599
Synthesis current peak Physical Memory [PSS] (MB): peak = 2647.250; parent = 2393.036; children = 254.214
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4261.617; parent = 3288.535; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 199   
+---Registers : 
	               19 Bit    Registers := 202   
	               11 Bit    Registers := 200   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 3320.547 ; gain = 523.301 ; free physical = 126659 ; free virtual = 229875
Synthesis current peak Physical Memory [PSS] (MB): peak = 2679.516; parent = 2425.333; children = 254.214
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4261.617; parent = 3288.535; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3711.844 ; gain = 914.598 ; free physical = 126223 ; free virtual = 229439
Synthesis current peak Physical Memory [PSS] (MB): peak = 3249.094; parent = 2994.911; children = 254.214
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4684.930; parent = 3711.848; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 3740.844 ; gain = 943.598 ; free physical = 126199 ; free virtual = 229415
Synthesis current peak Physical Memory [PSS] (MB): peak = 3274.352; parent = 3020.169; children = 254.214
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4713.930; parent = 3740.848; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 4019.875 ; gain = 1222.629 ; free physical = 125911 ; free virtual = 229127
Synthesis current peak Physical Memory [PSS] (MB): peak = 3288.512; parent = 3034.329; children = 254.214
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4992.961; parent = 4019.879; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 4019.875 ; gain = 1222.629 ; free physical = 125951 ; free virtual = 229167
Synthesis current peak Physical Memory [PSS] (MB): peak = 3289.613; parent = 3035.431; children = 254.214
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4992.961; parent = 4019.879; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 4019.875 ; gain = 1222.629 ; free physical = 125951 ; free virtual = 229167
Synthesis current peak Physical Memory [PSS] (MB): peak = 3289.676; parent = 3035.493; children = 254.214
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4992.961; parent = 4019.879; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 4019.875 ; gain = 1222.629 ; free physical = 125960 ; free virtual = 229176
Synthesis current peak Physical Memory [PSS] (MB): peak = 3291.707; parent = 3037.524; children = 254.214
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4992.961; parent = 4019.879; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 4019.875 ; gain = 1222.629 ; free physical = 125960 ; free virtual = 229176
Synthesis current peak Physical Memory [PSS] (MB): peak = 3291.770; parent = 3037.587; children = 254.214
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4992.961; parent = 4019.879; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 4019.875 ; gain = 1222.629 ; free physical = 125964 ; free virtual = 229180
Synthesis current peak Physical Memory [PSS] (MB): peak = 3292.871; parent = 3038.688; children = 254.214
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4992.961; parent = 4019.879; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 4019.875 ; gain = 1222.629 ; free physical = 125964 ; free virtual = 229180
Synthesis current peak Physical Memory [PSS] (MB): peak = 3292.871; parent = 3038.688; children = 254.214
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4992.961; parent = 4019.879; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage7_reg[3][13] | 4      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|dotprod     | vld_layer9_reg    | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1604|
|3     |LUT2   |  6795|
|4     |LUT4   |  2000|
|5     |LUT5   |   400|
|6     |LUT6   |  6400|
|7     |SRL16E |    15|
|8     |FDRE   |  4806|
|9     |IBUF   |  4003|
|10    |OBUF   |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 4019.875 ; gain = 1222.629 ; free physical = 125964 ; free virtual = 229180
Synthesis current peak Physical Memory [PSS] (MB): peak = 3292.871; parent = 3038.688; children = 254.214
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4992.961; parent = 4019.879; children = 973.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 4019.875 ; gain = 1060.910 ; free physical = 125999 ; free virtual = 229215
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 4019.883 ; gain = 1222.629 ; free physical = 125999 ; free virtual = 229215
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4019.883 ; gain = 0.000 ; free physical = 126116 ; free virtual = 229332
INFO: [Netlist 29-17] Analyzing 5608 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N4/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4043.887 ; gain = 0.000 ; free physical = 126150 ; free virtual = 229366
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4004 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 4003 instances

Synth Design complete, checksum: 291d9899
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 4043.887 ; gain = 2339.430 ; free physical = 126389 ; free virtual = 229605
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N4/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N4/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4639.734 ; gain = 595.848 ; free physical = 125848 ; free virtual = 229065
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 21:30:10 2025...
