/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] _00_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  reg [15:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [29:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [23:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = !(in_data[122] ? in_data[99] : celloutsig_1_0z);
  assign celloutsig_1_16z = !(celloutsig_1_1z ? celloutsig_1_2z : celloutsig_1_15z[2]);
  assign celloutsig_1_19z = !(celloutsig_1_14z[1] ? celloutsig_1_16z : celloutsig_1_4z);
  assign celloutsig_1_6z = ~(celloutsig_1_1z | celloutsig_1_2z);
  assign celloutsig_1_3z = celloutsig_1_1z | ~(celloutsig_1_2z);
  assign celloutsig_0_0z = in_data[31] | in_data[25];
  assign celloutsig_0_8z = celloutsig_0_5z[2] ^ celloutsig_0_4z[6];
  assign celloutsig_0_4z = { _00_[10:8], celloutsig_0_2z, _00_[6:3], _00_[10:8] } + { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, _00_[6:3], _00_[10:8] };
  assign celloutsig_0_1z = in_data[51:43] + { in_data[12:5], celloutsig_0_0z };
  reg [6:0] _10_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 7'h00;
    else _10_ <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign { _00_[6:3], _00_[10:8] } = _10_;
  assign celloutsig_1_1z = in_data[115:102] == in_data[179:166];
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } > { in_data[169], celloutsig_1_1z, celloutsig_1_0z };
  assign out_data[21:1] = celloutsig_0_7z[14] ? { _00_[6:3], _00_[10], celloutsig_0_7z[15], 1'h1, celloutsig_0_7z[13:0] } : { in_data[45:40], _00_[6:3], _00_[10:8], _00_[6:3], _00_[10:8], celloutsig_0_0z };
  assign celloutsig_0_5z = - { _00_[6:3], _00_[10:8], _00_[6:3], _00_[10:8] };
  assign celloutsig_0_2z = { in_data[89:74], celloutsig_0_0z, celloutsig_0_0z } !== { celloutsig_0_1z[8:1], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_0z = | in_data[105:98];
  assign celloutsig_1_8z = { in_data[190:169], celloutsig_1_0z, celloutsig_1_4z } << { celloutsig_1_5z[24:6], celloutsig_1_5z[6], celloutsig_1_5z[4:1] };
  assign celloutsig_1_14z = { celloutsig_1_5z[28:27], celloutsig_1_6z } << in_data[137:135];
  assign celloutsig_1_18z = { celloutsig_1_8z[11:1], celloutsig_1_0z } >> celloutsig_1_8z[16:5];
  assign celloutsig_1_15z = { celloutsig_1_14z[2:1], celloutsig_1_14z } <<< { in_data[105], celloutsig_1_14z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_7z = 16'h0000;
    else if (celloutsig_1_19z) celloutsig_0_7z = { _00_[6:3], _00_[10:8], celloutsig_0_1z };
  assign { celloutsig_1_5z[2], celloutsig_1_5z[6], celloutsig_1_5z[12:11], celloutsig_1_5z[8], celloutsig_1_5z[3], celloutsig_1_5z[10], celloutsig_1_5z[13], celloutsig_1_5z[1], celloutsig_1_5z[9], celloutsig_1_5z[7], celloutsig_1_5z[0], celloutsig_1_5z[4], celloutsig_1_5z[29:14] } = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, in_data[128:113] } ~^ { celloutsig_1_2z, celloutsig_1_0z, in_data[124:123], in_data[120], celloutsig_1_1z, in_data[122], in_data[125], celloutsig_1_2z, in_data[121], in_data[119], celloutsig_1_2z, celloutsig_1_1z, in_data[141:126] };
  assign { _00_[7], _00_[2:0] } = { celloutsig_0_2z, _00_[10:8] };
  assign celloutsig_1_5z[5] = celloutsig_1_5z[6];
  assign { out_data[139:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_2z };
endmodule
