designing and implementation of the proseesor in verilog language using MIPs architecture in vivado software 
