module lab3_3(
	input clk, key,
	input [7:0] sw,
	output[7:0]	led,
	output reg ena,
	output supply0 [9:8] led0
);

reg	[24:0]	cnt_div; //cnt_div
reg	[7:0]		data; //q
reg				cout;

assign cout = (cnt1 == 24'd3);
assign led = data_out;
assign ena = cout;


initial begin
	cnt_div <= 25'b0;
	data_in, data_out <=  7'b0;
end

always @(posedge clk) // cnt_div
	if (cnt_div == 25'd3)
		cnt_div <= 0;
	else
		cnt_div <= cnt_div + 25'd1;


always @(posedge clk) // q
	if (ena)
		begin
			data_out = data_in >> 1;
			if (~key)
				data_in = sw;
		end
	else
		data_out = data_in;
					
endmodule 