// Seed: 2604916165
module module_0 (
    input  uwire id_0,
    output tri   id_1,
    output wor   id_2,
    output uwire id_3
);
  assign id_3 = 1;
  wire id_5;
  wor  id_6;
  assign id_3 = id_6;
  uwire id_7 = 1;
  wire id_8, id_9, id_10, id_11, id_12;
  id_13(
      id_2
  );
  wire id_14, id_15;
endmodule
module module_1 (
    output tri1  id_0,
    output tri0  id_1,
    input  wire  id_2,
    input  uwire id_3,
    input  tri0  id_4,
    output tri1  id_5,
    output tri   id_6
);
  assign id_0 = 1;
  module_0(
      id_3, id_5, id_6, id_0
  );
endmodule
