platform/x86: intel_pmc_core: Change Jasper Lake S0ix debug reg map back to ICL

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-326.el8
commit-author Archana Patni <archana.patni@intel.com>
commit f78bf066acb92c93325e820802f9eb866007c86c
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-326.el8/f78bf066.failed

Jasper Lake uses Icelake PCH IPs and the S0ix debug interfaces are same as
Icelake. It uses SLP_S0_DBG register latch/read interface from Icelake
generation. It doesn't use Tiger Lake LPM debug registers. Change the
Jasper Lake S0ix debug interface to use the ICL reg map.

Fixes: 16292bed9c56 ("platform/x86: intel_pmc_core: Add Atom based Jasper Lake (JSL) platform support")
	Signed-off-by: Archana Patni <archana.patni@intel.com>
	Acked-by: David E. Box <david.e.box@intel.com>
	Tested-by: Divagar Mohandass <divagar.mohandass@intel.com>
	Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
(cherry picked from commit f78bf066acb92c93325e820802f9eb866007c86c)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/platform/x86/intel_pmc_core.c
diff --cc drivers/platform/x86/intel_pmc_core.c
index aa1e8688e919,a130859ec49e..000000000000
--- a/drivers/platform/x86/intel_pmc_core.c
+++ b/drivers/platform/x86/intel_pmc_core.c
@@@ -274,7 -274,7 +274,11 @@@ static const struct pmc_bit_map *ext_ic
  };
  
  static const struct pmc_bit_map tgl_pfear_map[] = {
++<<<<<<< HEAD
 +	/* Tiger Lake generation onwards only */
++=======
+ 	/* Tiger Lake and Elkhart Lake generation onwards only */
++>>>>>>> f78bf066acb9 (platform/x86: intel_pmc_core: Change Jasper Lake S0ix debug reg map back to ICL)
  	{"PSF9",		BIT(0)},
  	{"RES_66",		BIT(1)},
  	{"RES_67",		BIT(2)},
@@@ -1145,7 -1155,8 +1149,12 @@@ static const struct x86_cpu_id intel_pm
  	X86_MATCH_INTEL_FAM6_MODEL(COMETLAKE_L,		&cnp_reg_map),
  	X86_MATCH_INTEL_FAM6_MODEL(TIGERLAKE_L,		&tgl_reg_map),
  	X86_MATCH_INTEL_FAM6_MODEL(TIGERLAKE,		&tgl_reg_map),
++<<<<<<< HEAD
 +	X86_MATCH_INTEL_FAM6_MODEL(ROCKETLAKE,		&tgl_reg_map),
++=======
+ 	X86_MATCH_INTEL_FAM6_MODEL(ATOM_TREMONT,	&tgl_reg_map),
+ 	X86_MATCH_INTEL_FAM6_MODEL(ATOM_TREMONT_L,	&icl_reg_map),
++>>>>>>> f78bf066acb9 (platform/x86: intel_pmc_core: Change Jasper Lake S0ix debug reg map back to ICL)
  	{}
  };
  
* Unmerged path drivers/platform/x86/intel_pmc_core.c
