<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/ant1/csr/ANT_CSR_MAP/reg</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/ant1/csr/ANT_CSR_MAP/reg</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">AddressMap abc_soc_top/ant1/csr/ANT_CSR_MAP/reg</h2>

    <!-- Registers for AddressMap abc_soc_top/ant1/csr/ANT_CSR_MAP/reg -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EED2CC2D63C8177F">SCRATCH</a>  </b></td>
        <td class="unboxed sdescmap">ANT_CSR Scratch Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_74F13A4B51FD4D50">asc_ant_rate</a>  </b></td>
        <td class="unboxed sdescmap">ASC_ANT_RATE Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B961C898ED3FCA76">asc_xt_bypass</a>  </b></td>
        <td class="unboxed sdescmap">ASC XT-BYPASS</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E1BB3F22C1EDFB08">fb_asc_ant_rate</a>  </b></td>
        <td class="unboxed sdescmap">ASC_ANT_RATE Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A3FBD1FFB119EDB4">ant_dcsrc_conf0</a>  </b></td>
        <td class="unboxed sdescmap">DCSRC control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DFE91E9623460BDF">ant_dcsrc_conf1</a>  </b></td>
        <td class="unboxed sdescmap">DCSRC spare</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_07A21E64BE52ED81">ant_dpath_conf</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF DPATH conf</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000001c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_09C14172CAE15A47">ant_bsg_config</a>  </b></td>
        <td class="unboxed sdescmap">Bitstream Generator Configuration Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_87990DF4561E84C2">ant_bsg_dc_value</a>  </b></td>
        <td class="unboxed sdescmap">ADC Bitstream Generator DC Value Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000024</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9D6553DD3FCF17F1">ant_capt_tmux_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">ANT_CAPT_TMUX Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000028</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FD5F0A29E0947F9A">ant_ccf_init</a>  </b></td>
        <td class="unboxed sdescmap">ANT CFF Init Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000002c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_601D11F9C8ED174A">ant_dp_init</a>  </b></td>
        <td class="unboxed sdescmap">ANT DP_INIT Register</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000030[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A950D54388183DEE">ant_rx_en_seq0_cfg[4]</a>  </b></td>
        <td class="unboxed sdescmap">Link Event config</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000040[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E63023BC26C8DF0F">ant_rx_en_seq1_cfg[4]</a>  </b></td>
        <td class="unboxed sdescmap">Link Event config</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000050[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BD2788B6797BABCA">ant_rx_en_pause_cfg[4]</a>  </b></td>
        <td class="unboxed sdescmap">Link Event config</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000060[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_418B0946F570E09F">ant_rx_en_resume_cfg[4]</a>  </b></td>
        <td class="unboxed sdescmap">Link Event config</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000070[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_28D70C176A582C3C">ant_tx_en_seq0_cfg[4]</a>  </b></td>
        <td class="unboxed sdescmap">Link Event config</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000080[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E928C939D0DA25CF">ant_tx_en_seq1_cfg[4]</a>  </b></td>
        <td class="unboxed sdescmap">Link Event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000090</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1EEBD8B696B4E38D">ant_fb_en_seq0_cfg</a>  </b></td>
        <td class="unboxed sdescmap">Link Event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000094</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_997F2C7E46F61595">ant_fb_en_seq1_cfg</a>  </b></td>
        <td class="unboxed sdescmap">Link Event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000098</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E8D898BE38E51BC4">ant_fb_en_pause_cfg</a>  </b></td>
        <td class="unboxed sdescmap">Link Event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000009c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_71067BD979A7F9EE">ant_fb_en_resume_cfg</a>  </b></td>
        <td class="unboxed sdescmap">Link Event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D3B7D07BCC29EC1B">ant_ccf_rx_out_config</a>  </b></td>
        <td class="unboxed sdescmap">ANT RX Data CFF Startup Config Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B8C525447B2808F4">ant_ccf_rx_in_config</a>  </b></td>
        <td class="unboxed sdescmap">ANT RX Control CFF Config Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_45C9DD1224CB8BC6">ant_ccf_fb_rx_out_config</a>  </b></td>
        <td class="unboxed sdescmap">ANT FB RX Data CFF Startup Config Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6494532F15AF6BEE">ant_ccf_fb_rx_in_config</a>  </b></td>
        <td class="unboxed sdescmap">ANT CFF Startup Config Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5C79F76ECC11745F">ant_ccf_dcsrc_in_config</a>  </b></td>
        <td class="unboxed sdescmap">ANT CFF Startup Config Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E834E9E3B16E5A80">cmff_config</a>  </b></td>
        <td class="unboxed sdescmap">CMFF Configuration Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_97BF633FF7711256">cmff_control</a>  </b></td>
        <td class="unboxed sdescmap">CMFF Configuration Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EFDFA0900DFB087A">ant_bsg_dc_incr</a>  </b></td>
        <td class="unboxed sdescmap">ADC Bitstream Generator DC Value Increment Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000000c0</td>
        <td class="unboxed addr">0x000000ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000100</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_55F4CB59962BE108">ISYNC_CTRL</a>  </b></td>
        <td class="unboxed sdescmap">ISYNC Control Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000104</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F460AC00FC3DF71E">ISYNC_LCNT_INC</a>  </b></td>
        <td class="unboxed sdescmap">Isync Lower Count Increment Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000108</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_99331E983354144E">ISYNC_TEN_MS_CNT</a>  </b></td>
        <td class="unboxed sdescmap">Isync 10ms Counter Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000010c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1AB358A94E910550">ISYNC_INC_PRE</a>  </b></td>
        <td class="unboxed sdescmap">Isync Timer Increment/Preset Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000110</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_161A9D1B66530C76">ISYNC_CNT_ADJ</a>  </b></td>
        <td class="unboxed sdescmap">Isync Timer Count Adjustment Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000114</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5ADB2010AF9AFF87">ISYNC_BFN_CNT_SYNC</a>  </b></td>
        <td class="unboxed sdescmap">BFN Count Sync</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000118</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BD1CC7425279870B">ISYNC_BFN_CNT</a>  </b></td>
        <td class="unboxed sdescmap">BFN Count</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x0000011c</td>
        <td class="unboxed addr">0x000001ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000200[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_68C96AA6ED522A9F">BFNE_CONFIG[42]</a>  </b></td>
        <td class="unboxed sdescmap">BFN Event Config Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000002a8</td>
        <td class="unboxed addr">0x000002ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000300[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_39AB3B34662AE659">BFNE_INCR[42]</a>  </b></td>
        <td class="unboxed sdescmap">BFN Event Increment</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000003a8</td>
        <td class="unboxed addr">0x000003ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000400[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_94C78F8DA7D75CB2">BFNE_START[42]</a>  </b></td>
        <td class="unboxed sdescmap">BFN Event Start</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000004a8</td>
        <td class="unboxed addr">0x000004ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000500[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_94CBEE2E03D6CEFA">BFNE_STAT[42]</a>  </b></td>
        <td class="unboxed sdescmap">BFN Event Status Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000005a8</td>
        <td class="unboxed addr">0x000005ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000600</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_87597B990A00FE99">ant_bsg_stat</a>  </b></td>
        <td class="unboxed sdescmap">ADC Bitstream Generator BSG U Value Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000604</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E7C7C43235C6CDA4">cmff_fifo_status</a>  </b></td>
        <td class="unboxed sdescmap">CMFF Clock Crossing FIFO Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000608</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DF970ADCFC5CE1AE">rx_intr_lo_stat</a>  </b></td>
        <td class="unboxed sdescmap">RX Intr_Low Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000060c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8D46F25E8EFA50B9">rx_intr_hi_stat</a>  </b></td>
        <td class="unboxed sdescmap">RX Intr_High Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000610</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F6E19611BFD98C49">fb_intr_lo_stat</a>  </b></td>
        <td class="unboxed sdescmap">FB Intr_Low Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000614</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3F6757964E8C50A2">fb_intr_hi_stat</a>  </b></td>
        <td class="unboxed sdescmap">FB Intr_High Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000618</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B1078D18B1367832">tx_intr_lo_stat</a>  </b></td>
        <td class="unboxed sdescmap">tx_Intr_Low Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000061c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9334B0E455F4ED74">tx_intr_hi_stat</a>  </b></td>
        <td class="unboxed sdescmap">tx_Intr_high Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000620</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_65C70FCC96F46143">ant_dp_init_stat</a>  </b></td>
        <td class="unboxed sdescmap">ANT DP_INIT Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000624</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_660CC5A700B84639">ant_rx_adc_start_bfn</a>  </b></td>
        <td class="unboxed sdescmap">BFN Count</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000628</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A0C344D2499CB4F2">ant_fb_adc_start_bfn</a>  </b></td>
        <td class="unboxed sdescmap">BFN Count</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x0000062c</td>
        <td class="unboxed addr">0x0000062f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000630</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_75A8CD7B778786F3">ccf_rx_int_status_r</a>  </b></td>
        <td class="unboxed sdescmap">CCF RX Interrupt Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000634</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_523F605598E0CBB7">ccf_rx_int_high_r</a>  </b></td>
        <td class="unboxed sdescmap">Assign CFF_RX_Interrupts as High_Priority</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000638</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7A185F92AFE6BCB6">ccf_rx_int_low_r</a>  </b></td>
        <td class="unboxed sdescmap">Assign CFF_RX  as low_Priority</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000063c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_118559C3A75BF8BB">ccf_rx_int_clear_r</a>  </b></td>
        <td class="unboxed sdescmap">Clears Individual Interrupts</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000640</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3A5EA5DCDEFBF454">ccf_rx_int_force_r</a>  </b></td>
        <td class="unboxed sdescmap">Clears Individual Interrupts</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000644</td>
        <td class="unboxed addr">0x0000064f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000650</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_307E189C499FF68F">ccf_fb_rx_int_status_r</a>  </b></td>
        <td class="unboxed sdescmap">CCF FB RX Interrupt Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000654</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A7DE57A19922D283">ccf_fb_rx_int_high_r</a>  </b></td>
        <td class="unboxed sdescmap">Assign CFF_FB_RX as High_Priority</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000658</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BEA6E3B443707E8E">ccf_fb_rx_int_low_r</a>  </b></td>
        <td class="unboxed sdescmap">Assign CFF_FB_RX_OUT_and_IN as low_Priority</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000065c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_57FA854DA1CFF349">ccf_fb_rx_int_clear_r</a>  </b></td>
        <td class="unboxed sdescmap">Clears Individual Interrupts</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000660</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6C938D4C130CC44E">ccf_fb_rx_int_force_r</a>  </b></td>
        <td class="unboxed sdescmap">Forces Individual Interrupts</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000664</td>
        <td class="unboxed addr">0x0000066f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000670</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8C0AF2D8E83DF319">ccf_tx_int_status_r</a>  </b></td>
        <td class="unboxed sdescmap">CCF TX Interrupt Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000674</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8EFFDA6B36421BBA">ccf_tx_int_high_r</a>  </b></td>
        <td class="unboxed sdescmap">Assign CCF TX as High Priority Interrupt</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000678</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BF28B0B096910B18">ccf_tx_int_low_r</a>  </b></td>
        <td class="unboxed sdescmap">Assign CCF TX as Low Priority Interrupt</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000067c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E4BCEB081D9FA597">ccf_tx_int_clear_r</a>  </b></td>
        <td class="unboxed sdescmap">Clear CCF TX Interrupt</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000680</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4552E471BC9D5318">ccf_tx_int_force_r</a>  </b></td>
        <td class="unboxed sdescmap">Force CCF TX Interrupt</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000684</td>
        <td class="unboxed addr">0x0000068f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000690[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E8DC51FDF6D35409">ccf_rx_out_stat[4]</a>  </b></td>
        <td class="unboxed sdescmap">Clock-Crossing RX Status</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x000006a0[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_15D313389A7CE70B">ccf_rx_in_stat[4]</a>  </b></td>
        <td class="unboxed sdescmap">Clock-Crossing RX IN Status</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x000006b0[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B251CFF443214B3E">ccf_tx_in_stat[4]</a>  </b></td>
        <td class="unboxed sdescmap">Clock-Crossing TX-SMC_to_DAC Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_666973F5F7A2C866">ccf_fb_rx_out_stat</a>  </b></td>
        <td class="unboxed sdescmap">Clock-Crossing RX Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A19DE7AA237AB47E">ccf_fb_rx_in_stat</a>  </b></td>
        <td class="unboxed sdescmap">Clock-Crossing RX IN Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_478B537EC1993DF1">ccf_dcsrc_in_stat</a>  </b></td>
        <td class="unboxed sdescmap">Clock-Crossing DCSRC IN Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A8A65D37B184568A">ant_rx_en_event_stat</a>  </b></td>
        <td class="unboxed sdescmap">RX_EN Event Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_17EC42B7F7495DCB">ant_tx_en_event_stat</a>  </b></td>
        <td class="unboxed sdescmap">TX_EN Event Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_24156E8662F3C945">ant_fb_en_event_stat</a>  </b></td>
        <td class="unboxed sdescmap">FB_EN Event Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_43FC4F116CDD6B90">APB_BRIDGE_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">APB Bridge Status Register</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/ant1/csr/ANT_CSR_MAP/reg</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_EED2CC2D63C8177F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) SCRATCH</span><br/>
      <span class="sdescdet">ANT_CSR Scratch Register</span><br/>
      <span class="ldescdet">This register contains the scratch register to verify APB R/W functionality..
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3000</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">SCRATCH</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SCRATCH</span><br/>
          <span class="sdescdet">Scratch Register</span><br/>
          <span class="ldescdet">Scratch register for software to use.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_74F13A4B51FD4D50" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) asc_ant_rate</span><br/>
      <span class="sdescdet">ASC_ANT_RATE Register</span><br/>
      <span class="ldescdet">This register contains the antenna rate for the respective path(s).
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3004</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="1">alt_seq</td>
        <td class="fldnorm" colspan="3">ant_rate</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">alt_seq</span><br/>
          <span class="sdescdet">Alternate ADC Sequencer Enable</span><br/>
          <span class="ldescdet">Selects alternate 8/12Gsps (linear) pattern</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ant_rate</span><br/>
          <span class="sdescdet">Antenna Rate Register</span><br/>
          <span class="ldescdet">Software selects data rates.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">ANT_RATE_3</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>3 samples per clock</td>
        </tr>
        <tr class="tabry"><td class="unboxed">ANT_RATE_4</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>4 samples per clock</td>
        </tr>
        <tr class="tabry"><td class="unboxed">ANT_RATE_6</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>6 samples per clock</td>
        </tr>
        <tr class="tabry"><td class="unboxed">ANT_RATE_8</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>8 samples per clock</td>
        </tr>
        <tr class="tabry"><td class="unboxed">ANT_RATE_12</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap"><br/>12 samples per clock</td>
        </tr>
        <tr class="tabry"><td class="unboxed">ANT_RATE_16</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap"><br/>16 samples per clock</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B961C898ED3FCA76" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) asc_xt_bypass</span><br/>
      <span class="sdescdet">ASC XT-BYPASS</span><br/>
      <span class="ldescdet">This register supplies the XT-BYPASS Signals for ASC[3:0] and FB_ASC.<br/>XT-BYPASS allows the ASC to send the input raw data to the output without ASC processing.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3008</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="1">fb_asc_xt_bypass</td>
        <td class="fldnorm" colspan="1">asc3_xt_bypass</td>
        <td class="fldnorm" colspan="1">asc2_xt_bypass</td>
        <td class="fldnorm" colspan="1">asc1_xt_bypass</td>
        <td class="fldnorm" colspan="1">asc0_xt_bypass</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fb_asc_xt_bypass</span><br/>
          <span class="sdescdet">FB_ASC XT_BYPASS</span><br/>
          <span class="ldescdet">FB_ASC's-XT_BYPASS Signal.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">asc3_xt_bypass</span><br/>
          <span class="sdescdet">ASC3 XT_BYPASS</span><br/>
          <span class="ldescdet">ASC3's-XT_BYPASS Signal.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">asc2_xt_bypass</span><br/>
          <span class="sdescdet">ASC2 XT_BYPASS</span><br/>
          <span class="ldescdet">ASC2's-XT_BYPASS Signal.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">asc1_xt_bypass</span><br/>
          <span class="sdescdet">ASC1 XT_BYPASS</span><br/>
          <span class="ldescdet">ASC1's-XT_BYPASS Signal.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">asc0_xt_bypass</span><br/>
          <span class="sdescdet">ASC0 XT_BYPASS</span><br/>
          <span class="ldescdet">ASC0's-XT_BYPASS Signal.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E1BB3F22C1EDFB08" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000000c</span> Register(32 bit) fb_asc_ant_rate</span><br/>
      <span class="sdescdet">ASC_ANT_RATE Register</span><br/>
      <span class="ldescdet">This register contains the antenna rate for the respective path(s).
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf300c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="1">alt_seq</td>
        <td class="fldnorm" colspan="3">ant_rate</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">alt_seq</span><br/>
          <span class="sdescdet">Alternate ADC Sequencer Enable</span><br/>
          <span class="ldescdet">Selects alternate 8/12Gsps (linear) pattern</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ant_rate</span><br/>
          <span class="sdescdet">Antenna Rate Register</span><br/>
          <span class="ldescdet">Software selects data rates.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">ANT_RATE_3</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>3 samples per clock</td>
        </tr>
        <tr class="tabry"><td class="unboxed">ANT_RATE_4</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>4 samples per clock</td>
        </tr>
        <tr class="tabry"><td class="unboxed">ANT_RATE_6</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>6 samples per clock</td>
        </tr>
        <tr class="tabry"><td class="unboxed">ANT_RATE_8</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>8 samples per clock</td>
        </tr>
        <tr class="tabry"><td class="unboxed">ANT_RATE_12</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap"><br/>12 samples per clock</td>
        </tr>
        <tr class="tabry"><td class="unboxed">ANT_RATE_16</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap"><br/>16 samples per clock</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A3FBD1FFB119EDB4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(32 bit) ant_dcsrc_conf0</span><br/>
      <span class="sdescdet">DCSRC control</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_fbx[1:0]_dcsrc_conf_00) DCSRC control. Each FBR lineup include one DCSRC.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3010</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="7">RESERVED</td>
        <td class="fldnorm" colspan="1">data_en</td>
        <td class="fldnorm" colspan="1">data_rst</td>
        <td class="fldnorm" colspan="1">inv_clk_sync</td>
        <td class="fldnorm" colspan="1">chop_clk_en</td>
        <td class="fldnorm" colspan="1">chop_restn</td>
        <td class="fldnorm" colspan="3">chop_mask</td>
        <td class="fldnorm" colspan="7">chop_cnt</td>
        <td class="fldnorm" colspan="1">filter_bypass</td>
        <td class="fldnorm" colspan="1">swap_out</td>
        <td class="fldnorm" colspan="1">short_out</td>
        <td class="fldnorm" colspan="1">aux_in</td>
        <td class="fldnorm" colspan="3">sel_bw</td>
        <td class="fldnorm" colspan="2">prog_bias</td>
        <td class="fldnorm" colspan="1">low_pwr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="7">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="3">RW/V</td>
        <td class="accno" colspan="7">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="3">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:25]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">data_en</span><br/>
          <span class="sdescdet">Data sync block enable</span><br/>
          <span class="ldescdet">0 ~ Data sync disabled (no clk and flip-flops are disabled)<br/>1 ~ Data sync enabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">data_rst</span><br/>
          <span class="sdescdet">Data sync block reset</span><br/>
          <span class="ldescdet">0 ~ Data sync active<br/>1 ~ Data sync in reset (middle code, RDAC output current is zero)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">inv_clk_sync</span><br/>
          <span class="sdescdet">Clk sync inversion</span><br/>
          <span class="ldescdet">0 ~ Normal polarity of the clk going to the digital<br/>1 ~ Inverted polarity of the clk going to the digital</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">chop_clk_en</span><br/>
          <span class="sdescdet">Chop clk enable</span><br/>
          <span class="ldescdet">0 ~ chop clk disabled<br/>1 ~ chop clk enabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">chop_restn</span><br/>
          <span class="sdescdet">Chop clk generator reset</span><br/>
          <span class="ldescdet">0 ~ chop clk generator in reset<br/>1 ~ chop clk generator active</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:17]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">chop_mask</span><br/>
          <span class="sdescdet">Mask for chop frequency</span><br/>
          <span class="ldescdet">Chop frequency mean(fchop) = fclk/2*1/(chop_cnt + 2 + (2^chop_mask-1)/2)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:10]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">chop_cnt</span><br/>
          <span class="sdescdet">Counter for chop frequency</span><br/>
          <span class="ldescdet">Chop frequency mean(fchop) = fclk/2*1/(chop_cnt + 2 + (2^chop_mask-1)/2)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">filter_bypass</span><br/>
          <span class="sdescdet">Filter bypass</span><br/>
          <span class="ldescdet">0 ~ Normal operation<br/>1 ~ Input from external Aux port directly connected to the output bypassing the filter</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">swap_out</span><br/>
          <span class="sdescdet">Filter outputs swapping</span><br/>
          <span class="ldescdet">0 ~ Normal operation<br/>1 ~ Filter outputs p and n swapped</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">short_out</span><br/>
          <span class="sdescdet">Filter outputs shorting</span><br/>
          <span class="ldescdet">0 ~ Normal operation<br/>1 ~ Filter outputs both shorted to vcm voltage</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">aux_in</span><br/>
          <span class="sdescdet">Filter aux input enable</span><br/>
          <span class="ldescdet">0 ~ Normal operation, input coming from the RDAC<br/>1 ~ Input from external Aux port (filter_bypass must be set to 0)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sel_bw</span><br/>
          <span class="sdescdet">Filter bandwidth</span><br/>
          <span class="ldescdet">0 ~ 12MHz<br/>1 ~ 10MHz (default)<br/>3 ~ 7.5MHz<br/>7 ~ 5MHz</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">prog_bias</span><br/>
          <span class="sdescdet">Opamp bias  current</span><br/>
          <span class="ldescdet">0 ~ 25uA<br/>1 ~ 20uA (default)<br/>2 ~ 15uA<br/>3 ~ 11uA</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">low_pwr</span><br/>
          <span class="sdescdet">Opamp low power</span><br/>
          <span class="ldescdet">0 ~ Opamp in active  mode<br/>1 ~ Opamp in low power (stand-by mode)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DFE91E9623460BDF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000014</span> Register(32 bit) ant_dcsrc_conf1</span><br/>
      <span class="sdescdet">DCSRC spare</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_fbx[1:0]_dcsrc_conf_01) DCSRC spare bits
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3014</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RESERVED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_07A21E64BE52ED81" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000018</span> Register(32 bit) ant_dpath_conf</span><br/>
      <span class="sdescdet">AnaRF DPATH conf</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[1:0]_dpath_conf_00) DPATH reset deassert. Instantiated twice, one for each FBX processor and group of 5
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3018</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="19">RESERVED</td>
        <td class="fldnorm" colspan="1">dpath_clkmux_sel</td>
        <td class="fldnorm" colspan="1">dpath_freeze_analog_conf</td>
        <td class="fldnorm" colspan="1">RESERVED4</td>
        <td class="fldnorm" colspan="1">dpath_trx3_rx_resn</td>
        <td class="fldnorm" colspan="1">RESERVED3</td>
        <td class="fldnorm" colspan="1">dpath_trx2_rx_resn</td>
        <td class="fldnorm" colspan="1">RESERVED2</td>
        <td class="fldnorm" colspan="1">dpath_fbx0_dcsrc_resn</td>
        <td class="fldnorm" colspan="1">dpath_fbx0_rx_resn</td>
        <td class="fldnorm" colspan="1">RESERVED1</td>
        <td class="fldnorm" colspan="1">dpath_trx1_rx_resn</td>
        <td class="fldnorm" colspan="1">RESERVED0</td>
        <td class="fldnorm" colspan="1">dpath_trx0_rx_resn</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="19">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:13]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dpath_clkmux_sel</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Clock mux selector that select the  RX clocks as in scanmode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dpath_freeze_analog_conf</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Freeze values towards AnalogRF as in scanmode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED4</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dpath_trx3_rx_resn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">AnaRF datapath reset deassertion for RX TRX3 or TRX7</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED3</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dpath_trx2_rx_resn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">AnaRF datapath reset deassertion for RX TRX2 or TRX6</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED2</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dpath_fbx0_dcsrc_resn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">AnaRF datapath reset deassertion for DCSRC FBX0 or FBX1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dpath_fbx0_rx_resn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">AnaRF datapath reset deassertion for RX FBX0 or FBX1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED1</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dpath_trx1_rx_resn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">AnaRF datapath reset deassertion for RX TRX1 or TRX5</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED0</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dpath_trx0_rx_resn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">AnaRF datapath reset deassertion for RX TRX0 or TRX4</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_09C14172CAE15A47" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000001c</span> Register(32 bit) ant_bsg_config</span><br/>
      <span class="sdescdet">Bitstream Generator Configuration Register</span><br/>
      <span class="ldescdet">ADC Bitstream Generator (BSG) Configuration Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf301c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="fldnorm" colspan="3">ANT_SEL</td>
        <td class="fldnorm" colspan="2">DEM_MODE</td>
        <td class="fldnorm" colspan="1">QUANT_SIZE</td>
        <td class="fldnorm" colspan="2">EXT_SHIFT</td>
        <td class="fldnorm" colspan="2">MODE</td>
        <td class="fldnorm" colspan="1">ENABLE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ANT_SEL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Determines the source of the BSG register input. 0-3 are Antenna numbers, 4 represents the FB Antenna</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEM_MODE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DEM (Dynamic Element Matching) Mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DEM_OFF</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>The DEM is disabled</td>
        </tr>
        <tr class="tabry"><td class="unboxed">CIRCULAR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>The barrel shift value loops repeatedly from 0 to 14</td>
        </tr>
        <tr class="tabry"><td class="unboxed">RANDOM</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>The rotation value is randomized (Details TBD)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>RESERVED - do not use</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">QUANT_SIZE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Determines the quantization size in the Sigma Delta Modulator</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">QUANT5</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>The Signma Delta Modulator quantizes to 5 bits (31 values)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">QUANT1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>The Signma Delta Modulator quantizes to 1 bit (and converts this to a 5 bit min or max value)</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EXT_SHIFT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Amount of Right Shift of external input</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MODE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">BSG Mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DC</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Use DC value from register as input to Sigma Delta Modulator</td>
        </tr>
        <tr class="tabry"><td class="unboxed">EXT</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Use External input as input to Sigma Delta Modulator</td>
        </tr>
        <tr class="tabry"><td class="unboxed">BYPASS</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Use LSBs of External input directly</td>
        </tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>RESERVED - do not use</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ENABLE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">BSG Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_87990DF4561E84C2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000020</span> Register(32 bit) ant_bsg_dc_value</span><br/>
      <span class="sdescdet">ADC Bitstream Generator DC Value Register</span><br/>
      <span class="ldescdet">ADC Bitstream Generator (BSG) DC Value Register. This should be programmed before initiating the selected sequencer.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3020</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">DC_VALUE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DC_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DC Value</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9D6553DD3FCF17F1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000024</span> Register(32 bit) ant_capt_tmux_ctrl</span><br/>
      <span class="sdescdet">ANT_CAPT_TMUX Register</span><br/>
      <span class="ldescdet">Control of the ANT Capture Test Mux.<br/>Selects ASC and ADC RAw data paths and send them to Capture Memory.<br/><br/>TM_RT_C0 5:1 mux<br/>TM_RB_C0 7:1 mux<br/><br/>TM_RT_C1 5:1 Mux<br/>TM_RB_C1 7:1 Mux<br/><br/>TM_RT_C2 5:1 mux<br/>TM_RB_C2 7:1 mux<br/><br/>TM_RT_C3 5:1 mux<br/>TM_RB_C3 7:1 mux<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3024</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="3">tm_rt_c3</td>
        <td class="fldnorm" colspan="3">tm_rb_c3</td>
        <td class="fldnorm" colspan="3">tm_rt_c2</td>
        <td class="fldnorm" colspan="3">tm_rb_c2</td>
        <td class="fldnorm" colspan="3">tm_rt_c1</td>
        <td class="fldnorm" colspan="3">tm_rb_c1</td>
        <td class="fldnorm" colspan="3">tm_rt_c0</td>
        <td class="fldnorm" colspan="3">tm_rb_c0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tm_rt_c3</span><br/>
          <span class="sdescdet">Test Mux Control</span><br/>
          <span class="ldescdet">Test Mux Top Row  Column 3<br/>Value == Selects<br/>0 == Mux Disbaled, Clocks Disabled<br/>1 == ASC0 OBS Slice<br/>2 == ASC1 OBS Slice<br/>3 == ADC_DIG0 OBS Slice<br/>4 == ADC_DIG1 OBS Slice<br/>5 == Output of Test Mux Botton Row Column3 </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tm_rb_c3</span><br/>
          <span class="sdescdet">Test Mux Control</span><br/>
          <span class="ldescdet">Test Mux Bottom Row Column3<br/>Value == Selects<br/>0 == Mux Disbaled, Clocks Disabled<br/>1 == ASC2 OBS Slice<br/>2 == ASC3 OBS lice<br/>3 == ADC_DIG2 OBS Slice<br/>4 == ADC_DIG3 OBS Slice<br/>5 == FB_ADC_DIG OBS Slice<br/>6 == FB_ASC OBS Slice<br/>7 == Feed through from i_test_mux_in3 to o_test_mux_out3 output<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tm_rt_c2</span><br/>
          <span class="sdescdet">Test Mux Control</span><br/>
          <span class="ldescdet">Test Mux Top Row  Column 2<br/>Value == Selects<br/>0 == Mux Disbaled, Clocks Disbaled<br/>1 == ASC0 OBS Slice<br/>2 == ASC1 OBS Slice<br/>3 == ADC_DIG0 OBS Slice<br/>4 == ADC_DIG1 OBS Slice<br/>5 == Output of Test Mux Bottom Row Column2 Mux </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tm_rb_c2</span><br/>
          <span class="sdescdet">Test Mux Control</span><br/>
          <span class="ldescdet">Test Mux Bottom Row Column2<br/>Select == Value<br/>0 == Mux Disbaled, Clock Disabled<br/>1 == ASC2 OBS Slice<br/>2 == ASC3 OBS lice<br/>3 == ADC_DIG2 OBS Slice<br/>4 == ADC_DIG3 OBS Slice<br/>5 == FB_ADC_DIG OBS Slice<br/>6 == FB_ASC OBS Slice<br/>7 == Feed through from i_test_mux_in2 to o_test_mux_out2 output</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tm_rt_c1</span><br/>
          <span class="sdescdet">Test Mux Control</span><br/>
          <span class="ldescdet">Test Mux Top Row Column1<br/>Value == Selects<br/>0 == Mux Disabled. Clocks disabled.<br/>1 == ASC0<br/>2 == ASC1<br/>3 == ADC_DIG0 Slices 15 to 0, bits 15 to 0<br/>4 == ADC_DIG1 Slices 15 to 0, bits 15 to 0<br/>5 == Selects output of Test Mux Bottom Row Column1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tm_rb_c1</span><br/>
          <span class="sdescdet">Test Mux Control</span><br/>
          <span class="ldescdet">Test Mux Bottom row Column1<br/>Value == Selects<br/>0 == Mux Disabled. Clocks disabled.<br/>1 == ASC2<br/>2 == ASC3<br/>3 == ADC_DIG2 Slices 15 to 0, bits 15 to 0<br/>4 == ADC_DIG3 Slices 15 to 0, bits 15 to 0<br/>5 == FB_ADC_DIG Slices 15 to 0, bits 15 to 0<br/>6 == FB_ASC<br/>7 == Feed through from i_test_mux_in_1 input to o _test_mux_out1 output</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tm_rt_c0</span><br/>
          <span class="sdescdet">Test Mux Control</span><br/>
          <span class="ldescdet">Test Mux Top Row Column0<br/>Value == Selects<br/>0 == Mux Disabled. Clocks disabled.<br/>1 == ASC0<br/>2 == ASC1<br/>3 == ADC_DIG0 Slices 15 to 0, bits 26 to 16<br/>4 == ADC_DIG1 Slices 15 to 0, bits 26 to 16<br/>5 == Select output from test Mux Botton Row Column0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tm_rb_c0</span><br/>
          <span class="sdescdet">Test Mux Control</span><br/>
          <span class="ldescdet">Test Mux Bottom row Column0<br/>Value == Selects<br/>0 == Mux Disabled. Clocks disabled.<br/>1 == ASC2<br/>2 == ASC3<br/>3 == ADC_DIG2 Slices 15 to 0, bits 26 to 16<br/>4 == ADC_DIG3 Slices 15 to 0, bits 26 to 16<br/>5 == FB_ADC_DIG Slices 15 to 0, bits 26 to 16<br/>6 == FB_ASC <br/>7 == Feed through from _test_mux_in_0  input to o_test_mux_out_0 output</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FD5F0A29E0947F9A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000028</span> Register(32 bit) ant_ccf_init</span><br/>
      <span class="sdescdet">ANT CFF Init Register</span><br/>
      <span class="ldescdet">This register contains individual initialization for the ANT's Clock Crossing FIFOS.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3028</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00007fff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff8000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff8000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="17">-</td>
        <td class="fldnorm" colspan="1">ccf_dcsrc_in_init</td>
        <td class="fldnorm" colspan="4">ccf_tx_in_init</td>
        <td class="fldnorm" colspan="1">ccf_fb_rx_out_init</td>
        <td class="fldnorm" colspan="1">ccf_fb_rx_in_init</td>
        <td class="fldnorm" colspan="4">ccf_rx_out_init</td>
        <td class="fldnorm" colspan="4">ccf_rx_in_init</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="17">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ccf_dcsrc_in_init</span><br/>
          <span class="sdescdet">CCF_DCSRC_IN Init Register</span><br/>
          <span class="ldescdet">Soft Reset for DCSRC IN Clock Crossing FIFO</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ccf_tx_in_init</span><br/>
          <span class="sdescdet">CCF_TX_IN Init Register</span><br/>
          <span class="ldescdet">Soft Reset for DAC Data Clock Crossing FIFOs</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ccf_fb_rx_out_init</span><br/>
          <span class="sdescdet">CCF_FB_RX_Out Init Register</span><br/>
          <span class="ldescdet">Soft Reset for Clock Crossing FIFO</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ccf_fb_rx_in_init</span><br/>
          <span class="sdescdet">CCF_FB_RX_IN init Register</span><br/>
          <span class="ldescdet">Soft Reset for Clock Crossing FIFO</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ccf_rx_out_init</span><br/>
          <span class="sdescdet">CCF_RX_Out Init Register</span><br/>
          <span class="ldescdet">Soft Reset for Clock Crossing FIFOs</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ccf_rx_in_init</span><br/>
          <span class="sdescdet">CCF_RX_IN Init Register</span><br/>
          <span class="ldescdet">Soft Reset for Clock Crossing FIFOs</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_601D11F9C8ED174A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000002c</span> Register(32 bit) ant_dp_init</span><br/>
      <span class="sdescdet">ANT DP_INIT Register</span><br/>
      <span class="ldescdet">This register contains the dp_init control.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf302c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">DP_INIT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DP_INIT</span><br/>
          <span class="sdescdet">DP_INIT control</span><br/>
          <span class="ldescdet">Set to initiate Datapath init sequence.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A950D54388183DEE" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000030[+=0x4]</span> Register(32 bit) ant_rx_en_seq0_cfg[4]</span><br/>
      <span class="sdescdet">Link Event config</span><br/>
      <span class="ldescdet">Configure the event that accepts rx_en and feeds the respective antenna's ADC Sequencer 0 enable
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=4, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3030[+=0x4]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">FALL_VALUE</td>
        <td class="fldnorm" colspan="1">RISE_VALUE</td>
        <td class="fldnorm" colspan="15">FALL_DELAY</td>
        <td class="fldnorm" colspan="15">RISE_DELAY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="15">RW</td>
        <td class="accno" colspan="15">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FALL_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Value to set after the falling transition of event. If RISE_VALUE = FALL_VALUE then the event is set to that value immediately and the DELAY fields are ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RISE_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Value to set after the rising transition of event. If RISE_VALUE = FALL_VALUE then the event is set to that value immediately and the DELAY fields are ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FALL_DELAY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles after the falling transition of event to set the event to FALL_VALUE.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RISE_DELAY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles after the rising transition of event to set the event to RISE_VALUE.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E63023BC26C8DF0F" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000040[+=0x4]</span> Register(32 bit) ant_rx_en_seq1_cfg[4]</span><br/>
      <span class="sdescdet">Link Event config</span><br/>
      <span class="ldescdet">Configure the event that accepts rx_en and feeds the respective antenna's ADC Sequencer 1 enable
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=4, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3040[+=0x4]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">FALL_VALUE</td>
        <td class="fldnorm" colspan="1">RISE_VALUE</td>
        <td class="fldnorm" colspan="15">FALL_DELAY</td>
        <td class="fldnorm" colspan="15">RISE_DELAY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="15">RW</td>
        <td class="accno" colspan="15">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FALL_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Value to set after the falling transition of event. If RISE_VALUE = FALL_VALUE then the event is set to that value immediately and the DELAY fields are ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RISE_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Value to set after the rising transition of event. If RISE_VALUE = FALL_VALUE then the event is set to that value immediately and the DELAY fields are ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FALL_DELAY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles after the falling transition of event to set the event to FALL_VALUE.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RISE_DELAY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles after the rising transition of event to set the event to RISE_VALUE.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BD2788B6797BABCA" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000050[+=0x4]</span> Register(32 bit) ant_rx_en_pause_cfg[4]</span><br/>
      <span class="sdescdet">Link Event config</span><br/>
      <span class="ldescdet">Configure the event that pauses the ADC_DIG schedulers and fifos by muxing in a programmed value
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=4, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3050[+=0x4]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">FALL_VALUE</td>
        <td class="fldnorm" colspan="1">RISE_VALUE</td>
        <td class="fldnorm" colspan="15">FALL_DELAY</td>
        <td class="fldnorm" colspan="15">RISE_DELAY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="15">RW</td>
        <td class="accno" colspan="15">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FALL_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Value to set after the falling transition of event. If RISE_VALUE = FALL_VALUE then the event is set to that value immediately and the DELAY fields are ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RISE_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Value to set after the rising transition of event. If RISE_VALUE = FALL_VALUE then the event is set to that value immediately and the DELAY fields are ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FALL_DELAY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles after the falling transition of event to set the event to FALL_VALUE.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RISE_DELAY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles after the rising transition of event to set the event to RISE_VALUE.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_418B0946F570E09F" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000060[+=0x4]</span> Register(32 bit) ant_rx_en_resume_cfg[4]</span><br/>
      <span class="sdescdet">Link Event config</span><br/>
      <span class="ldescdet">Configure the event that resumes the ADC_DIG schedulers and fifos by muxing in the standard value
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=4, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3060[+=0x4]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">FALL_VALUE</td>
        <td class="fldnorm" colspan="1">RISE_VALUE</td>
        <td class="fldnorm" colspan="15">FALL_DELAY</td>
        <td class="fldnorm" colspan="15">RISE_DELAY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="15">RW</td>
        <td class="accno" colspan="15">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FALL_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Value to set after the falling transition of event. If RISE_VALUE = FALL_VALUE then the event is set to that value immediately and the DELAY fields are ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RISE_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Value to set after the rising transition of event. If RISE_VALUE = FALL_VALUE then the event is set to that value immediately and the DELAY fields are ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FALL_DELAY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles after the falling transition of event to set the event to FALL_VALUE.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RISE_DELAY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles after the rising transition of event to set the event to RISE_VALUE.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_28D70C176A582C3C" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000070[+=0x4]</span> Register(32 bit) ant_tx_en_seq0_cfg[4]</span><br/>
      <span class="sdescdet">Link Event config</span><br/>
      <span class="ldescdet">Configure the event that accepts tx_en and feeds the respective antenna's DAC Sequencer 0 enable
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=4, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3070[+=0x4]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">FALL_VALUE</td>
        <td class="fldnorm" colspan="1">RISE_VALUE</td>
        <td class="fldnorm" colspan="15">FALL_DELAY</td>
        <td class="fldnorm" colspan="15">RISE_DELAY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="15">RW</td>
        <td class="accno" colspan="15">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FALL_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Value to set after the falling transition of event. If RISE_VALUE = FALL_VALUE then the event is set to that value immediately and the DELAY fields are ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RISE_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Value to set after the rising transition of event. If RISE_VALUE = FALL_VALUE then the event is set to that value immediately and the DELAY fields are ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FALL_DELAY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles after the falling transition of event to set the event to FALL_VALUE.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RISE_DELAY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles after the rising transition of event to set the event to RISE_VALUE.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E928C939D0DA25CF" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000080[+=0x4]</span> Register(32 bit) ant_tx_en_seq1_cfg[4]</span><br/>
      <span class="sdescdet">Link Event config</span><br/>
      <span class="ldescdet">Configure the event that accepts tx_en and feeds the respective antenna's DAC Sequencer 1 enable
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=4, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3080[+=0x4]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">FALL_VALUE</td>
        <td class="fldnorm" colspan="1">RISE_VALUE</td>
        <td class="fldnorm" colspan="15">FALL_DELAY</td>
        <td class="fldnorm" colspan="15">RISE_DELAY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="15">RW</td>
        <td class="accno" colspan="15">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FALL_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Value to set after the falling transition of event. If RISE_VALUE = FALL_VALUE then the event is set to that value immediately and the DELAY fields are ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RISE_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Value to set after the rising transition of event. If RISE_VALUE = FALL_VALUE then the event is set to that value immediately and the DELAY fields are ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FALL_DELAY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles after the falling transition of event to set the event to FALL_VALUE.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RISE_DELAY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles after the rising transition of event to set the event to RISE_VALUE.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1EEBD8B696B4E38D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000090</span> Register(32 bit) ant_fb_en_seq0_cfg</span><br/>
      <span class="sdescdet">Link Event config</span><br/>
      <span class="ldescdet">Configure the event that accepts fb_en and feeds the Feedback ADC Sequencer 0 enable
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3090</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">FALL_VALUE</td>
        <td class="fldnorm" colspan="1">RISE_VALUE</td>
        <td class="fldnorm" colspan="15">FALL_DELAY</td>
        <td class="fldnorm" colspan="15">RISE_DELAY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="15">RW</td>
        <td class="accno" colspan="15">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FALL_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Value to set after the falling transition of event. If RISE_VALUE = FALL_VALUE then the event is set to that value immediately and the DELAY fields are ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RISE_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Value to set after the rising transition of event. If RISE_VALUE = FALL_VALUE then the event is set to that value immediately and the DELAY fields are ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FALL_DELAY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles after the falling transition of event to set the event to FALL_VALUE.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RISE_DELAY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles after the rising transition of event to set the event to RISE_VALUE.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_997F2C7E46F61595" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000094</span> Register(32 bit) ant_fb_en_seq1_cfg</span><br/>
      <span class="sdescdet">Link Event config</span><br/>
      <span class="ldescdet">Configure the event that 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3094</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">FALL_VALUE</td>
        <td class="fldnorm" colspan="1">RISE_VALUE</td>
        <td class="fldnorm" colspan="15">FALL_DELAY</td>
        <td class="fldnorm" colspan="15">RISE_DELAY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="15">RW</td>
        <td class="accno" colspan="15">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FALL_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Value to set after the falling transition of event. If RISE_VALUE = FALL_VALUE then the event is set to that value immediately and the DELAY fields are ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RISE_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Value to set after the rising transition of event. If RISE_VALUE = FALL_VALUE then the event is set to that value immediately and the DELAY fields are ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FALL_DELAY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles after the falling transition of event to set the event to FALL_VALUE.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RISE_DELAY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles after the rising transition of event to set the event to RISE_VALUE.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E8D898BE38E51BC4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000098</span> Register(32 bit) ant_fb_en_pause_cfg</span><br/>
      <span class="sdescdet">Link Event config</span><br/>
      <span class="ldescdet">Configure the event that pauses the Feedback ADC_DIG scheduler and fifos by muxing in a programmed value
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3098</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">FALL_VALUE</td>
        <td class="fldnorm" colspan="1">RISE_VALUE</td>
        <td class="fldnorm" colspan="15">FALL_DELAY</td>
        <td class="fldnorm" colspan="15">RISE_DELAY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="15">RW</td>
        <td class="accno" colspan="15">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FALL_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Value to set after the falling transition of event. If RISE_VALUE = FALL_VALUE then the event is set to that value immediately and the DELAY fields are ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RISE_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Value to set after the rising transition of event. If RISE_VALUE = FALL_VALUE then the event is set to that value immediately and the DELAY fields are ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FALL_DELAY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles after the falling transition of event to set the event to FALL_VALUE.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RISE_DELAY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles after the rising transition of event to set the event to RISE_VALUE.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_71067BD979A7F9EE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000009c</span> Register(32 bit) ant_fb_en_resume_cfg</span><br/>
      <span class="sdescdet">Link Event config</span><br/>
      <span class="ldescdet">Configure the event that resumes the Feedback ADC_DIG scheduler and fifos by muxing in the standard value
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf309c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">FALL_VALUE</td>
        <td class="fldnorm" colspan="1">RISE_VALUE</td>
        <td class="fldnorm" colspan="15">FALL_DELAY</td>
        <td class="fldnorm" colspan="15">RISE_DELAY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="15">RW</td>
        <td class="accno" colspan="15">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FALL_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Value to set after the falling transition of event. If RISE_VALUE = FALL_VALUE then the event is set to that value immediately and the DELAY fields are ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RISE_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Value to set after the rising transition of event. If RISE_VALUE = FALL_VALUE then the event is set to that value immediately and the DELAY fields are ignored.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FALL_DELAY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles after the falling transition of event to set the event to FALL_VALUE.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RISE_DELAY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles after the rising transition of event to set the event to RISE_VALUE.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D3B7D07BCC29EC1B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a0</span> Register(32 bit) ant_ccf_rx_out_config</span><br/>
      <span class="sdescdet">ANT RX Data CFF Startup Config Register</span><br/>
      <span class="ldescdet">This register contains startup configuration for the respective ANT Clock Crossing FIFOS.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf30a0</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00004444</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="4">mask</td>
        <td class="fldnorm" colspan="4">watermark3</td>
        <td class="fldnorm" colspan="4">watermark2</td>
        <td class="fldnorm" colspan="4">watermark1</td>
        <td class="fldnorm" colspan="4">watermark0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mask</span><br/>
          <span class="sdescdet">Watermark Based DeQ Mask</span><br/>
          <span class="ldescdet">When one, each bit enables the respective watermark to be used as a gate for the startup of DeQ. If all bits are zero, the BFN is used to start the DeQ.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">watermark3</span><br/>
          <span class="sdescdet">Antenna 3 Clock Crossing Fifo Watermark</span><br/>
          <span class="ldescdet">Level above which the antenna 3 fifo reports data on the read side</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">watermark2</span><br/>
          <span class="sdescdet">Antenna 2 Clock Crossing Fifo Watermark</span><br/>
          <span class="ldescdet">Level above which the antenna 2 fifo reports data on the read side</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">watermark1</span><br/>
          <span class="sdescdet">Antenna 1 Clock Crossing Fifo Watermark</span><br/>
          <span class="ldescdet">Level above which the antenna 1 fifo reports data on the read side</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">watermark0</span><br/>
          <span class="sdescdet">Antenna 0 Clock Crossing Fifo Watermark</span><br/>
          <span class="ldescdet">Level above which the antenna 0 fifo reports data on the read side</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B8C525447B2808F4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a4</span> Register(32 bit) ant_ccf_rx_in_config</span><br/>
      <span class="sdescdet">ANT RX Control CFF Config Register</span><br/>
      <span class="ldescdet">This register contains configuration for the respective ANT RX Out Clock Crossing FIFOS.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf30a4</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00002222</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="4">watermark3</td>
        <td class="fldnorm" colspan="4">watermark2</td>
        <td class="fldnorm" colspan="4">watermark1</td>
        <td class="fldnorm" colspan="4">watermark0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">watermark3</span><br/>
          <span class="sdescdet">Antenna 3 Clock Crossing Fifo Watermark</span><br/>
          <span class="ldescdet">Level above which the antenna 3 fifo reports data on the read side</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">watermark2</span><br/>
          <span class="sdescdet">Antenna 2 Clock Crossing Fifo Watermark</span><br/>
          <span class="ldescdet">Level above which the antenna 2 fifo reports data on the read side</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">watermark1</span><br/>
          <span class="sdescdet">Antenna 1 Clock Crossing Fifo Watermark</span><br/>
          <span class="ldescdet">Level above which the antenna 1 fifo reports data on the read side</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">watermark0</span><br/>
          <span class="sdescdet">Antenna 0 Clock Crossing Fifo Watermark</span><br/>
          <span class="ldescdet">Level above which the antenna 0 fifo reports data on the read side</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_45C9DD1224CB8BC6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a8</span> Register(32 bit) ant_ccf_fb_rx_out_config</span><br/>
      <span class="sdescdet">ANT FB RX Data CFF Startup Config Register</span><br/>
      <span class="ldescdet">This register contains startup configuration for the Feedback RX Data  Clock Crossing FIFOS.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf30a8</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000004</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="1">mask</td>
        <td class="fldnorm" colspan="4">watermark</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mask</span><br/>
          <span class="sdescdet">Watermark Based DeQ Enable</span><br/>
          <span class="ldescdet">When one, the watermark to be used as a gate for the startup of DeQ. If zero, the BFN is used to start the DeQ.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">watermark</span><br/>
          <span class="sdescdet">FB RX Data Clock Crossing Fifo Watermark</span><br/>
          <span class="ldescdet">Level above which the fb rx data fifo reports data on the read side</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6494532F15AF6BEE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ac</span> Register(32 bit) ant_ccf_fb_rx_in_config</span><br/>
      <span class="sdescdet">ANT CFF Startup Config Register</span><br/>
      <span class="ldescdet">This register contains startup configuration for the self-starting ANT Clock Crossing FIFOs.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf30ac</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000002</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="4">watermark</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">watermark</span><br/>
          <span class="sdescdet">Clock Crossing Fifo Watermark</span><br/>
          <span class="ldescdet">Level above which the respective fifo reports data on the read side</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5C79F76ECC11745F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b0</span> Register(32 bit) ant_ccf_dcsrc_in_config</span><br/>
      <span class="sdescdet">ANT CFF Startup Config Register</span><br/>
      <span class="ldescdet">This register contains startup configuration for the self-starting ANT Clock Crossing FIFOs.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf30b0</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000002</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="4">watermark</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">watermark</span><br/>
          <span class="sdescdet">Clock Crossing Fifo Watermark</span><br/>
          <span class="ldescdet">Level above which the respective fifo reports data on the read side</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E834E9E3B16E5A80" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b4</span> Register(32 bit) cmff_config</span><br/>
      <span class="sdescdet">CMFF Configuration Register</span><br/>
      <span class="ldescdet">This register contains configuration bits to select one path from RX ADC[3:0] and FB_ADC data paths and one of 17 data slices.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf30b4</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffe08</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffe08</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="5">slice</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">path</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">slice</span><br/>
          <span class="sdescdet">Select Data Slice</span><br/>
          <span class="ldescdet">Selects one of seventeen data slices from the selected data path.<br/>Valid Values 0 to 16. Any other value defaults to slice0.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">path</span><br/>
          <span class="sdescdet">Select Data Path</span><br/>
          <span class="ldescdet">Selects one of Five Paths. Paths to select RX ADC[3:0] or FB ADC.<br/>Values 0,1,2,3, selects Paths RX ADC0, DC1, ADC2 and ADC3. <br/>Value of 4 selects the FB ADCV path. <br/>All other vaues default to path 0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_97BF633FF7711256" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b8</span> Register(32 bit) cmff_control</span><br/>
      <span class="sdescdet">CMFF Configuration Register</span><br/>
      <span class="ldescdet">This register contains configuration bits to select one path from RX ADC[3:0] and FB_ADC data paths and one of 17 data slices.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf30b8</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">soft_reset</td>
        <td class="fldnorm" colspan="1">en_push</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset</span><br/>
          <span class="sdescdet">Soft FIFO Reset</span><br/>
          <span class="ldescdet">Soft reset of CC_FIFO in the event of over/under flow condition.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">en_push</span><br/>
          <span class="sdescdet">CC-FIFO Push Enable</span><br/>
          <span class="ldescdet">Set to 1 to allow valid data to be pushed into the data clock crossing FIFO.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EFDFA0900DFB087A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000bc</span> Register(32 bit) ant_bsg_dc_incr</span><br/>
      <span class="sdescdet">ADC Bitstream Generator DC Value Increment Register</span><br/>
      <span class="ldescdet">Shows the last increment value that came from the selected ADC_DIG instance.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf30bc</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">DC_INCR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DC_INCR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DC Value</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_55F4CB59962BE108" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000100</span> Register(32 bit) ISYNC_CTRL</span><br/>
      <span class="sdescdet">ISYNC Control Register</span><br/>
      <span class="ldescdet">This is the general control register for AW_isync instantiation
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3100</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff7fc8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff7fc8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="1">SOFT_RESET</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="1">BFN_CNT_SAMPLE</td>
        <td class="fldnorm" colspan="1">LOAD_READ</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">TIMER_CMD</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SOFT_RESET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Soft Reset for the entire AW_isync. Active high.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BFN_CNT_SAMPLE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Write to 1 (regardless of the current value) causes the circuit to sample the BFN_CNT and synchronize it into the register clock domain. After waiting 3-4 BFN clock cycles plus 3-4 register clock cycles, the sample is available to read in the ISYNC_BFN_CNT register</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOAD_READ</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When 1, load BFN count into the manager counter at the first timesync pulse, when 0, read BFN count from the Manager BFN counter at every timesync pulse.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TIMER_CMD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When i_isync value is 11, the command programmed in this register is executed.<br/><br/>3'b000, 3'b100, 3'b110 -&gt; bfn_lower_cnt is incremented with the value in BFN_LOWER_CNT_INC. If the<br/><br/>lower count value equals the TEN_MS_CNT value the bfn_upper_cnt value is incremented by 1.<br/><br/>3'b001 -&gt; bfn_lower_cnt and bfn_upper_cnt are preset to the value in the TIMER_INC_PRE register.<br/><br/>3'b010 -&gt; The internal registers corresponding to BFN_LOWER_CNT_INC., TIMER_INC_PRE, TIMER_INC_ADJ<br/><br/>TEN_MS_CNT are all initialized to their corresponding input values.<br/><br/>If the current bfn_lower_cnt value is equal to the TEN_MS_CNT value, the bfn_upper_cnt<br/><br/>is incremented by 1. If not, bfn_lower_cnt is incremented by the value in BFN_LOWER_CNT_INC.<br/><br/>register.<br/><br/>3'b011 -&gt; Increment the bfn_lower_cnt value with the value in the TIMER_INC_PRE register.<br/><br/>3'b101 -&gt; If bfn_lower_cnt value equals the TEN_MS_CNT value, reset the bfn_lower_cnt to zero and<br/><br/>increment the bfn_upper_cnt by 1. If not, increment bfn_lower_cnt by a value<br/><br/>in the BFN_LOWER_CNT_INC. register. A sync_adj_pulse is also generated so that when the<br/><br/>bfn_lower_cnt value is equal to the TEN_MS_CNT and the bfn_upper_cnt equals timer_cnt_adj<br/><br/>the bfn_lower_cnt is preset to the value in TIMER_INC_PRE and the bfn_upper_cnt is<br/><br/>incremented by the value in TIMER_INC_PRE register.<br/><br/>3'b111 -&gt; The current value in the bfn_lower_cnt and bfn_upper_cnt is captured and made available<br/><br/>in a register for the application to read.<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F460AC00FC3DF71E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000104</span> Register(32 bit) ISYNC_LCNT_INC</span><br/>
      <span class="sdescdet">Isync Lower Count Increment Register</span><br/>
      <span class="ldescdet">This register specifies the increment of AW_isync BFN lower counter every clock cycle.<br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3104</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">BFN_LOWER_CNT_INC</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BFN_LOWER_CNT_INC</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Increment for the Offset Counter.</span></p>
          <p><b>Reset: </b>hex:0x000001;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_99331E983354144E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000108</span> Register(32 bit) ISYNC_TEN_MS_CNT</span><br/>
      <span class="sdescdet">Isync 10ms Counter Register</span><br/>
      <span class="ldescdet">This register controls lower BFN counter value for ten millisecond count.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3108</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0095ffff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">TEN_MS_CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TEN_MS_CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles in 10ms (minus 1).</span></p>
          <p><b>Reset: </b>hex:0x95ffff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1AB358A94E910550" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000010c</span> Register(32 bit) ISYNC_INC_PRE</span><br/>
      <span class="sdescdet">Isync Timer Increment/Preset Register</span><br/>
      <span class="ldescdet">This is the value used to preset/increment the BFN counter or add to the BFN counter depending on the value of i_timer_cmd.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf310c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">FRAME_INCR</td>
        <td class="fldnorm" colspan="24">OFFSET_INCR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FRAME_INCR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Bits [7:0] of the 10ms frame counter.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET_INCR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Offset from nearest 10ms frame, in clock cycles.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_161A9D1B66530C76" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000110</span> Register(32 bit) ISYNC_CNT_ADJ</span><br/>
      <span class="sdescdet">Isync Timer Count Adjustment Register</span><br/>
      <span class="ldescdet">When the value of the BFN frame counter equals this value, the BFN counter is incremented by the value in TIMER_INC_PRE registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3110</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="8">FRAME_ADJ</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FRAME_ADJ</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Bits [7:0] of the 10ms frame counter.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5ADB2010AF9AFF87" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000114</span> Register(32 bit) ISYNC_BFN_CNT_SYNC</span><br/>
      <span class="sdescdet">BFN Count Sync</span><br/>
      <span class="ldescdet">The value of the BFN counter that was sampled when isync=11 and TIMER_CMD=111.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3114</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">FRAME</td>
        <td class="fldnorm" colspan="24">OFFSET</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="24">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FRAME</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Bits [7:0] fo the count of 10ms frames.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Offset from nearest 10ms frame, in clock cycles.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BD1CC7425279870B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000118</span> Register(32 bit) ISYNC_BFN_CNT</span><br/>
      <span class="sdescdet">BFN Count</span><br/>
      <span class="ldescdet">Sample of the current BFN counter, triggered by writing a 1 to the BFN_CNT_SAMPLE bit of the ISYNC_CTRL register Because of synchronization, this will be several clock cycles behind the actual current value.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3118</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">FRAME</td>
        <td class="fldnorm" colspan="24">OFFSET</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="24">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FRAME</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">LSB's of Count of 10ms frames.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Offset from nearest 10ms frame, in clock cycles.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_68C96AA6ED522A9F" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000200[+=0x4]</span> Register(32 bit) BFNE_CONFIG[42]</span><br/>
      <span class="sdescdet">BFN Event Config Register</span><br/>
      <span class="ldescdet">ANT Contains 42 BFN Event Units.<br/>                            The mapping from the BFN_TRIGGER[41:0] output to the final Destination is given below.<br/>                            <br/>                            BFNE_Trigger[00];  Signal: adc_dig_sched_update[0];   Destination: ADC_DIG[0];       Trig Type: Pulse BFN_Usage: ADC Start/EVEN/ODD Scheduler Shadow/Live Update<br/>                            BFNE_Trigger[01];  Signal: adc_dig_oss_update[0];     Destination: ADC_DIG[0];       Trig Type: Pulse BFN_Usage: OBS Slice Scheduler Shadow/Live Update<br/>                            BFNE_Trigger[02];  Signal: adc_dig_dsa_update[0];     Destination: ADC_DIG[0];       Trig Type: Pulse BFN_Usage: RX DSA CONTROL Shadow/Live Update<br/>                            BFNE_Trigger[03];  Signal: adc_attnrelease[0];        Destination: ANA[0];           Trig Type: Level BFN_Usage: OVLD Release<br/>                            BFNE_Trigger[04];  Signal: asc_update[0];             Destination: ASC[0];           Trig Type: Pulse BFN_Usage: XTalk Cancellation Coefficient Shadow/Live Update<br/>                            BFNE_Trigger[05];  Signal: ddac_dsa_update[0];        Destination: DAC[0];           Trig Type: Pulse BFN_Usage: TX DSA Control Shadow/Live Update<br/>                            <br/>                            BFNE_Trigger[06];  Signal: adc_dig_sched_update[1];   Destination: ADC_DIG[1];       Trig Type: Pulse BFN_Usage: ADC Start/EVEN/ODD Scheduler Shadow/Live Update<br/>                            BFNE_Trigger[07];  Signal: adc_dig_oss_update[1];     Destination: ADC_DIG[1];       Trig Type: Pulse BFN_Usage: OBS Slice Scheduler Shadow/Live Update<br/>                            BFNE_Trigger[08];  Signal: adc_dig_dsa_update[1];     Destination: ADC_DIG[1];       Trig Type: Pulse BFN_Usage: RX DSA CONTROL Shadow/Live Update<br/>                            BFNE_Trigger[09];  Signal: adc_attnrelease[1];        Destination: ANA[1];           Trig Type: Level BFN_Usage: OVLD Release<br/>                            BFNE_Trigger[10];  Signal: asc_update[1];             Destination: ASC[1];           Trig Type: Pulse BFN_Usage: XTalk Cancellation Coefficient Shadow/Live Update<br/>                            BFNE_Trigger[11];  Signal: ddac_dsa_update[1];        Destination: DDAC[1];          Trig Type: Pulse BFN_Usage: TX DSA Control Shadow/Live Update<br/>                            <br/>                            BFNE_Trigger[12];  Signal: adc_dig_sched_update[2];   Destination: ADC_DIG[2];       Trig Type: Pulse BFN_Usage: ADC Start EVEN/ODD Scheduler Shadow/Live Update<br/>                            BFNE_Trigger[13];  Signal: adc_dig_oss_update[2];     Destination: ADC_DIG[2];       Trig Type: Pulse BFN_Usage: OBS Slice Scheduler Shadow/Live Update<br/>                            BFNE_Trigger[14];  Signal: adc_dig_dsa_update[2];     Destination: ADC_DIG[2];       Trig Type: Pulse BFN_Usage: RX DSA CONTROL Shadow/Live Update<br/>                            BFNE_Trigger[15];  Signal: adc_attnrelease[2];        Destination: ANA[2];           Trig Type: Level BFN_Usage: OVLD Release<br/>                            BFNE_Trigger[16];  Signal: asc_update[2];             Destination: ASC[2];           Trig Type: Pulse BFN_Usage: XTalk Cancellation Coefficient Shadow/Live Update<br/>                            BFNE_Trigger[17];  Signal: ddac_dsa_update[2];        Destination: DAC[2];           Trig Type: Pulse BFN_Usage: TX DSA Control Shadow/Live Update<br/>                            <br/>                            BFNE_Trigger[18];  Signal: adc_dig_sched_update[3];   Destination: ADC_DIG[3];       Trig Type: Pulse BFN_Usage: ADC Start/EVEN/ODD Scheduler Shadow/Live Update<br/>                            BFNE_Trigger[19];  Signal: adc_dig_oss_update[3];     Destination: ADC_DIG[3];       Trig Type: Pulse BFN_Usage: OBS Slice Scheduler Shadow/Live Update<br/>                            BFNE_Trigger[20];  Signal: adc_dig_dsa_update[3];     Destination: ADC_DIG[3];       Trig Type: Pulse BFN_Usage: RX DSA CONTROL Shadow/Live Update<br/>                            BFNE_Trigger[21];  Signal: adc_attnrelease[3];        Destination: ANA[3];           Trig Type: Level BFN_Usage: OVLD Release<br/>                            BFNE_Trigger[22];  Signal: asc_update[3];             Destination: ASC[3];           Trig Type: Pulse BFN_Usage: XTalk Cancellation Coefficient Shadow/Live Update<br/>                            BFNE_Trigger[23];  Signal: ddac_dsa_update[3];        Destination: DAC[3];           Trig Type: Pulse BFN_Usage: TX DSA Control Shadow/Live Update<br/>                            <br/>                            BFNE_Trigger[24];  Signal: adc_dig_seq0_start;        Destination: ADC_DIG[3:0];     Trig Type: Level BFN_Usage: ADC_DIG Sequencer 0<br/>                            BFNE_Trigger[25];  Signal: adc_dig_seq1_start;        Destination: ADC_DIG[3:0];     Trig Type: Level BFN_Usage: ADC_DIG Sequencer 1<br/>                            BFNE_Trigger[26];  Signal: adc_dig_sch_pause;         Destination: ADC_DIG[3:0];     Trig Type: Level BFN_Usage: ADC_DIG Scheduler Pause<br/>                            BFNE_Trigger[27];  Signal: adc_dig_sch_resume;        Destination: ADC_DIG[3:0];     Trig Type: Level BFN_Usage: ADC_DIG Scheduler Resume<br/>                            BFNE_Trigger[28];  Signal: ccf_rx_out_pop;            Destination: RX_OUT_CCF[3:0];  Trig Type: Level BFN_Usage: START RX FIFO DeQ Clock Crossing FIFOs<br/>                            BFNE_Trigger[29];  Signal: ddac_seq0_start;           Destination: DDAC[3:0];        Trig Type: Level BFN_Usage: DAC_DIG Sequencer 0<br/>                            BFNE_Trigger[30];  Signal: ddac_seq1_start;           Destination: DDAC[3:0];        Trig Type: Level BFN_Usage: DAC_DIG Sequencer 1<br/>                            BFNE_Trigger[31];  Signal: ddac_csa_update;           Destination: DDAC[3:0];        Trig Type: Level BFN_Usage: TX CSA Control<br/>                            <br/>                            BFNE_Trigger[32];  Signal: fb_adc_dig_seq0_start;     Destination: FB_ADC_DIG;       Trig Type: Level BFN_Usage: ADC_DIG Sequencer 0<br/>                            BFNE_Trigger[33];  Signal: fb_adc_dig_seq1_start;     Destination: FB_ADC_DIG;       Trig Type: Level BFN_Usage: ADC_DIG Sequencer 1<br/>                            BFNE_Trigger[34];  Signal: fb_adc_dig_sch_pause;      Destination: FB_ADC_DIG;       Trig Type: Level BFN_Usage: ADC_DIG Scheduler Pause<br/>                            BFNE_Trigger[35];  Signal: fb_adc_dig_sch_resume;     Destination:FB_ ADC_DIG;       Trig Type: Level BFN_Usage: ADC_DIG Scheduler Resume<br/>                            BFNE_Trigger[36];  Signal: fb_adc_dig_sched_update;   Destination: FB_ADC_DIG;       Trig Type: Pulse BFN_Usage: ADC Start/EVEN/ODD Scheduler Shadow/Live Update<br/>                            BFNE_Trigger[37];  Signal: fb_adc_dig_oss_update;     Destination: FB_ADC_DIG;       Trig Type: Pulse BFN_Usage: OBS Slice Scheduler Shadow/Live Update<br/>                            BFNE_Trigger[38];  Signal: fb_adc_dig_dsa_update;     Destination: FB_ADC_DIG;       Trig Type: Pulse BFN_Usage: RX DSA CONTROL Shadow/Live Update<br/>                            BFNE_Trigger[39];  Signal: fb_adc_attnrelease;        Destination: FB_ANA;           Trig Type: Level BFN_Usage: OVLD Release<br/>                            BFNE_Trigger[40];  Signal: fb_ccf_rx_out_pop;         Destination: FB_RX_OUT_CCF;    Trig Type: Level BFN_Usage: START FB_RX FIFO DeQ Clock Crossing FIFO<br/>                            BFNE_Trigger[41];  Signal: fb_asc_update;             Destination: FB_ASC;           Trig Type: Pulse BFN_Usage: XTalk Cancellation Coefficient Shadow/Live Update<br/>                            <br/>                            Notes:<br/>                            For additional detail see ADC_DIG, ASC and DDAC Documentation.<br/>
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=42, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3200[+=0x4]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="2">DEBUG_MODE</td>
        <td class="fldnorm" colspan="1">OUTPUT_MODE</td>
        <td class="fldnorm" colspan="2">MODE</td>
        <td class="fldnorm" colspan="1">ENABLE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG_MODE</span><br/>
          <span class="sdescdet">BFN Event Status Debug Mode</span><br/>
          <span class="ldescdet">Controls what appears in BFN_EVENT_STAT DEBUG field, which is 28 bits.<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BFN_EVENT_DEBUG_MODE_COUNT</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>When selected, the DEBUG field in the BFNE_STATUS register represents the number of events that have occured. It is a rotating count and will wrap freely.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">BFN_EVENT_DEBUG_MODE_LAST</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>When selected, the DEBUG field in the BFNE_STATUS register represents the upper 28 bits of the 32-bit bfn_cnt of the last event that occurred.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">BFN_EVENT_DEBUG_MODE_TARGET</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>When selected, the DEBUG field in the BFNE_STATUS register represents the upper 28 bits of the 32-bit bfn_cnt of the next event that scheduled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">BFN_EVENT_DEBUG_MODE_DELAY</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>When selected, the DEBUG field in the BFNE_STATUS register represents the number of clock cycles between the start (arming) of the BFN_EVENT and the first event. Note that this is limited to the available space, so will saturate at all ones.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUTPUT_MODE</span><br/>
          <span class="sdescdet">BFN Event Trigger Value</span><br/>
          <span class="ldescdet">Selects whether the BFN_EVENT output toggles at each event, or produces a single cycle pulse.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BFN_EVENT_OUTPUT_MODE_TOGGLE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Output Toggles at each event</td>
        </tr>
        <tr class="tabry"><td class="unboxed">BFN_EVENT_OUTPUT_MODE_PULSE</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Output Produces a single cycle pulse at each event</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MODE</span><br/>
          <span class="sdescdet">BFN Event Trigger Mode</span><br/>
          <span class="ldescdet">Selects the mode of operation. Note that the force mechanism can be triggered (see BFNE_START) regardless of which mode is selected here.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BFN_EVENT_MODE_SINGLE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>At the time specified by BFNE_START, the event (toggle or pulse) will occur</td>
        </tr>
        <tr class="tabry"><td class="unboxed">BFN_EVENT_MODE_DOUBLE</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>At the time specified by BFNE_START, the event (toggle or pulse) will occur. A second event will occur at BFNE_START+BFNE_INCR.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">BFN_EVENT_MODE_REPEAT</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>At the time specified by BFNE_START, the event (toggle or pulse) will occur. Events continue to occur at each BFNE_INCR.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ENABLE</span><br/>
          <span class="sdescdet">BFN Event Enable</span><br/>
          <span class="ldescdet">Set to 1 to enable the operation of the bfn_event module. When running in repeat mode, set this back to zero to immediately halt the operation. NOte that this must be set to 1 for the force mechanism (See BFN_START register) to work.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_39AB3B34662AE659" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000300[+=0x4]</span> Register(32 bit) BFNE_INCR[42]</span><br/>
      <span class="sdescdet">BFN Event Increment</span><br/>
      <span class="ldescdet">This register represents the increment, or delta, between events for BFN_EVENT_MODE_DOUBLE and BFN_EVENT_MODE_REPEAT. Please refer to the BFNE_CONFIG register for event trigger mapping.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=42, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3300[+=0x4]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">FRAME</td>
        <td class="fldnorm" colspan="24">OFFSET</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FRAME</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Count of 10ms frames.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Offset from nearest 10ms frame, in clock cycles.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_94C78F8DA7D75CB2" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000400[+=0x4]</span> Register(32 bit) BFNE_START[42]</span><br/>
      <span class="sdescdet">BFN Event Start</span><br/>
      <span class="ldescdet">This register should be programmed with the BFN_CNT value at which the first event should occur. A write to this register also triggers the bfn_event module to begin operation, if the ENABLE bit in the CONFIG register has already been set. In order to immediately force a value onto the output, the user should program this register with 0xFFFF_FFFF or 0xFFFF_FFFE. If the BFN event is enabled, and OUTPUT_MODE is selected as TOGGLE, the circuit will place the value programmed in bit 0 onto the output immediately, regardless of the mode. If OUTPUT_MODE is PULSE, the output will produce a single cycle pulse immediately. Please refer to the BFNE_CONFIG register for event trigger mapping.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=42, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3400[+=0x4]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">FRAME</td>
        <td class="fldnorm" colspan="24">OFFSET</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FRAME</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Count of 10ms frames.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Offset from nearest 10ms frame, in clock cycles.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_94CBEE2E03D6CEFA" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000500[+=0x4]</span> Register(32 bit) BFNE_STAT[42]</span><br/>
      <span class="sdescdet">BFN Event Status Register</span><br/>
      <span class="ldescdet">This register provides statistics for the BFN event module. Please refer to the BFNE_CONFIG register for event trigger mapping.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=42, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3500[+=0x4]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">DEBUG</td>
        <td class="fldnorm" colspan="1">DONE</td>
        <td class="fldnorm" colspan="1">WAITING</td>
        <td class="fldnorm" colspan="1">CURRENT_VALUE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEBUG</span><br/>
          <span class="sdescdet">BFN Debug</span><br/>
          <span class="ldescdet">This field is different based on the DEBUG_MODE setting in the BFNE_CONFIG register.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DONE</span><br/>
          <span class="sdescdet">BFN Done Flag</span><br/>
          <span class="ldescdet">This bit indicates that the bfn_module has reached its programmed bfn time. In Repeate mode, this will only toggle high during the single cycle of each event, so is not usefule.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WAITING</span><br/>
          <span class="sdescdet">BFN Event Waiting Flag</span><br/>
          <span class="ldescdet">This bit indicates when the bfn_event module is waiting for the programmed bfn_start time. In Repeat mode, this will only toggle low during the single cycle of each event, so is not useful.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CURRENT_VALUE</span><br/>
          <span class="sdescdet">BFN Event Current Value</span><br/>
          <span class="ldescdet">This bit shows the current output value of the bfn_event module</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_87597B990A00FE99" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000600</span> Register(32 bit) ant_bsg_stat</span><br/>
      <span class="sdescdet">ADC Bitstream Generator BSG U Value Register</span><br/>
      <span class="ldescdet">ADC Bitstream Generator (BSG) Status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3600</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="5">BIN_VALUE</td>
        <td class="fldnorm" colspan="19">U_VALUE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="accno" colspan="19">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BIN_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This reads back the current value of the 5-bit Binary input to the Bin2Thermo circut. This is a live register so it may change rapidly.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">U_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">U Value. This reads back the current value of the input to the Sigma Delta Modulator (SDM). This is a live register so it may change rapidly.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E7C7C43235C6CDA4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000604</span> Register(32 bit) cmff_fifo_status</span><br/>
      <span class="sdescdet">CMFF Clock Crossing FIFO Status Register</span><br/>
      <span class="ldescdet">This register reports the status of the CC-FIFO.<br/>Status contineously updates as status changes.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3604</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000004</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="8">ff_depth</td>
        <td class="fldnorm" colspan="1">full</td>
        <td class="fldnorm" colspan="1">empty</td>
        <td class="fldnorm" colspan="1">overflow_error</td>
        <td class="fldnorm" colspan="1">underflow_error</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ff_depth</span><br/>
          <span class="sdescdet">CC_FIFO Depth</span><br/>
          <span class="ldescdet">Indicates CC_FIFO Depth</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">full</span><br/>
          <span class="sdescdet">CC_FIFO Full</span><br/>
          <span class="ldescdet">Indicates CC_FIFO is Full.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">empty</span><br/>
          <span class="sdescdet">CC_FIFO Empty</span><br/>
          <span class="ldescdet">Indicates CC_FIFO is Empty.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">overflow_error</span><br/>
          <span class="sdescdet">CC_FIFO Overflow_error</span><br/>
          <span class="ldescdet">Indicates CC_FIFO Overflow_Error condition. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">underflow_error</span><br/>
          <span class="sdescdet">CC-FIFO Underflow_error</span><br/>
          <span class="ldescdet">Indicates CC-FIFO Inderflow_Error condition</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DF970ADCFC5CE1AE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000608</span> Register(32 bit) rx_intr_lo_stat</span><br/>
      <span class="sdescdet">RX Intr_Low Status</span><br/>
      <span class="ldescdet">This register is a sticky register that shows the status of RX Lo Interrupts
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3608</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="1">CCF_RX</td>
        <td class="fldnorm" colspan="1">ADC_CPU</td>
        <td class="fldnorm" colspan="1">ASC3</td>
        <td class="fldnorm" colspan="1">ASC2</td>
        <td class="fldnorm" colspan="1">ASC1</td>
        <td class="fldnorm" colspan="1">ASC0</td>
        <td class="fldnorm" colspan="1">ADC_DIG3</td>
        <td class="fldnorm" colspan="1">ADC_DIG2</td>
        <td class="fldnorm" colspan="1">ADC_DIG1</td>
        <td class="fldnorm" colspan="1">ADC_DIG0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CCF_RX</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of RX Clock Crossing FIFO Low Priority Interrupt</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADC_CPU</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of ADC_CPU Low Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ASC3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of ASC3 Low Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ASC2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of ASC2 Low Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ASC1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of ASC1 Low Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ASC0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of ASC0 Low Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADC_DIG3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of ADC_DIG3 Low Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADC_DIG2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of ADC_DIG2 Low Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADC_DIG1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of ADC_DIG1 Low Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADC_DIG0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of ADC_DIG0 Low Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8D46F25E8EFA50B9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000060c</span> Register(32 bit) rx_intr_hi_stat</span><br/>
      <span class="sdescdet">RX Intr_High Status</span><br/>
      <span class="ldescdet">This register is a sticky register that shows the status of RX Lo Interrupts
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf360c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="1">CCF_RX</td>
        <td class="fldnorm" colspan="1">ADC_CPU</td>
        <td class="fldnorm" colspan="1">ASC3</td>
        <td class="fldnorm" colspan="1">ASC2</td>
        <td class="fldnorm" colspan="1">ASC1</td>
        <td class="fldnorm" colspan="1">ASC0</td>
        <td class="fldnorm" colspan="1">ADC_DIG3</td>
        <td class="fldnorm" colspan="1">ADC_DIG2</td>
        <td class="fldnorm" colspan="1">ADC_DIG1</td>
        <td class="fldnorm" colspan="1">ADC_DIG0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CCF_RX</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of RX Clock Crossing FIFO HIGH Priority Interrupt</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADC_CPU</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of ADC_CPU HIGH Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ASC3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of ASC3 HIGH Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ASC2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of ASC2 HIGH Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ASC1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of ASC1 HIGH Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ASC0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of ASC0 HIGH Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADC_DIG3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of ADC_DIG3 HIGH Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADC_DIG2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of ADC_DIG2 HIGH Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADC_DIG1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of ADC_DIG1 HIGH Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADC_DIG0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of ADC_DIG0 HIGH Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F6E19611BFD98C49" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000610</span> Register(32 bit) fb_intr_lo_stat</span><br/>
      <span class="sdescdet">FB Intr_Low Status</span><br/>
      <span class="ldescdet">This register is a sticky register that shows the status of FB Lo Interrupts
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3610</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="fldnorm" colspan="1">CCF_FB_RX</td>
        <td class="fldnorm" colspan="1">FB_ASC</td>
        <td class="fldnorm" colspan="1">FB_ADC_DIG</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CCF_FB_RX</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of FB_RX_CCF Low Priority Interrupt</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FB_ASC</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of FB_ASC Low Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FB_ADC_DIG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of FB_ADC_DIG Low Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3F6757964E8C50A2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000614</span> Register(32 bit) fb_intr_hi_stat</span><br/>
      <span class="sdescdet">FB Intr_High Status</span><br/>
      <span class="ldescdet">This register is a sticky register that shows the status of FB High Interrupts
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3614</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="fldnorm" colspan="1">CCF_FB_RX</td>
        <td class="fldnorm" colspan="1">FB_ASC</td>
        <td class="fldnorm" colspan="1">FB_ADC_DIG</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CCF_FB_RX</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of FB_RX_CCF High Priority Interrupt</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FB_ASC</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of FB_ASC High Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FB_ADC_DIG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of FB_ADC_DIG High Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B1078D18B1367832" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000618</span> Register(32 bit) tx_intr_lo_stat</span><br/>
      <span class="sdescdet">tx_Intr_Low Status</span><br/>
      <span class="ldescdet">This register is a sticky register that shows the status of cpu Low Interrupts
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3618</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="1">CCF_TX</td>
        <td class="fldnorm" colspan="1">DDAC3</td>
        <td class="fldnorm" colspan="1">DDAC2</td>
        <td class="fldnorm" colspan="1">DDAC1</td>
        <td class="fldnorm" colspan="1">DDAC0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CCF_TX</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of CCF TX Low Priority Interrupt</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DDAC3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of DDAC3 Low Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DDAC2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of DDAC2 Low Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DDAC1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of DDAC1 Low Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DDAC0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of DDAC0 Low Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9334B0E455F4ED74" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000061c</span> Register(32 bit) tx_intr_hi_stat</span><br/>
      <span class="sdescdet">tx_Intr_high Status</span><br/>
      <span class="ldescdet">This register is a sticky register that shows the status of TX DDAC High Interrupts
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf361c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="1">CCF_TX</td>
        <td class="fldnorm" colspan="1">DDAC3</td>
        <td class="fldnorm" colspan="1">DDAC2</td>
        <td class="fldnorm" colspan="1">DDAC1</td>
        <td class="fldnorm" colspan="1">DDAC0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CCF_TX</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of CCF TX Low Priority Interrupt</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DDAC3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of DDAC3 Low Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DDAC2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of DDAC2 Low Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DDAC1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of DDAC1 Low Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DDAC0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of DDAC0 High Priority Interrupt Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_65C70FCC96F46143" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000620</span> Register(32 bit) ant_dp_init_stat</span><br/>
      <span class="sdescdet">ANT DP_INIT Status Register</span><br/>
      <span class="ldescdet">This register contains the dp_init status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3620</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="1">INIT_DONE</td>
        <td class="fldnorm" colspan="1">CMFF</td>
        <td class="fldnorm" colspan="1">FB_ASC</td>
        <td class="fldnorm" colspan="1">FB_ADC_DIG</td>
        <td class="fldnorm" colspan="4">DDAC</td>
        <td class="fldnorm" colspan="4">ASC</td>
        <td class="fldnorm" colspan="4">ADC_DIG</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INIT_DONE</span><br/>
          <span class="sdescdet">DP_INIT overall status</span><br/>
          <span class="ldescdet">Hardware sets to one when the entirety of the datapath Init is complete.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMFF</span><br/>
          <span class="sdescdet">DP_INIT ADC_DIG Status</span><br/>
          <span class="ldescdet">Hardware sets to one when the CMFF Datapath Init is complete.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FB_ASC</span><br/>
          <span class="sdescdet">DP_INIT ASC Status</span><br/>
          <span class="ldescdet">Hardware sets to one when the Feedback ASC Datapath Init is complete.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FB_ADC_DIG</span><br/>
          <span class="sdescdet">DP_INIT ADC_DIG Status</span><br/>
          <span class="ldescdet">Hardware sets to one when the Feedback ADC_DIG Datapath Init is complete.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DDAC</span><br/>
          <span class="sdescdet">DP_INIT DDAC Status</span><br/>
          <span class="ldescdet">Hardware sets to one when the respective DDAC Datapath Init is complete.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ASC</span><br/>
          <span class="sdescdet">DP_INIT ASC Status</span><br/>
          <span class="ldescdet">Hardware sets to one when the respective ASC Datapath Init is complete.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADC_DIG</span><br/>
          <span class="sdescdet">DP_INIT ADC_DIG Status</span><br/>
          <span class="ldescdet">Hardware sets to one when the respective ADC_DIG Datapath Init is complete.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_660CC5A700B84639" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000624</span> Register(32 bit) ant_rx_adc_start_bfn</span><br/>
      <span class="sdescdet">BFN Count</span><br/>
      <span class="ldescdet">Sample of BFN_CNT on the first pop of the RX ADC fifos<br/>                                
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3624</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">FRAME</td>
        <td class="fldnorm" colspan="24">OFFSET</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="24">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FRAME</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">LSB's of Count of 10ms frames.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Offset from nearest 10ms frame, in clock cycles.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A0C344D2499CB4F2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000628</span> Register(32 bit) ant_fb_adc_start_bfn</span><br/>
      <span class="sdescdet">BFN Count</span><br/>
      <span class="ldescdet">Sample of BFN_CNT on the first pop of the FB ADC fifos<br/>                                
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3628</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">FRAME</td>
        <td class="fldnorm" colspan="24">OFFSET</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="24">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FRAME</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">LSB's of Count of 10ms frames.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Offset from nearest 10ms frame, in clock cycles.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_75A8CD7B778786F3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000630</span> Register(32 bit) ccf_rx_int_status_r</span><br/>
      <span class="sdescdet">CCF RX Interrupt Status Register</span><br/>
      <span class="ldescdet">This register is a sticky register that shows the raw status for all cff in and out interrupt sources.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3630</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXIN3</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXIN3</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXIN2</td>
        <td class="fldnorm" colspan="1">UnFLOW_ERR_CCF_RXIN2</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXIN1</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXIN1</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXIN0</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXIN0</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXOUT3</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXOUT3</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXOUT2</td>
        <td class="fldnorm" colspan="1">UnFLOW_ERR_CCF_RXOUT2</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXOUT1</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXOUT1</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXOUT0</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXOUT0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXIN3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF RX IN_3 Overflow Error. See ccf_rx_in_stat3 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXIN3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF RX IN_3 Underflow Error. See ccf_rx_in_stat3 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXIN2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF RX IN_2 Overflow Error. See ccf_rx_in_stat2 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UnFLOW_ERR_CCF_RXIN2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF RX IN_2 Underflow Error. See ccf_rx_in_stat2 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXIN1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF RX IN_1 Overflow Error. See ccf_rx_in_stat1 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXIN1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF RX IN_1 Underflow Error. See ccf_rx_in_stat1 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXIN0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF RX IN_0 Overflow Error. See ccf_rx_in_stat0 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXIN0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF RX IN_0 Underflow Error. See ccf_rx_in_stat0 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXOUT3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF RX Out_3 Overflow Error. See ccf_rx_out_stat3 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXOUT3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF RX Out_3 Underflow Error. See ccf_rx_out_stat3 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXOUT2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF RX Out_2 Overflow Error. See ccf_rx_out_stat2 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UnFLOW_ERR_CCF_RXOUT2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF RX Out_2 Underflow Error. See ccf_rx_out_stat2 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXOUT1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF RX Out_1 Overflow Error. See ccf_rx_out_stat1 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXOUT1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF RX Out_1 Underflow Error. See ccf_rx_out_stat1 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXOUT0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF RX Out_0 Overflow Error. See ccf_rx_out_stat0 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXOUT0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF RX Out_0 Underflow Error. See ccf_rx_out_stat0 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_523F605598E0CBB7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000634</span> Register(32 bit) ccf_rx_int_high_r</span><br/>
      <span class="sdescdet">Assign CFF_RX_Interrupts as High_Priority</span><br/>
      <span class="ldescdet">Setting a bit in this register to a one assigns the corresponding interrupt as a High Priority Interrupt.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3634</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXIN3</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXIN3</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXIN2</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXIN2</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXIN1</td>
        <td class="fldnorm" colspan="1">UNLOW_ERR_CCF_RXIN1</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXIN0</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXIN0</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXOUT3</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXOUT3</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXOUT2</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXOUT2</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXOUT1</td>
        <td class="fldnorm" colspan="1">UNLOW_ERR_CCF_RXOUT1</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXOUT0</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXOUT0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXIN3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXIN3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXIN2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXIN2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXIN1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNLOW_ERR_CCF_RXIN1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXIN0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXIN0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXOUT3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXOUT3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXOUT2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXOUT2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXOUT1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNLOW_ERR_CCF_RXOUT1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXOUT0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXOUT0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7A185F92AFE6BCB6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000638</span> Register(32 bit) ccf_rx_int_low_r</span><br/>
      <span class="sdescdet">Assign CFF_RX  as low_Priority</span><br/>
      <span class="ldescdet">Setting a bit in this register to a one assigns the corresponding interrupt as a Low Priority Interrupt.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3638</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXIN3</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXIN3</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXIN2</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXIN2</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXIN1</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXIN1</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXIN0</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXIN0</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXOUT3</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXOUT3</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXOUT2</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXOUT2</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXOUT1</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXOUT1</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXOUT0</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXOUT0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXIN3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXIN3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXIN2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXIN2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXIN1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXIN1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXIN0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXIN0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a Low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXOUT3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXOUT3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXOUT2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXOUT2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXOUT1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXOUT1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXOUT0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXOUT0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a Low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_118559C3A75BF8BB" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000063c</span> Register(32 bit) ccf_rx_int_clear_r</span><br/>
      <span class="sdescdet">Clears Individual Interrupts</span><br/>
      <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf363c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXIN3</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXIN3</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXIN2</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXIN2</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXIN1</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXIN1</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXIN0</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXIN0</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXOUT3</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXOUT3</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXOUT2</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXOUT2</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXOUT1</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXOUT1</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_RXOUT0</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXOUT0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXIN3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXIN3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXIN2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXIN2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXIN1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXIN1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXIN0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXIN0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXOUT3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXOUT3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXOUT2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXOUT2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXOUT1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXOUT1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_RXOUT0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXOUT0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3A5EA5DCDEFBF454" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000640</span> Register(32 bit) ccf_rx_int_force_r</span><br/>
      <span class="sdescdet">Clears Individual Interrupts</span><br/>
      <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1. Forcing is a single cycle operation, the interrupt status bit will not be held asserted. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3640</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CFF_RXIN3</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CFF_RXIN3</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CFF_RXIN2</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CFF_RXIN2</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CFF_RXIN1</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CFF_RXIN1</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CFF_RXIN0</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CFF_RXIN0</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CFF_RXOUT3</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CFF_RXOUT3</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CFF_RXOUT2</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CFF_RXOUT2</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CFF_RXOUT1</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CFF_RXOUT1</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CFF_RXOUT0</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_RXOUT0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CFF_RXIN3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CFF_RXIN3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CFF_RXIN2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CFF_RXIN2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CFF_RXIN1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CFF_RXIN1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CFF_RXIN0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CFF_RXIN0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CFF_RXOUT3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CFF_RXOUT3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CFF_RXOUT2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CFF_RXOUT2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CFF_RXOUT1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CFF_RXOUT1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CFF_RXOUT0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_RXOUT0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_307E189C499FF68F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000650</span> Register(32 bit) ccf_fb_rx_int_status_r</span><br/>
      <span class="sdescdet">CCF FB RX Interrupt Status Register</span><br/>
      <span class="ldescdet">This register is a sticky register that shows the raw status for all interrupt sources.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3650</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="1">OVERFLOW_ERROR_CCF_DCSRC_IN</td>
        <td class="fldnorm" colspan="1">UNDERFLOW_ERROR_CCF_DCSRC_IN</td>
        <td class="fldnorm" colspan="1">OVERFLOW_ERROR_CCF_FB_IN</td>
        <td class="fldnorm" colspan="1">UNDERFLOW_ERROR_CCF_FB_IN</td>
        <td class="fldnorm" colspan="1">OVERFLOW_ERROR_CCF_FB_OUT</td>
        <td class="fldnorm" colspan="1">UNDERFLOW_ERROR_CCF_FB_OUT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVERFLOW_ERROR_CCF_DCSRC_IN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF FB DCSRC Overflow Error. See ccf_dcsrc_in_stat Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNDERFLOW_ERROR_CCF_DCSRC_IN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF DCSRC DCSRC Underflow Error. See ccf_dcsrc_in_stat Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVERFLOW_ERROR_CCF_FB_IN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF FB RX IN Overflow Error. See ccf_fb_rx_in_stat Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNDERFLOW_ERROR_CCF_FB_IN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF FB RX IN Underflow Error. See ccf_fb_rx_in_stat Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVERFLOW_ERROR_CCF_FB_OUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF FB RX Out_0 Overflow Error. See ccf_fb_rx_out_stat Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNDERFLOW_ERROR_CCF_FB_OUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF FB RX Out_0 Underflow Error. See ccf_fb_rx_out_stat Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A7DE57A19922D283" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000654</span> Register(32 bit) ccf_fb_rx_int_high_r</span><br/>
      <span class="sdescdet">Assign CFF_FB_RX as High_Priority</span><br/>
      <span class="ldescdet">Setting a bit in this register to a one assigns the corresponding interrupt as a High Priority Interrupt.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3654</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="1">OVERFLOW_ERROR_CCF_DCSRC_IN</td>
        <td class="fldnorm" colspan="1">UNDERFLOW_ERROR_CCF_DCSRC_IN</td>
        <td class="fldnorm" colspan="1">OVERFLOW_ERROR_CCF_FB_IN</td>
        <td class="fldnorm" colspan="1">UNDERFLOW_ERROR_CCF_FB_IN</td>
        <td class="fldnorm" colspan="1">OVERFLOW_ERROR_CCF_FB_OUT</td>
        <td class="fldnorm" colspan="1">UNDERFLOW_ERROR_CCF_FB_OUT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVERFLOW_ERROR_CCF_DCSRC_IN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNDERFLOW_ERROR_CCF_DCSRC_IN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVERFLOW_ERROR_CCF_FB_IN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNDERFLOW_ERROR_CCF_FB_IN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVERFLOW_ERROR_CCF_FB_OUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNDERFLOW_ERROR_CCF_FB_OUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BEA6E3B443707E8E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000658</span> Register(32 bit) ccf_fb_rx_int_low_r</span><br/>
      <span class="sdescdet">Assign CFF_FB_RX_OUT_and_IN as low_Priority</span><br/>
      <span class="ldescdet">Setting a bit in this register to a one assigns the corresponding interrupt as a Low Priority Interrupt.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3658</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="1">OVERFLOW_ERROR_CCF_DCSRC_IN</td>
        <td class="fldnorm" colspan="1">UNDERFLOW_ERROR_CCF_DCSRC_IN</td>
        <td class="fldnorm" colspan="1">OVERFLOW_ERROR_CCF_FB_IN</td>
        <td class="fldnorm" colspan="1">UNDERFLOW_ERROR_CCF_FB_IN</td>
        <td class="fldnorm" colspan="1">OVERFLOW_ERROR_CCF_FB_OUT</td>
        <td class="fldnorm" colspan="1">UNDERFLOW_ERROR_CCF_FB_OUT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVERFLOW_ERROR_CCF_DCSRC_IN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNDERFLOW_ERROR_CCF_DCSRC_IN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVERFLOW_ERROR_CCF_FB_IN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNDERFLOW_ERROR_CCF_FB_IN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVERFLOW_ERROR_CCF_FB_OUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNDERFLOW_ERROR_CCF_FB_OUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assign corresponding interrupt as a Low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_57FA854DA1CFF349" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000065c</span> Register(32 bit) ccf_fb_rx_int_clear_r</span><br/>
      <span class="sdescdet">Clears Individual Interrupts</span><br/>
      <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf365c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="1">OVERFLOW_ERROR_CFF_DCSRC_IN</td>
        <td class="fldnorm" colspan="1">UNDERFLOW_ERROR_CCF_DCSRC_IN</td>
        <td class="fldnorm" colspan="1">OVERFLOW_ERROR_CFF_FB_IN</td>
        <td class="fldnorm" colspan="1">UNDERFLOW_ERROR_CCF_FB_IN</td>
        <td class="fldnorm" colspan="1">OVERFLOW_ERROR_CCF_FB_OUT</td>
        <td class="fldnorm" colspan="1">UNDERFLOW_ERROR_CCF_FB_OUT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVERFLOW_ERROR_CFF_DCSRC_IN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit in this register clears the corresponding interrupt. A read of this register returns the last value written.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNDERFLOW_ERROR_CCF_DCSRC_IN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit in this register clears the corresponding interrupt. A read of this register returns the last value written</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVERFLOW_ERROR_CFF_FB_IN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit in this register clears the corresponding interrupt. A read of this register returns the last value written.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNDERFLOW_ERROR_CCF_FB_IN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit in this register clears the corresponding interrupt. A read of this register returns the last value written</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVERFLOW_ERROR_CCF_FB_OUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit in this register clears the corresponding interrupt. A read of this register returns the last value written</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNDERFLOW_ERROR_CCF_FB_OUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit in this register clears the corresponding interrupt. A read of this register returns the last value written</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6C938D4C130CC44E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000660</span> Register(32 bit) ccf_fb_rx_int_force_r</span><br/>
      <span class="sdescdet">Forces Individual Interrupts</span><br/>
      <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1. Forcing is a single cycle operation, the interrupt status bit will not be held asserted. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3660</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="1">OVERFLOW_ERROR_DCSRC_IN</td>
        <td class="fldnorm" colspan="1">UNDERFLOW_ERROR_DCSRC_IN</td>
        <td class="fldnorm" colspan="1">OVERFLOW_ERROR_CCF_FB_IN</td>
        <td class="fldnorm" colspan="1">UNDERFLOW_ERROR_CCF_FB_IN</td>
        <td class="fldnorm" colspan="1">OVERFLOW_ERROR_CCF_FB_OUT</td>
        <td class="fldnorm" colspan="1">UNDERFLOW_ERROR_CCF_FB_OUT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVERFLOW_ERROR_DCSRC_IN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit to 1 forces the associated interrupt status to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNDERFLOW_ERROR_DCSRC_IN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit to 1 forces the associated interrupt status to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVERFLOW_ERROR_CCF_FB_IN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit to 1 forces the associated interrupt status to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNDERFLOW_ERROR_CCF_FB_IN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit to 1 forces the associated interrupt status to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVERFLOW_ERROR_CCF_FB_OUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit to 1 forces the associated interrupt status to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNDERFLOW_ERROR_CCF_FB_OUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit to 1 forces the associated interrupt status to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8C0AF2D8E83DF319" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000670</span> Register(32 bit) ccf_tx_int_status_r</span><br/>
      <span class="sdescdet">CCF TX Interrupt Status Register</span><br/>
      <span class="ldescdet">This register is a sticky register that shows the raw status for all ccf txb and txd interrupt sources.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3670</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_TX3</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_TX3</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_TX2</td>
        <td class="fldnorm" colspan="1">UnFLOW_ERR_CCF_TX2</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_TX1</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_TX1</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_TX0</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_TX0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_TX3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF TXD IN_3 Overflow Error. See ccf_tx_in_stat3 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_TX3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF txd In 3 Underflow Error. See ccf_tx_in_stat3 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_TX2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF txd IN_2 Overflow Error. See ccf_tx_in_stat2 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UnFLOW_ERR_CCF_TX2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF TXD IN_2 Underflow Error. See ccf_tx_in_stat2 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_TX1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF TXD IN_1 Overflow Error. See ccf_tx_in_stat1 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_TX1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF TXD IN_1 Underflow Error. See ccf_tx_in_stat1 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_TX0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF TXD In 0 Overflow Error. See ccf_tx_in_stat0 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_TX0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CCF TXD IN 0 Underflow Error. See ccf_tx_in_stat0 Register for additional CCF Status details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8EFFDA6B36421BBA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000674</span> Register(32 bit) ccf_tx_int_high_r</span><br/>
      <span class="sdescdet">Assign CCF TX as High Priority Interrupt</span><br/>
      <span class="ldescdet">Assign associated interruptbit as a high priority interrupt bit
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3674</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_TX3</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_TX3</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_TX2</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_TX2</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_TX1</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_TX1</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_TX0</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_TX0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_TX3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to one to assign the corresponding bit as a High priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_TX3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to one to assign the corresponding bit as a High priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_TX2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to one to assign the corresponding bit as a High priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_TX2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to one to assign the corresponding bit as a High priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_TX1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to one to assign the corresponding bit as a High priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_TX1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to one to assign the corresponding bit as a High priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_TX0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to one to assign the corresponding bit as a High priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_TX0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to one to assign corresponding bit as a high prioroty interrupt</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BF28B0B096910B18" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000678</span> Register(32 bit) ccf_tx_int_low_r</span><br/>
      <span class="sdescdet">Assign CCF TX as Low Priority Interrupt</span><br/>
      <span class="ldescdet">Assign associated interruptbit as a lo priority interrupt bit
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3678</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_TX3</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_TX3</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_TX2</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_TX2</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_TX1</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_TX1</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_TX0</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_TX0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_TX3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to one to assign the corresponding bit as a Low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_TX3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to one to assign the corresponding bit as a Low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_TX2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to one to assign the corresponding bit as a Low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_TX2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to one to assign the corresponding bit as a Low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_TX1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to one to assign the corresponding bit as a Low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_TX1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to one to assign the corresponding bit as a Low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_TX0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to one to assign the corresponding bit as a Low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_TX0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to one to assign corresponding bit as a Low prioroty interrupt</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E4BCEB081D9FA597" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000067c</span> Register(32 bit) ccf_tx_int_clear_r</span><br/>
      <span class="sdescdet">Clear CCF TX Interrupt</span><br/>
      <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf367c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_TX3</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_TX3</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_TX2</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_TX2</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_TX1</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_TX1</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_TX0</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_TX0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_TX3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_TX3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_TX2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_TX2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_TX1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_TX1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_TX0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_TX0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting a bit in this register clears the corresponding interrupt. A read of this register returns the last value written.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4552E471BC9D5318" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000680</span> Register(32 bit) ccf_tx_int_force_r</span><br/>
      <span class="sdescdet">Force CCF TX Interrupt</span><br/>
      <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1. Forcing is a single cycle operation, the interrupt status bit will not be held asserted. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3680</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_TX3</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_TX3</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_TX2</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_TX2</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_TX1</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_TX1</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR_CCF_TX0</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR_CCF_TX0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_TX3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1. Forcing is a single cycle operation, the interrupt status bit will not be held asserted. Reading returns the last value written.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_TX3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1. Forcing is a single cycle operation, the interrupt status bit will not be held asserted. Reading returns the last value written.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_TX2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1. Forcing is a single cycle operation, the interrupt status bit will not be held asserted. Reading returns the last value written.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_TX2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1. Forcing is a single cycle operation, the interrupt status bit will not be held asserted. Reading returns the last value written.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_TX1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1. Forcing is a single cycle operation, the interrupt status bit will not be held asserted. Reading returns the last value written.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_TX1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1. Forcing is a single cycle operation, the interrupt status bit will not be held asserted. Reading returns the last value written.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR_CCF_TX0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1. Forcing is a single cycle operation, the interrupt status bit will not be held asserted. Reading returns the last value written.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR_CCF_TX0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting  a bit to 1 forces the associated interrupt status to 1. Forcing is a single cycle operation, the interrupt status bit will not be held asserted. Reading returns the last value written.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E8DC51FDF6D35409" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000690[+=0x4]</span> Register(32 bit) ccf_rx_out_stat[4]</span><br/>
      <span class="sdescdet">Clock-Crossing RX Status</span><br/>
      <span class="ldescdet">This register contains status information for the respective RX OUT i.e. ADC to ASC clock crossing FIFO.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=4, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf3690[+=0x4]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000004</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="5">DEPTH</td>
        <td class="fldnorm" colspan="1">FULL</td>
        <td class="fldnorm" colspan="1">EMPTY</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEPTH</span><br/>
          <span class="sdescdet">FIFO DEPTH</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Depth</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FULL</span><br/>
          <span class="sdescdet">FIFO FULL</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Full</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EMPTY</span><br/>
          <span class="sdescdet">FIFO EMPTY</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Empty</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR</span><br/>
          <span class="sdescdet">Overflow Error</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Overflow Error </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR</span><br/>
          <span class="sdescdet">Underflow Error</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Underflow Error </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_15D313389A7CE70B" class="boxed tabrbd"><span class="regname">+<span class="addr">0x000006a0[+=0x4]</span> Register(32 bit) ccf_rx_in_stat[4]</span><br/>
      <span class="sdescdet">Clock-Crossing RX IN Status</span><br/>
      <span class="ldescdet">This register contains status information for the respective RX IN  i.e. Digital to ADC and Analog clock crossing FIFO.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=4, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf36a0[+=0x4]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000004</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="5">DEPTH</td>
        <td class="fldnorm" colspan="1">FULL</td>
        <td class="fldnorm" colspan="1">EMPTY</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEPTH</span><br/>
          <span class="sdescdet">FIFO DEPTH</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Depth</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FULL</span><br/>
          <span class="sdescdet">FIFO FULL</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Full</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EMPTY</span><br/>
          <span class="sdescdet">FIFO EMPTY</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Empty</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR</span><br/>
          <span class="sdescdet">Overflow Error</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Overflow Error </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR</span><br/>
          <span class="sdescdet">Underflow Error</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Underflow Error.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B251CFF443214B3E" class="boxed tabrbd"><span class="regname">+<span class="addr">0x000006b0[+=0x4]</span> Register(32 bit) ccf_tx_in_stat[4]</span><br/>
      <span class="sdescdet">Clock-Crossing TX-SMC_to_DAC Status</span><br/>
      <span class="ldescdet">This register contains status information for the respective TX SMC to DAC clock crossing FIFO.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=4, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf36b0[+=0x4]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000004</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="5">DEPTH</td>
        <td class="fldnorm" colspan="1">FULL</td>
        <td class="fldnorm" colspan="1">EMPTY</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEPTH</span><br/>
          <span class="sdescdet">FIFO DEPTH</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Depth</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FULL</span><br/>
          <span class="sdescdet">FIFO FULL</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Full</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EMPTY</span><br/>
          <span class="sdescdet">FIFO EMPTY</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Empty</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR</span><br/>
          <span class="sdescdet">Overflow Error</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Overflow Error </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR</span><br/>
          <span class="sdescdet">Underflow Error</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Underflow Error </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_666973F5F7A2C866" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006c0</span> Register(32 bit) ccf_fb_rx_out_stat</span><br/>
      <span class="sdescdet">Clock-Crossing RX Status</span><br/>
      <span class="ldescdet">This register contains status information for the respective RX OUT i.e. ADC to ASC clock crossing FIFO.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf36c0</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000004</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="5">DEPTH</td>
        <td class="fldnorm" colspan="1">FULL</td>
        <td class="fldnorm" colspan="1">EMPTY</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEPTH</span><br/>
          <span class="sdescdet">FIFO DEPTH</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Depth</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FULL</span><br/>
          <span class="sdescdet">FIFO FULL</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Full</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EMPTY</span><br/>
          <span class="sdescdet">FIFO EMPTY</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Empty</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR</span><br/>
          <span class="sdescdet">Overflow Error</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Overflow Error </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR</span><br/>
          <span class="sdescdet">Underflow Error</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Underflow Error </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A19DE7AA237AB47E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006c4</span> Register(32 bit) ccf_fb_rx_in_stat</span><br/>
      <span class="sdescdet">Clock-Crossing RX IN Status</span><br/>
      <span class="ldescdet">This register contains status information for the respective RX IN  i.e. Digital to ADC and Analog clock crossing FIFO.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf36c4</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000004</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="5">DEPTH</td>
        <td class="fldnorm" colspan="1">FULL</td>
        <td class="fldnorm" colspan="1">EMPTY</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEPTH</span><br/>
          <span class="sdescdet">FIFO DEPTH</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Depth</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FULL</span><br/>
          <span class="sdescdet">FIFO FULL</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Full</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EMPTY</span><br/>
          <span class="sdescdet">FIFO EMPTY</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Empty</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR</span><br/>
          <span class="sdescdet">Overflow Error</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Overflow Error </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR</span><br/>
          <span class="sdescdet">Underflow Error</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Underflow Error.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_478B537EC1993DF1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006c8</span> Register(32 bit) ccf_dcsrc_in_stat</span><br/>
      <span class="sdescdet">Clock-Crossing DCSRC IN Status</span><br/>
      <span class="ldescdet">This register contains status information for the DCSRC IN (i.e. Digital to ANA) clock crossing FIFO.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf36c8</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000004</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="5">DEPTH</td>
        <td class="fldnorm" colspan="1">FULL</td>
        <td class="fldnorm" colspan="1">EMPTY</td>
        <td class="fldnorm" colspan="1">OVFLOW_ERR</td>
        <td class="fldnorm" colspan="1">UNFLOW_ERR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEPTH</span><br/>
          <span class="sdescdet">FIFO DEPTH</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Depth</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FULL</span><br/>
          <span class="sdescdet">FIFO FULL</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Full</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EMPTY</span><br/>
          <span class="sdescdet">FIFO EMPTY</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Empty</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVFLOW_ERR</span><br/>
          <span class="sdescdet">Overflow Error</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Overflow Error </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNFLOW_ERR</span><br/>
          <span class="sdescdet">Underflow Error</span><br/>
          <span class="ldescdet">Clock Crossing FIFO Underflow Error.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A8A65D37B184568A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006cc</span> Register(32 bit) ant_rx_en_event_stat</span><br/>
      <span class="sdescdet">RX_EN Event Status</span><br/>
      <span class="ldescdet">
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf36cc</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="4">RX_EN</td>
        <td class="fldnorm" colspan="4">RX_EN_RESUME</td>
        <td class="fldnorm" colspan="4">RX_EN_PAUSE</td>
        <td class="fldnorm" colspan="4">RX_EN_SEQ1</td>
        <td class="fldnorm" colspan="4">RX_EN_SEQ0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">State of the synchronized per-channel RX_EN from syscon</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_EN_RESUME</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates current output level for each RX_EN resume event</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_EN_PAUSE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates current output level for each RX_EN Pause event</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_EN_SEQ1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates current output level for each RX_EN Sequencer 1 enable event</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_EN_SEQ0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates current output level for each RX_EN Sequencer 0 enable event</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_17EC42B7F7495DCB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006d0</span> Register(32 bit) ant_tx_en_event_stat</span><br/>
      <span class="sdescdet">TX_EN Event Status</span><br/>
      <span class="ldescdet">
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf36d0</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="4">TX_EN</td>
        <td class="fldnorm" colspan="4">TX_EN_SEQ1</td>
        <td class="fldnorm" colspan="4">TX_EN_SEQ0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">State of the synchronized per-channel TX_EN from syscon</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_EN_SEQ1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates current output level for each TX_EN Sequencer 1 enable event</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_EN_SEQ0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates current output level for each TX_EN Sequencer 0 enable event</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_24156E8662F3C945" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006d4</span> Register(32 bit) ant_fb_en_event_stat</span><br/>
      <span class="sdescdet">FB_EN Event Status</span><br/>
      <span class="ldescdet">
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf36d4</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="1">FB_EN</td>
        <td class="fldnorm" colspan="1">FB_EN_RESUME</td>
        <td class="fldnorm" colspan="1">FB_EN_PAUSE</td>
        <td class="fldnorm" colspan="1">FB_EN_SEQ1</td>
        <td class="fldnorm" colspan="1">FB_EN_SEQ0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FB_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">State of the synchronized FB_EN from syscon</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FB_EN_RESUME</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates current output level for the FB_EN Resume event</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FB_EN_PAUSE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates current output level for the FB_EN Pause event</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FB_EN_SEQ1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates current output level for the FB_EN Sequencer 1 enable event</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FB_EN_SEQ0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates current output level for the FB_EN Sequencer 0 enable event</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_43FC4F116CDD6B90" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006d8</span> Register(32 bit) APB_BRIDGE_STATUS</span><br/>
      <span class="sdescdet">APB Bridge Status Register</span><br/>
      <span class="ldescdet">This is the AW_apb2core_bridge status register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04bf36d8</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00010000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">TIMEOUT</td>
        <td class="fldnorm" colspan="1">ACK_ERROR</td>
        <td class="fldnorm" colspan="1">UNSOL_ACK</td>
        <td class="fldnorm" colspan="1">SW_LOCK_CTRL</td>
        <td class="fldnorm" colspan="8">REVISION</td>
        <td class="fldnorm" colspan="20">TIMEOUT_VALUE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1S/V/L</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="20">RW/L</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TIMEOUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">An APB request has timed out</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ACK_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Acknowledgement had error bit set</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSOL_ACK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">An unsolicited acknowledge was received</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW/1S/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SW_LOCK_CTRL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Block software writes to timeout_value if set</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVISION</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Module Revision Number</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:00]</b><br/>RW/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TIMEOUT_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of core clocks to wait before timing out an APB request</span></p>
          <p><b>Reset: </b>hex:0x10000;</p>
    <p><b>Locked by:</b> APB_BRIDGE_STATUS.SW_LOCK_CTRL; <b>Lock value:</b> 1</p>        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant1_csr_ANT_CSR_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
