Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 18 17:08:34 2018
| Host         : DESKTOP-IL90O25 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file blinky_timing_summary_routed.rpt -pb blinky_timing_summary_routed.pb -rpx blinky_timing_summary_routed.rpx -warn_on_violation
| Design       : blinky
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.520        0.000                      0                   28        0.196        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.520        0.000                      0                   28        0.196        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 count500ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count500ms_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 2.107ns (63.129%)  route 1.231ns (36.871%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.641     5.193    clk_IBUF_BUFG
    SLICE_X63Y48         FDCE                                         r  count500ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDCE (Prop_fdce_C_Q)         0.456     5.649 r  count500ms_reg[2]/Q
                         net (fo=1, routed)           0.604     6.253    count500ms[2]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.927 r  count500ms_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    count500ms_reg[4]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  count500ms_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.042    count500ms_reg[8]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  count500ms_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.156    count500ms_reg[12]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  count500ms_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.270    count500ms_reg[16]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  count500ms_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.384    count500ms_reg[20]_i_2_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.606 r  count500ms_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.626     8.231    count500ms_reg[24]_i_2_n_7
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.299     8.530 r  count500ms[21]_i_1/O
                         net (fo=1, routed)           0.000     8.530    p_0_in[21]
    SLICE_X63Y53         FDCE                                         r  count500ms_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.506    14.877    clk_IBUF_BUFG
    SLICE_X63Y53         FDCE                                         r  count500ms_reg[21]/C
                         clock pessimism              0.180    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X63Y53         FDCE (Setup_fdce_C_D)        0.029    15.051    count500ms_reg[21]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 count500ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count500ms_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 2.091ns (62.323%)  route 1.264ns (37.677%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.641     5.193    clk_IBUF_BUFG
    SLICE_X63Y48         FDCE                                         r  count500ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDCE (Prop_fdce_C_Q)         0.456     5.649 r  count500ms_reg[2]/Q
                         net (fo=1, routed)           0.604     6.253    count500ms[2]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.927 r  count500ms_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    count500ms_reg[4]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  count500ms_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.042    count500ms_reg[8]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  count500ms_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.156    count500ms_reg[12]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  count500ms_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.270    count500ms_reg[16]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.583 r  count500ms_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.659     8.242    count500ms_reg[20]_i_2_n_4
    SLICE_X64Y52         LUT6 (Prop_lut6_I5_O)        0.306     8.548 r  count500ms[20]_i_1/O
                         net (fo=1, routed)           0.000     8.548    p_0_in[20]
    SLICE_X64Y52         FDCE                                         r  count500ms_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.507    14.878    clk_IBUF_BUFG
    SLICE_X64Y52         FDCE                                         r  count500ms_reg[20]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X64Y52         FDCE (Setup_fdce_C_D)        0.081    15.104    count500ms_reg[20]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 count500ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count500ms_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 2.109ns (63.997%)  route 1.186ns (36.003%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.641     5.193    clk_IBUF_BUFG
    SLICE_X63Y48         FDCE                                         r  count500ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDCE (Prop_fdce_C_Q)         0.456     5.649 r  count500ms_reg[2]/Q
                         net (fo=1, routed)           0.604     6.253    count500ms[2]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.927 r  count500ms_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    count500ms_reg[4]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  count500ms_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.042    count500ms_reg[8]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  count500ms_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.156    count500ms_reg[12]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  count500ms_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.270    count500ms_reg[16]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.604 r  count500ms_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.581     8.185    count500ms_reg[20]_i_2_n_6
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.303     8.488 r  count500ms[18]_i_1/O
                         net (fo=1, routed)           0.000     8.488    p_0_in[18]
    SLICE_X63Y52         FDCE                                         r  count500ms_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.507    14.878    clk_IBUF_BUFG
    SLICE_X63Y52         FDCE                                         r  count500ms_reg[18]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X63Y52         FDCE (Setup_fdce_C_D)        0.031    15.054    count500ms_reg[18]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.614ns  (required time - arrival time)
  Source:                 count500ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count500ms_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 1.993ns (61.422%)  route 1.252ns (38.578%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.641     5.193    clk_IBUF_BUFG
    SLICE_X63Y48         FDCE                                         r  count500ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDCE (Prop_fdce_C_Q)         0.456     5.649 r  count500ms_reg[2]/Q
                         net (fo=1, routed)           0.604     6.253    count500ms[2]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.927 r  count500ms_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    count500ms_reg[4]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  count500ms_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.042    count500ms_reg[8]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  count500ms_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.156    count500ms_reg[12]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  count500ms_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.270    count500ms_reg[16]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.492 r  count500ms_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.647     8.139    count500ms_reg[20]_i_2_n_7
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.299     8.438 r  count500ms[17]_i_1/O
                         net (fo=1, routed)           0.000     8.438    p_0_in[17]
    SLICE_X63Y52         FDCE                                         r  count500ms_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.507    14.878    clk_IBUF_BUFG
    SLICE_X63Y52         FDCE                                         r  count500ms_reg[17]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X63Y52         FDCE (Setup_fdce_C_D)        0.029    15.052    count500ms_reg[17]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  6.614    

Slack (MET) :             6.679ns  (required time - arrival time)
  Source:                 count500ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count500ms_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 1.995ns (62.707%)  route 1.186ns (37.293%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.641     5.193    clk_IBUF_BUFG
    SLICE_X63Y48         FDCE                                         r  count500ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDCE (Prop_fdce_C_Q)         0.456     5.649 r  count500ms_reg[2]/Q
                         net (fo=1, routed)           0.604     6.253    count500ms[2]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.927 r  count500ms_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    count500ms_reg[4]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  count500ms_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.042    count500ms_reg[8]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  count500ms_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.156    count500ms_reg[12]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.490 r  count500ms_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.581     8.071    count500ms_reg[16]_i_2_n_6
    SLICE_X63Y51         LUT6 (Prop_lut6_I5_O)        0.303     8.374 r  count500ms[14]_i_1/O
                         net (fo=1, routed)           0.000     8.374    p_0_in[14]
    SLICE_X63Y51         FDCE                                         r  count500ms_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.507    14.878    clk_IBUF_BUFG
    SLICE_X63Y51         FDCE                                         r  count500ms_reg[14]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X63Y51         FDCE (Setup_fdce_C_D)        0.031    15.054    count500ms_reg[14]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  6.679    

Slack (MET) :             6.684ns  (required time - arrival time)
  Source:                 count500ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count500ms_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 2.223ns (69.987%)  route 0.953ns (30.013%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.641     5.193    clk_IBUF_BUFG
    SLICE_X63Y48         FDCE                                         r  count500ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDCE (Prop_fdce_C_Q)         0.456     5.649 r  count500ms_reg[2]/Q
                         net (fo=1, routed)           0.604     6.253    count500ms[2]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.927 r  count500ms_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    count500ms_reg[4]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  count500ms_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.042    count500ms_reg[8]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  count500ms_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.156    count500ms_reg[12]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  count500ms_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.270    count500ms_reg[16]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  count500ms_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.384    count500ms_reg[20]_i_2_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.718 r  count500ms_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.348     8.066    count500ms_reg[24]_i_2_n_6
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.303     8.369 r  count500ms[22]_i_1/O
                         net (fo=1, routed)           0.000     8.369    p_0_in[22]
    SLICE_X63Y53         FDCE                                         r  count500ms_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.506    14.877    clk_IBUF_BUFG
    SLICE_X63Y53         FDCE                                         r  count500ms_reg[22]/C
                         clock pessimism              0.180    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X63Y53         FDCE (Setup_fdce_C_D)        0.031    15.053    count500ms_reg[22]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  6.684    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 count500ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count500ms_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 1.879ns (59.282%)  route 1.291ns (40.718%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.641     5.193    clk_IBUF_BUFG
    SLICE_X63Y48         FDCE                                         r  count500ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDCE (Prop_fdce_C_Q)         0.456     5.649 r  count500ms_reg[2]/Q
                         net (fo=1, routed)           0.604     6.253    count500ms[2]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.927 r  count500ms_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    count500ms_reg[4]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  count500ms_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.042    count500ms_reg[8]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  count500ms_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.156    count500ms_reg[12]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.378 r  count500ms_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.686     8.063    count500ms_reg[16]_i_2_n_7
    SLICE_X63Y51         LUT6 (Prop_lut6_I5_O)        0.299     8.362 r  count500ms[13]_i_1/O
                         net (fo=1, routed)           0.000     8.362    p_0_in[13]
    SLICE_X63Y51         FDCE                                         r  count500ms_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.507    14.878    clk_IBUF_BUFG
    SLICE_X63Y51         FDCE                                         r  count500ms_reg[13]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X63Y51         FDCE (Setup_fdce_C_D)        0.029    15.052    count500ms_reg[13]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 count500ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count500ms_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 2.127ns (67.748%)  route 1.013ns (32.251%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.641     5.193    clk_IBUF_BUFG
    SLICE_X63Y48         FDCE                                         r  count500ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDCE (Prop_fdce_C_Q)         0.456     5.649 r  count500ms_reg[2]/Q
                         net (fo=1, routed)           0.604     6.253    count500ms[2]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.927 r  count500ms_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    count500ms_reg[4]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  count500ms_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.042    count500ms_reg[8]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  count500ms_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.156    count500ms_reg[12]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  count500ms_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.270    count500ms_reg[16]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  count500ms_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.384    count500ms_reg[20]_i_2_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.623 r  count500ms_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.408     8.030    count500ms_reg[24]_i_2_n_5
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.302     8.332 r  count500ms[23]_i_1/O
                         net (fo=1, routed)           0.000     8.332    p_0_in[23]
    SLICE_X63Y53         FDCE                                         r  count500ms_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.506    14.877    clk_IBUF_BUFG
    SLICE_X63Y53         FDCE                                         r  count500ms_reg[23]/C
                         clock pessimism              0.180    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X63Y53         FDCE (Setup_fdce_C_D)        0.031    15.053    count500ms_reg[23]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.752ns  (required time - arrival time)
  Source:                 count500ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count500ms_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 1.749ns (54.329%)  route 1.470ns (45.671%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.641     5.193    clk_IBUF_BUFG
    SLICE_X63Y48         FDCE                                         r  count500ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDCE (Prop_fdce_C_Q)         0.456     5.649 r  count500ms_reg[2]/Q
                         net (fo=1, routed)           0.604     6.253    count500ms[2]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.927 r  count500ms_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    count500ms_reg[4]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.240 r  count500ms_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.866     8.106    count500ms_reg[8]_i_2_n_4
    SLICE_X63Y49         LUT6 (Prop_lut6_I5_O)        0.306     8.412 r  count500ms[8]_i_1/O
                         net (fo=1, routed)           0.000     8.412    p_0_in[8]
    SLICE_X63Y49         FDCE                                         r  count500ms_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.523    14.895    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  count500ms_reg[8]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X63Y49         FDCE (Setup_fdce_C_D)        0.032    15.164    count500ms_reg[8]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  6.752    

Slack (MET) :             6.755ns  (required time - arrival time)
  Source:                 count500ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count500ms_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 2.205ns (70.989%)  route 0.901ns (29.011%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.641     5.193    clk_IBUF_BUFG
    SLICE_X63Y48         FDCE                                         r  count500ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDCE (Prop_fdce_C_Q)         0.456     5.649 r  count500ms_reg[2]/Q
                         net (fo=1, routed)           0.604     6.253    count500ms[2]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.927 r  count500ms_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    count500ms_reg[4]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  count500ms_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.042    count500ms_reg[8]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  count500ms_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.156    count500ms_reg[12]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  count500ms_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.270    count500ms_reg[16]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  count500ms_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.384    count500ms_reg[20]_i_2_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.697 r  count500ms_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.296     7.993    count500ms_reg[24]_i_2_n_4
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.306     8.299 r  count500ms[24]_i_1/O
                         net (fo=1, routed)           0.000     8.299    p_0_in[24]
    SLICE_X63Y52         FDCE                                         r  count500ms_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.507    14.878    clk_IBUF_BUFG
    SLICE_X63Y52         FDCE                                         r  count500ms_reg[24]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X63Y52         FDCE (Setup_fdce_C_D)        0.031    15.054    count500ms_reg[24]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                  6.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 count500ms_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count500ms_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.231ns (41.764%)  route 0.322ns (58.236%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  count500ms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.141     1.652 f  count500ms_reg[7]/Q
                         net (fo=2, routed)           0.182     1.835    count500ms[7]
    SLICE_X63Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.880 f  count500ms[25]_i_4/O
                         net (fo=27, routed)          0.140     2.019    count500ms[25]_i_4_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.064 r  count500ms[9]_i_1/O
                         net (fo=1, routed)           0.000     2.064    p_0_in[9]
    SLICE_X63Y50         FDCE                                         r  count500ms_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X63Y50         FDCE                                         r  count500ms_reg[9]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X63Y50         FDCE (Hold_fdce_C_D)         0.092     1.868    count500ms_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 count500ms_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count500ms_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.304%)  route 0.162ns (43.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X64Y53         FDCE                                         r  count500ms_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDCE (Prop_fdce_C_Q)         0.164     1.668 f  count500ms_reg[25]/Q
                         net (fo=28, routed)          0.162     1.831    count500ms[25]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.876 r  count500ms[20]_i_1/O
                         net (fo=1, routed)           0.000     1.876    p_0_in[20]
    SLICE_X64Y52         FDCE                                         r  count500ms_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X64Y52         FDCE                                         r  count500ms_reg[20]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X64Y52         FDCE (Hold_fdce_C_D)         0.121     1.642    count500ms_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count500ms_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count500ms_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.231ns (37.180%)  route 0.390ns (62.820%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.505    clk_IBUF_BUFG
    SLICE_X63Y50         FDCE                                         r  count500ms_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  count500ms_reg[10]/Q
                         net (fo=2, routed)           0.147     1.794    count500ms[10]
    SLICE_X63Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.839 f  count500ms[25]_i_4/O
                         net (fo=27, routed)          0.243     2.082    count500ms[25]_i_4_n_0
    SLICE_X63Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.127 r  count500ms[6]_i_1/O
                         net (fo=1, routed)           0.000     2.127    p_0_in[6]
    SLICE_X63Y49         FDCE                                         r  count500ms_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.027    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  count500ms_reg[6]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X63Y49         FDCE (Hold_fdce_C_D)         0.092     1.874    count500ms_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count500ms_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count500ms_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.231ns (37.120%)  route 0.391ns (62.880%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.505    clk_IBUF_BUFG
    SLICE_X63Y50         FDCE                                         r  count500ms_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  count500ms_reg[10]/Q
                         net (fo=2, routed)           0.147     1.794    count500ms[10]
    SLICE_X63Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.839 f  count500ms[25]_i_4/O
                         net (fo=27, routed)          0.244     2.083    count500ms[25]_i_4_n_0
    SLICE_X63Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.128 r  count500ms[5]_i_1/O
                         net (fo=1, routed)           0.000     2.128    p_0_in[5]
    SLICE_X63Y49         FDCE                                         r  count500ms_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.027    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  count500ms_reg[5]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X63Y49         FDCE (Hold_fdce_C_D)         0.091     1.873    count500ms_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count500ms_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count500ms_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X64Y48         FDCE                                         r  count500ms_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDCE (Prop_fdce_C_Q)         0.164     1.675 f  count500ms_reg[0]/Q
                         net (fo=2, routed)           0.175     1.851    count500ms[0]
    SLICE_X64Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.896 r  count500ms[0]_i_1/O
                         net (fo=1, routed)           0.000     1.896    p_0_in[0]
    SLICE_X64Y48         FDCE                                         r  count500ms_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.027    clk_IBUF_BUFG
    SLICE_X64Y48         FDCE                                         r  count500ms_reg[0]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X64Y48         FDCE (Hold_fdce_C_D)         0.120     1.631    count500ms_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 count500ms_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count500ms_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X64Y53         FDCE                                         r  count500ms_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDCE (Prop_fdce_C_Q)         0.164     1.668 f  count500ms_reg[25]/Q
                         net (fo=28, routed)          0.187     1.856    count500ms[25]
    SLICE_X64Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.901 r  count500ms[25]_i_1/O
                         net (fo=1, routed)           0.000     1.901    p_0_in[25]
    SLICE_X64Y53         FDCE                                         r  count500ms_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X64Y53         FDCE                                         r  count500ms_reg[25]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X64Y53         FDCE (Hold_fdce_C_D)         0.120     1.624    count500ms_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 count500ms_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count500ms_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.231ns (34.677%)  route 0.435ns (65.323%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.505    clk_IBUF_BUFG
    SLICE_X63Y50         FDCE                                         r  count500ms_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  count500ms_reg[10]/Q
                         net (fo=2, routed)           0.147     1.794    count500ms[10]
    SLICE_X63Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.839 f  count500ms[25]_i_4/O
                         net (fo=27, routed)          0.288     2.127    count500ms[25]_i_4_n_0
    SLICE_X63Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.172 r  count500ms[2]_i_1/O
                         net (fo=1, routed)           0.000     2.172    p_0_in[2]
    SLICE_X63Y48         FDCE                                         r  count500ms_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.027    clk_IBUF_BUFG
    SLICE_X63Y48         FDCE                                         r  count500ms_reg[2]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X63Y48         FDCE (Hold_fdce_C_D)         0.092     1.874    count500ms_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 count500ms_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count500ms_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.231ns (34.625%)  route 0.436ns (65.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.505    clk_IBUF_BUFG
    SLICE_X63Y50         FDCE                                         r  count500ms_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  count500ms_reg[10]/Q
                         net (fo=2, routed)           0.147     1.794    count500ms[10]
    SLICE_X63Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.839 f  count500ms[25]_i_4/O
                         net (fo=27, routed)          0.289     2.128    count500ms[25]_i_4_n_0
    SLICE_X63Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.173 r  count500ms[1]_i_1/O
                         net (fo=1, routed)           0.000     2.173    p_0_in[1]
    SLICE_X63Y48         FDCE                                         r  count500ms_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.027    clk_IBUF_BUFG
    SLICE_X63Y48         FDCE                                         r  count500ms_reg[1]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X63Y48         FDCE (Hold_fdce_C_D)         0.091     1.873    count500ms_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 count500ms_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count500ms_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.231ns (34.541%)  route 0.438ns (65.459%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.505    clk_IBUF_BUFG
    SLICE_X63Y51         FDCE                                         r  count500ms_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  count500ms_reg[13]/Q
                         net (fo=2, routed)           0.124     1.770    count500ms[13]
    SLICE_X63Y51         LUT5 (Prop_lut5_I3_O)        0.045     1.815 r  count500ms[25]_i_5/O
                         net (fo=27, routed)          0.314     2.129    count500ms[25]_i_5_n_0
    SLICE_X63Y49         LUT6 (Prop_lut6_I2_O)        0.045     2.174 r  count500ms[8]_i_1/O
                         net (fo=1, routed)           0.000     2.174    p_0_in[8]
    SLICE_X63Y49         FDCE                                         r  count500ms_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.027    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  count500ms_reg[8]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X63Y49         FDCE (Hold_fdce_C_D)         0.092     1.874    count500ms_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 count500ms_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count500ms_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.231ns (33.724%)  route 0.454ns (66.276%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  count500ms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.141     1.652 f  count500ms_reg[7]/Q
                         net (fo=2, routed)           0.182     1.835    count500ms[7]
    SLICE_X63Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.880 f  count500ms[25]_i_4/O
                         net (fo=27, routed)          0.272     2.151    count500ms[25]_i_4_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.196 r  count500ms[12]_i_1/O
                         net (fo=1, routed)           0.000     2.196    p_0_in[12]
    SLICE_X64Y50         FDCE                                         r  count500ms_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X64Y50         FDCE                                         r  count500ms_reg[12]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y50         FDCE (Hold_fdce_C_D)         0.120     1.896    count500ms_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y51    count500ms_done_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y48    count500ms_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y50    count500ms_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y50    count500ms_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y50    count500ms_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y51    count500ms_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y51    count500ms_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y51    count500ms_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y51    count500ms_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48    count500ms_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y48    count500ms_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y48    count500ms_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y48    count500ms_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y48    count500ms_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49    count500ms_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49    count500ms_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49    count500ms_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49    count500ms_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51    count500ms_done_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51    count500ms_done_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y50    count500ms_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y50    count500ms_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y50    count500ms_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51    count500ms_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51    count500ms_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51    count500ms_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51    count500ms_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y52    count500ms_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y52    count500ms_reg[18]/C



