 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : riscv_core
Version: O-2018.06-SP1
Date   : Fri Mar  1 01:24:56 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p6vm40c   Library: saed14rvt_ss0p6vm40c
Wire Load Model Mode: top

  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2004/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U65/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U7/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U120/X (SAEDRVT14_ND2_CDC_1)           0.14       0.51 f
  ex_stage_i/alu_i/U1943/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1942/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.04 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.20 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.78 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.40 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_OAI222_0P5)         0.08       2.92 f
  ex_stage_i/alu_i/U1393/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U43/X (SAEDRVT14_NR2_MM_1)             0.07       3.02 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U10/X (SAEDRVT14_BUF_S_1)              0.05       3.14 r
  ex_stage_i/alu_i/U171/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U71/X (SAEDRVT14_INV_S_1)      0.02       3.20 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.23 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.28 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.30 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.43 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.43 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.52 f
  ex_stage_i/alu_i/U285/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U284/X (SAEDRVT14_INV_0P5)             0.02       3.58 f
  ex_stage_i/alu_i/U84/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U92/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U104/X (SAEDRVT14_OAI22_0P5)           0.03       3.77 f
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U851/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U850/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U830/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[11] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U34/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[11] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[11] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U583/X (SAEDRVT14_INV_S_1)                   0.02       4.09 r
  id_stage_i/U684/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2284/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2285/X (SAEDRVT14_AO221_0P5)                0.04       4.20 f
  id_stage_i/U285/X (SAEDRVT14_INV_S_1)                   0.02       4.22 r
  id_stage_i/U557/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U556/X (SAEDRVT14_AOI21_0P5)                 0.03       4.28 r
  id_stage_i/U1669/X (SAEDRVT14_OAI21_0P5)                0.04       4.32 f
  id_stage_i/alu_operand_b_ex_o_reg_27_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_GATED (rise edge)                             5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  id_stage_i/alu_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.02       4.98
  data required time                                                 4.98
  --------------------------------------------------------------------------
  data required time                                                 4.98
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_30_
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2004/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U65/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U7/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U120/X (SAEDRVT14_ND2_CDC_1)           0.14       0.51 f
  ex_stage_i/alu_i/U1943/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1942/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.04 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.20 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.78 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.40 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_OAI222_0P5)         0.08       2.92 f
  ex_stage_i/alu_i/U1393/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U43/X (SAEDRVT14_NR2_MM_1)             0.07       3.02 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U10/X (SAEDRVT14_BUF_S_1)              0.05       3.14 r
  ex_stage_i/alu_i/U171/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U71/X (SAEDRVT14_INV_S_1)      0.02       3.20 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.23 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.28 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.30 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.43 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.43 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.52 f
  ex_stage_i/alu_i/U285/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U284/X (SAEDRVT14_INV_0P5)             0.02       3.58 f
  ex_stage_i/alu_i/U84/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U92/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U104/X (SAEDRVT14_OAI22_0P5)           0.03       3.77 f
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U760/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U759/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U741/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[14] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U31/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[14] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[14] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U580/X (SAEDRVT14_INV_S_1)                   0.02       4.09 r
  id_stage_i/U688/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2290/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2291/X (SAEDRVT14_AO221_0P5)                0.04       4.20 f
  id_stage_i/U1195/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U563/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U562/X (SAEDRVT14_AOI21_0P5)                 0.03       4.28 r
  id_stage_i/U1626/X (SAEDRVT14_OAI21_0P5)                0.04       4.32 f
  id_stage_i/alu_operand_b_ex_o_reg_30_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_GATED (rise edge)                             5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  id_stage_i/alu_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.02       4.98
  data required time                                                 4.98
  --------------------------------------------------------------------------
  data required time                                                 4.98
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2004/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U65/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U7/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U120/X (SAEDRVT14_ND2_CDC_1)           0.14       0.51 f
  ex_stage_i/alu_i/U1943/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1942/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.04 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.20 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.78 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.40 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_OAI222_0P5)         0.08       2.92 f
  ex_stage_i/alu_i/U1393/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U43/X (SAEDRVT14_NR2_MM_1)             0.07       3.02 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U10/X (SAEDRVT14_BUF_S_1)              0.05       3.14 r
  ex_stage_i/alu_i/U171/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U71/X (SAEDRVT14_INV_S_1)      0.02       3.20 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.23 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.28 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.30 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.43 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.43 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.52 f
  ex_stage_i/alu_i/U285/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U284/X (SAEDRVT14_INV_0P5)             0.02       3.58 f
  ex_stage_i/alu_i/U84/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U92/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U104/X (SAEDRVT14_OAI22_0P5)           0.03       3.77 f
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U790/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U789/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U766/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[13] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U32/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[13] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[13] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U581/X (SAEDRVT14_INV_S_1)                   0.02       4.09 r
  id_stage_i/U690/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2288/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2289/X (SAEDRVT14_AO221_0P5)                0.04       4.20 f
  id_stage_i/U1194/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U561/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U560/X (SAEDRVT14_AOI21_0P5)                 0.03       4.28 r
  id_stage_i/U1673/X (SAEDRVT14_OAI21_0P5)                0.04       4.32 f
  id_stage_i/alu_operand_b_ex_o_reg_29_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_GATED (rise edge)                             5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  id_stage_i/alu_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.02       4.98
  data required time                                                 4.98
  --------------------------------------------------------------------------
  data required time                                                 4.98
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2004/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U65/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U7/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U120/X (SAEDRVT14_ND2_CDC_1)           0.14       0.51 f
  ex_stage_i/alu_i/U1943/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1942/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.04 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.20 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.78 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.40 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_OAI222_0P5)         0.08       2.92 f
  ex_stage_i/alu_i/U1393/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U43/X (SAEDRVT14_NR2_MM_1)             0.07       3.02 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U10/X (SAEDRVT14_BUF_S_1)              0.05       3.14 r
  ex_stage_i/alu_i/U171/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U71/X (SAEDRVT14_INV_S_1)      0.02       3.20 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.23 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.28 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.30 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.43 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.43 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.52 f
  ex_stage_i/alu_i/U285/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U284/X (SAEDRVT14_INV_0P5)             0.02       3.58 f
  ex_stage_i/alu_i/U84/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U92/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U104/X (SAEDRVT14_OAI22_0P5)           0.03       3.77 f
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U824/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U823/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U796/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[12] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U33/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[12] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[12] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U582/X (SAEDRVT14_INV_S_1)                   0.02       4.09 r
  id_stage_i/U692/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2286/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2287/X (SAEDRVT14_AO221_0P5)                0.04       4.20 f
  id_stage_i/U1193/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U559/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U558/X (SAEDRVT14_AOI21_0P5)                 0.03       4.28 r
  id_stage_i/U1671/X (SAEDRVT14_OAI21_0P5)                0.04       4.32 f
  id_stage_i/alu_operand_b_ex_o_reg_28_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_GATED (rise edge)                             5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  id_stage_i/alu_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.02       4.98
  data required time                                                 4.98
  --------------------------------------------------------------------------
  data required time                                                 4.98
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2004/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U65/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U7/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U120/X (SAEDRVT14_ND2_CDC_1)           0.14       0.51 f
  ex_stage_i/alu_i/U1943/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1942/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.04 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.20 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.78 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.40 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_OAI222_0P5)         0.08       2.92 f
  ex_stage_i/alu_i/U1393/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U43/X (SAEDRVT14_NR2_MM_1)             0.07       3.02 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U10/X (SAEDRVT14_BUF_S_1)              0.05       3.14 r
  ex_stage_i/alu_i/U171/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U71/X (SAEDRVT14_INV_S_1)      0.02       3.20 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.23 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.28 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.30 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.43 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.43 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.52 f
  ex_stage_i/alu_i/U285/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U284/X (SAEDRVT14_INV_0P5)             0.02       3.58 f
  ex_stage_i/alu_i/U84/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U92/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U104/X (SAEDRVT14_OAI22_0P5)           0.03       3.77 f
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U903/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U902/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U857/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[10] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U35/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[10] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[10] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U584/X (SAEDRVT14_INV_S_1)                   0.02       4.09 r
  id_stage_i/U682/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2282/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2283/X (SAEDRVT14_AO221_0P5)                0.04       4.20 f
  id_stage_i/U1192/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U555/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U554/X (SAEDRVT14_AOI21_0P5)                 0.03       4.28 r
  id_stage_i/U1667/X (SAEDRVT14_OAI21_0P5)                0.04       4.32 f
  id_stage_i/alu_operand_b_ex_o_reg_26_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_GATED (rise edge)                             5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  id_stage_i/alu_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.02       4.98
  data required time                                                 4.98
  --------------------------------------------------------------------------
  data required time                                                 4.98
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2004/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U65/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U7/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U120/X (SAEDRVT14_ND2_CDC_1)           0.14       0.51 f
  ex_stage_i/alu_i/U1943/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1942/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.04 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.20 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.78 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.40 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_OAI222_0P5)         0.08       2.92 f
  ex_stage_i/alu_i/U1393/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U43/X (SAEDRVT14_NR2_MM_1)             0.07       3.02 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U10/X (SAEDRVT14_BUF_S_1)              0.05       3.14 r
  ex_stage_i/alu_i/U171/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U71/X (SAEDRVT14_INV_S_1)      0.02       3.20 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.23 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.28 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.30 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.43 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.43 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.52 f
  ex_stage_i/alu_i/U285/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U284/X (SAEDRVT14_INV_0P5)             0.02       3.58 f
  ex_stage_i/alu_i/U84/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U92/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U104/X (SAEDRVT14_OAI22_0P5)           0.03       3.77 f
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U851/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U850/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U830/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[11] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U34/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[11] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[11] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U583/X (SAEDRVT14_INV_S_1)                   0.02       4.09 r
  id_stage_i/U684/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2284/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2285/X (SAEDRVT14_AO221_0P5)                0.04       4.20 f
  id_stage_i/U285/X (SAEDRVT14_INV_S_1)                   0.02       4.22 r
  id_stage_i/U557/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U556/X (SAEDRVT14_AOI21_0P5)                 0.03       4.28 r
  id_stage_i/U1404/X (SAEDRVT14_OAI22_1)                  0.04       4.32 f
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_GATED (rise edge)                             5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.02       4.98
  data required time                                                 4.98
  --------------------------------------------------------------------------
  data required time                                                 4.98
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_30_
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2004/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U65/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U7/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U120/X (SAEDRVT14_ND2_CDC_1)           0.14       0.51 f
  ex_stage_i/alu_i/U1943/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1942/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.04 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.20 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.78 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.40 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_OAI222_0P5)         0.08       2.92 f
  ex_stage_i/alu_i/U1393/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U43/X (SAEDRVT14_NR2_MM_1)             0.07       3.02 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U10/X (SAEDRVT14_BUF_S_1)              0.05       3.14 r
  ex_stage_i/alu_i/U171/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U71/X (SAEDRVT14_INV_S_1)      0.02       3.20 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.23 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.28 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.30 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.43 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.43 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.52 f
  ex_stage_i/alu_i/U285/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U284/X (SAEDRVT14_INV_0P5)             0.02       3.58 f
  ex_stage_i/alu_i/U84/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U92/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U104/X (SAEDRVT14_OAI22_0P5)           0.03       3.77 f
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U760/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U759/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U741/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[14] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U31/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[14] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[14] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U580/X (SAEDRVT14_INV_S_1)                   0.02       4.09 r
  id_stage_i/U688/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2290/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2291/X (SAEDRVT14_AO221_0P5)                0.04       4.20 f
  id_stage_i/U1195/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U563/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U562/X (SAEDRVT14_AOI21_0P5)                 0.03       4.28 r
  id_stage_i/U1410/X (SAEDRVT14_OAI22_1)                  0.04       4.32 f
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_GATED (rise edge)                             5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.02       4.98
  data required time                                                 4.98
  --------------------------------------------------------------------------
  data required time                                                 4.98
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2004/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U65/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U7/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U120/X (SAEDRVT14_ND2_CDC_1)           0.14       0.51 f
  ex_stage_i/alu_i/U1943/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1942/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.04 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.20 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.78 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.40 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_OAI222_0P5)         0.08       2.92 f
  ex_stage_i/alu_i/U1393/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U43/X (SAEDRVT14_NR2_MM_1)             0.07       3.02 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U10/X (SAEDRVT14_BUF_S_1)              0.05       3.14 r
  ex_stage_i/alu_i/U171/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U71/X (SAEDRVT14_INV_S_1)      0.02       3.20 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.23 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.28 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.30 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.43 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.43 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.52 f
  ex_stage_i/alu_i/U285/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U284/X (SAEDRVT14_INV_0P5)             0.02       3.58 f
  ex_stage_i/alu_i/U84/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U92/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U104/X (SAEDRVT14_OAI22_0P5)           0.03       3.77 f
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U790/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U789/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U766/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[13] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U32/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[13] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[13] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U581/X (SAEDRVT14_INV_S_1)                   0.02       4.09 r
  id_stage_i/U690/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2288/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2289/X (SAEDRVT14_AO221_0P5)                0.04       4.20 f
  id_stage_i/U1194/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U561/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U560/X (SAEDRVT14_AOI21_0P5)                 0.03       4.28 r
  id_stage_i/U1408/X (SAEDRVT14_OAI22_1)                  0.04       4.32 f
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_GATED (rise edge)                             5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.02       4.98
  data required time                                                 4.98
  --------------------------------------------------------------------------
  data required time                                                 4.98
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2004/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U65/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U7/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U120/X (SAEDRVT14_ND2_CDC_1)           0.14       0.51 f
  ex_stage_i/alu_i/U1943/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1942/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.04 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.20 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.78 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.40 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_OAI222_0P5)         0.08       2.92 f
  ex_stage_i/alu_i/U1393/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U43/X (SAEDRVT14_NR2_MM_1)             0.07       3.02 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U10/X (SAEDRVT14_BUF_S_1)              0.05       3.14 r
  ex_stage_i/alu_i/U171/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U71/X (SAEDRVT14_INV_S_1)      0.02       3.20 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.23 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.28 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.30 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.43 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.43 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.52 f
  ex_stage_i/alu_i/U285/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U284/X (SAEDRVT14_INV_0P5)             0.02       3.58 f
  ex_stage_i/alu_i/U84/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U92/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U104/X (SAEDRVT14_OAI22_0P5)           0.03       3.77 f
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U824/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U823/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U796/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[12] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U33/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[12] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[12] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U582/X (SAEDRVT14_INV_S_1)                   0.02       4.09 r
  id_stage_i/U692/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2286/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2287/X (SAEDRVT14_AO221_0P5)                0.04       4.20 f
  id_stage_i/U1193/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U559/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U558/X (SAEDRVT14_AOI21_0P5)                 0.03       4.28 r
  id_stage_i/U1406/X (SAEDRVT14_OAI22_1)                  0.04       4.32 f
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_GATED (rise edge)                             5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.02       4.98
  data required time                                                 4.98
  --------------------------------------------------------------------------
  data required time                                                 4.98
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2004/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U65/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U7/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U120/X (SAEDRVT14_ND2_CDC_1)           0.14       0.51 f
  ex_stage_i/alu_i/U1943/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1942/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.04 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.20 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.78 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.40 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_OAI222_0P5)         0.08       2.92 f
  ex_stage_i/alu_i/U1393/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U43/X (SAEDRVT14_NR2_MM_1)             0.07       3.02 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U10/X (SAEDRVT14_BUF_S_1)              0.05       3.14 r
  ex_stage_i/alu_i/U171/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U71/X (SAEDRVT14_INV_S_1)      0.02       3.20 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.23 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.28 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.30 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.43 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.43 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.52 f
  ex_stage_i/alu_i/U285/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U284/X (SAEDRVT14_INV_0P5)             0.02       3.58 f
  ex_stage_i/alu_i/U84/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U92/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U104/X (SAEDRVT14_OAI22_0P5)           0.03       3.77 f
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U903/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U902/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U857/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[10] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U35/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[10] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[10] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U584/X (SAEDRVT14_INV_S_1)                   0.02       4.09 r
  id_stage_i/U682/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2282/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2283/X (SAEDRVT14_AO221_0P5)                0.04       4.20 f
  id_stage_i/U1192/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U555/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U554/X (SAEDRVT14_AOI21_0P5)                 0.03       4.28 r
  id_stage_i/U1402/X (SAEDRVT14_OAI22_1)                  0.04       4.32 f
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_GATED (rise edge)                             5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.02       4.98
  data required time                                                 4.98
  --------------------------------------------------------------------------
  data required time                                                 4.98
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2004/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U65/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U7/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U120/X (SAEDRVT14_ND2_CDC_1)           0.14       0.51 f
  ex_stage_i/alu_i/U1943/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1942/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.04 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.20 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.78 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.40 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_OAI222_0P5)         0.08       2.92 f
  ex_stage_i/alu_i/U1393/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U43/X (SAEDRVT14_NR2_MM_1)             0.07       3.02 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U10/X (SAEDRVT14_BUF_S_1)              0.05       3.14 r
  ex_stage_i/alu_i/U171/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U71/X (SAEDRVT14_INV_S_1)      0.02       3.20 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.23 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.28 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.30 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.43 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.43 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.52 f
  ex_stage_i/alu_i/U285/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U284/X (SAEDRVT14_INV_0P5)             0.02       3.58 f
  ex_stage_i/alu_i/U84/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U92/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U104/X (SAEDRVT14_OAI22_0P5)           0.03       3.77 f
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U851/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U850/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U830/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[11] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U34/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[11] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[11] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U583/X (SAEDRVT14_INV_S_1)                   0.02       4.09 r
  id_stage_i/U684/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2284/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2285/X (SAEDRVT14_AO221_0P5)                0.04       4.20 f
  id_stage_i/U285/X (SAEDRVT14_INV_S_1)                   0.02       4.22 r
  id_stage_i/U557/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U556/X (SAEDRVT14_AOI21_0P5)                 0.03       4.28 r
  id_stage_i/U1059/X (SAEDRVT14_OAI22_1)                  0.04       4.32 f
  id_stage_i/mult_operand_b_ex_o_reg_27_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_GATED (rise edge)                             5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  id_stage_i/mult_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.02       4.98
  data required time                                                 4.98
  --------------------------------------------------------------------------
  data required time                                                 4.98
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_30_
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2004/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U65/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U7/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U120/X (SAEDRVT14_ND2_CDC_1)           0.14       0.51 f
  ex_stage_i/alu_i/U1943/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1942/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.04 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.20 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.78 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.40 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_OAI222_0P5)         0.08       2.92 f
  ex_stage_i/alu_i/U1393/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U43/X (SAEDRVT14_NR2_MM_1)             0.07       3.02 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U10/X (SAEDRVT14_BUF_S_1)              0.05       3.14 r
  ex_stage_i/alu_i/U171/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U71/X (SAEDRVT14_INV_S_1)      0.02       3.20 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.23 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.28 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.30 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.43 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.43 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.52 f
  ex_stage_i/alu_i/U285/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U284/X (SAEDRVT14_INV_0P5)             0.02       3.58 f
  ex_stage_i/alu_i/U84/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U92/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U104/X (SAEDRVT14_OAI22_0P5)           0.03       3.77 f
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U760/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U759/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U741/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[14] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U31/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[14] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[14] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U580/X (SAEDRVT14_INV_S_1)                   0.02       4.09 r
  id_stage_i/U688/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2290/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2291/X (SAEDRVT14_AO221_0P5)                0.04       4.20 f
  id_stage_i/U1195/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U563/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U562/X (SAEDRVT14_AOI21_0P5)                 0.03       4.28 r
  id_stage_i/U1065/X (SAEDRVT14_OAI22_1)                  0.04       4.32 f
  id_stage_i/mult_operand_b_ex_o_reg_30_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_GATED (rise edge)                             5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  id_stage_i/mult_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.02       4.98
  data required time                                                 4.98
  --------------------------------------------------------------------------
  data required time                                                 4.98
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2004/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U65/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U7/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U120/X (SAEDRVT14_ND2_CDC_1)           0.14       0.51 f
  ex_stage_i/alu_i/U1943/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1942/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.04 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.20 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.78 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.40 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_OAI222_0P5)         0.08       2.92 f
  ex_stage_i/alu_i/U1393/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U43/X (SAEDRVT14_NR2_MM_1)             0.07       3.02 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U10/X (SAEDRVT14_BUF_S_1)              0.05       3.14 r
  ex_stage_i/alu_i/U171/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U71/X (SAEDRVT14_INV_S_1)      0.02       3.20 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.23 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.28 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.30 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.43 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.43 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.52 f
  ex_stage_i/alu_i/U285/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U284/X (SAEDRVT14_INV_0P5)             0.02       3.58 f
  ex_stage_i/alu_i/U84/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U92/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U104/X (SAEDRVT14_OAI22_0P5)           0.03       3.77 f
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U790/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U789/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U766/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[13] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U32/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[13] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[13] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U581/X (SAEDRVT14_INV_S_1)                   0.02       4.09 r
  id_stage_i/U690/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2288/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2289/X (SAEDRVT14_AO221_0P5)                0.04       4.20 f
  id_stage_i/U1194/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U561/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U560/X (SAEDRVT14_AOI21_0P5)                 0.03       4.28 r
  id_stage_i/U1063/X (SAEDRVT14_OAI22_1)                  0.04       4.32 f
  id_stage_i/mult_operand_b_ex_o_reg_29_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_GATED (rise edge)                             5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  id_stage_i/mult_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.02       4.98
  data required time                                                 4.98
  --------------------------------------------------------------------------
  data required time                                                 4.98
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2004/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U65/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U7/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U120/X (SAEDRVT14_ND2_CDC_1)           0.14       0.51 f
  ex_stage_i/alu_i/U1943/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1942/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.04 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.20 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.78 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.40 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_OAI222_0P5)         0.08       2.92 f
  ex_stage_i/alu_i/U1393/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U43/X (SAEDRVT14_NR2_MM_1)             0.07       3.02 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U10/X (SAEDRVT14_BUF_S_1)              0.05       3.14 r
  ex_stage_i/alu_i/U171/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U71/X (SAEDRVT14_INV_S_1)      0.02       3.20 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.23 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.28 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.30 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.43 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.43 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.52 f
  ex_stage_i/alu_i/U285/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U284/X (SAEDRVT14_INV_0P5)             0.02       3.58 f
  ex_stage_i/alu_i/U84/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U92/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U104/X (SAEDRVT14_OAI22_0P5)           0.03       3.77 f
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U824/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U823/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U796/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[12] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U33/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[12] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[12] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U582/X (SAEDRVT14_INV_S_1)                   0.02       4.09 r
  id_stage_i/U692/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2286/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2287/X (SAEDRVT14_AO221_0P5)                0.04       4.20 f
  id_stage_i/U1193/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U559/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U558/X (SAEDRVT14_AOI21_0P5)                 0.03       4.28 r
  id_stage_i/U1061/X (SAEDRVT14_OAI22_1)                  0.04       4.32 f
  id_stage_i/mult_operand_b_ex_o_reg_28_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_GATED (rise edge)                             5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  id_stage_i/mult_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.02       4.98
  data required time                                                 4.98
  --------------------------------------------------------------------------
  data required time                                                 4.98
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2004/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U65/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U7/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U120/X (SAEDRVT14_ND2_CDC_1)           0.14       0.51 f
  ex_stage_i/alu_i/U1943/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1942/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.04 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.20 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.78 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.40 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_OAI222_0P5)         0.08       2.92 f
  ex_stage_i/alu_i/U1393/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U43/X (SAEDRVT14_NR2_MM_1)             0.07       3.02 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U10/X (SAEDRVT14_BUF_S_1)              0.05       3.14 r
  ex_stage_i/alu_i/U171/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U71/X (SAEDRVT14_INV_S_1)      0.02       3.20 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.23 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.28 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.30 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.43 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.43 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.52 f
  ex_stage_i/alu_i/U285/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U284/X (SAEDRVT14_INV_0P5)             0.02       3.58 f
  ex_stage_i/alu_i/U84/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U92/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U104/X (SAEDRVT14_OAI22_0P5)           0.03       3.77 f
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U903/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U902/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U857/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[10] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U35/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[10] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[10] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U584/X (SAEDRVT14_INV_S_1)                   0.02       4.09 r
  id_stage_i/U682/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2282/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2283/X (SAEDRVT14_AO221_0P5)                0.04       4.20 f
  id_stage_i/U1192/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U555/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U554/X (SAEDRVT14_AOI21_0P5)                 0.03       4.28 r
  id_stage_i/U1057/X (SAEDRVT14_OAI22_1)                  0.04       4.32 f
  id_stage_i/mult_operand_b_ex_o_reg_26_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_GATED (rise edge)                             5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  id_stage_i/mult_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.02       4.98
  data required time                                                 4.98
  --------------------------------------------------------------------------
  data required time                                                 4.98
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: id_stage_i/registers_i/mem_reg_31__26_
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2004/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U65/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U7/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U120/X (SAEDRVT14_ND2_CDC_1)           0.14       0.51 f
  ex_stage_i/alu_i/U1943/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1942/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.04 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.20 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.78 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.40 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_OAI222_0P5)         0.08       2.92 f
  ex_stage_i/alu_i/U1393/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U43/X (SAEDRVT14_NR2_MM_1)             0.07       3.02 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U10/X (SAEDRVT14_BUF_S_1)              0.05       3.14 r
  ex_stage_i/alu_i/U171/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U71/X (SAEDRVT14_INV_S_1)      0.02       3.20 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.23 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.28 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.30 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.43 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.43 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.52 f
  ex_stage_i/alu_i/U285/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U284/X (SAEDRVT14_INV_0P5)             0.02       3.58 f
  ex_stage_i/alu_i/U84/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U92/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U104/X (SAEDRVT14_OAI22_0P5)           0.03       3.77 f
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U445/X (SAEDRVT14_MUXI2_U_0P5)         0.07       3.96 r
  ex_stage_i/alu_i/U444/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.98 f
  ex_stage_i/alu_i/U434/X (SAEDRVT14_OR4_1)               0.05       4.03 f
  ex_stage_i/alu_i/result_o[26] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.03 f
  ex_stage_i/U17/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[26] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[26] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U566/X (SAEDRVT14_INV_S_1)                   0.02       4.10 r
  id_stage_i/U1374/X (SAEDRVT14_OAI21_0P5)                0.03       4.13 f
  id_stage_i/registers_i/wdata_b_i[26] (riscv_register_file_ADDR_WIDTH6_FPU0)
                                                          0.00       4.13 f
  id_stage_i/registers_i/U963/X (SAEDRVT14_INV_S_1)       0.03       4.16 r
  id_stage_i/registers_i/U828/X (SAEDRVT14_BUF_S_1)       0.06       4.22 r
  id_stage_i/registers_i/U1030/X (SAEDRVT14_OAI22_1)      0.05       4.27 f
  id_stage_i/registers_i/U1029/X (SAEDRVT14_AO21_1)       0.03       4.30 f
  id_stage_i/registers_i/mem_reg_31__26_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.30 f
  data arrival time                                                  4.30

  clock CLK_GATED (rise edge)                             5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  id_stage_i/registers_i/mem_reg_31__26_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.02       4.98
  data required time                                                 4.98
  --------------------------------------------------------------------------
  data required time                                                 4.98
  data arrival time                                                 -4.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2004/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U65/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U7/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U120/X (SAEDRVT14_ND2_CDC_1)           0.14       0.51 f
  ex_stage_i/alu_i/U1943/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1942/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.04 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.20 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.78 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.40 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_OAI222_0P5)         0.08       2.92 f
  ex_stage_i/alu_i/U1393/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U43/X (SAEDRVT14_NR2_MM_1)             0.07       3.02 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U10/X (SAEDRVT14_BUF_S_1)              0.05       3.14 r
  ex_stage_i/alu_i/U171/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U71/X (SAEDRVT14_INV_S_1)      0.02       3.20 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.23 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.28 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.30 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.43 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.43 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.52 f
  ex_stage_i/alu_i/U285/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U284/X (SAEDRVT14_INV_0P5)             0.02       3.58 f
  ex_stage_i/alu_i/U84/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U92/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U104/X (SAEDRVT14_OAI22_0P5)           0.03       3.77 f
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U587/X (SAEDRVT14_MUXI2_U_0P5)         0.04       3.87 f
  ex_stage_i/alu_i/U585/X (SAEDRVT14_OR4_1)               0.06       3.92 f
  ex_stage_i/alu_i/U584/X (SAEDRVT14_OR4_1)               0.05       3.98 f
  ex_stage_i/alu_i/result_o[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       3.98 f
  ex_stage_i/U5/X (SAEDRVT14_AO222_1)                     0.06       4.04 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.04 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.04 f
  id_stage_i/U287/X (SAEDRVT14_INV_S_1)                   0.02       4.06 r
  id_stage_i/U596/X (SAEDRVT14_OAI21_0P5)                 0.03       4.08 f
  id_stage_i/U2263/X (SAEDRVT14_AO22_0P5)                 0.05       4.13 f
  id_stage_i/U2264/X (SAEDRVT14_AO221_0P5)                0.04       4.17 f
  id_stage_i/U546/X (SAEDRVT14_INV_S_1)                   0.02       4.20 r
  id_stage_i/U553/X (SAEDRVT14_OAI22_1)                   0.03       4.23 f
  id_stage_i/U552/X (SAEDRVT14_AOI21_0P5)                 0.03       4.26 r
  id_stage_i/U1665/X (SAEDRVT14_OAI21_0P5)                0.04       4.30 f
  id_stage_i/alu_operand_b_ex_o_reg_25_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.31 f
  data arrival time                                                  4.31

  clock CLK_GATED (rise edge)                             5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  id_stage_i/alu_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.02       4.98
  data required time                                                 4.98
  --------------------------------------------------------------------------
  data required time                                                 4.98
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2004/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U65/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U7/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U120/X (SAEDRVT14_ND2_CDC_1)           0.14       0.51 f
  ex_stage_i/alu_i/U1943/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1942/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.04 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.20 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.78 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.40 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_OAI222_0P5)         0.08       2.92 f
  ex_stage_i/alu_i/U1393/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U43/X (SAEDRVT14_NR2_MM_1)             0.07       3.02 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U10/X (SAEDRVT14_BUF_S_1)              0.05       3.14 r
  ex_stage_i/alu_i/U171/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U71/X (SAEDRVT14_INV_S_1)      0.02       3.20 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.23 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.28 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.30 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.43 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.43 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.52 f
  ex_stage_i/alu_i/U285/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U284/X (SAEDRVT14_INV_0P5)             0.02       3.58 f
  ex_stage_i/alu_i/U84/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U92/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U104/X (SAEDRVT14_OAI22_0P5)           0.03       3.77 f
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U587/X (SAEDRVT14_MUXI2_U_0P5)         0.04       3.87 f
  ex_stage_i/alu_i/U585/X (SAEDRVT14_OR4_1)               0.06       3.92 f
  ex_stage_i/alu_i/U584/X (SAEDRVT14_OR4_1)               0.05       3.98 f
  ex_stage_i/alu_i/result_o[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       3.98 f
  ex_stage_i/U5/X (SAEDRVT14_AO222_1)                     0.06       4.04 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.04 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.04 f
  id_stage_i/U287/X (SAEDRVT14_INV_S_1)                   0.02       4.06 r
  id_stage_i/U596/X (SAEDRVT14_OAI21_0P5)                 0.03       4.08 f
  id_stage_i/U2263/X (SAEDRVT14_AO22_0P5)                 0.05       4.13 f
  id_stage_i/U2264/X (SAEDRVT14_AO221_0P5)                0.04       4.17 f
  id_stage_i/U546/X (SAEDRVT14_INV_S_1)                   0.02       4.20 r
  id_stage_i/U553/X (SAEDRVT14_OAI22_1)                   0.03       4.23 f
  id_stage_i/U552/X (SAEDRVT14_AOI21_0P5)                 0.03       4.26 r
  id_stage_i/U1400/X (SAEDRVT14_OAI22_1)                  0.04       4.30 f
  id_stage_i/mult_dot_op_b_ex_o_reg_25_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.30 f
  data arrival time                                                  4.30

  clock CLK_GATED (rise edge)                             5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_25_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.02       4.98
  data required time                                                 4.98
  --------------------------------------------------------------------------
  data required time                                                 4.98
  data arrival time                                                 -4.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2004/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U65/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U7/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U120/X (SAEDRVT14_ND2_CDC_1)           0.14       0.51 f
  ex_stage_i/alu_i/U1943/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1942/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.04 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.20 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.78 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.40 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_OAI222_0P5)         0.08       2.92 f
  ex_stage_i/alu_i/U1393/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U43/X (SAEDRVT14_NR2_MM_1)             0.07       3.02 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U10/X (SAEDRVT14_BUF_S_1)              0.05       3.14 r
  ex_stage_i/alu_i/U171/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U71/X (SAEDRVT14_INV_S_1)      0.02       3.20 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.23 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.28 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.30 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.43 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.43 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.52 f
  ex_stage_i/alu_i/U285/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U284/X (SAEDRVT14_INV_0P5)             0.02       3.58 f
  ex_stage_i/alu_i/U84/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U92/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U104/X (SAEDRVT14_OAI22_0P5)           0.03       3.77 f
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U587/X (SAEDRVT14_MUXI2_U_0P5)         0.04       3.87 f
  ex_stage_i/alu_i/U585/X (SAEDRVT14_OR4_1)               0.06       3.92 f
  ex_stage_i/alu_i/U584/X (SAEDRVT14_OR4_1)               0.05       3.98 f
  ex_stage_i/alu_i/result_o[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       3.98 f
  ex_stage_i/U5/X (SAEDRVT14_AO222_1)                     0.06       4.04 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.04 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.04 f
  id_stage_i/U287/X (SAEDRVT14_INV_S_1)                   0.02       4.06 r
  id_stage_i/U596/X (SAEDRVT14_OAI21_0P5)                 0.03       4.08 f
  id_stage_i/U2263/X (SAEDRVT14_AO22_0P5)                 0.05       4.13 f
  id_stage_i/U2264/X (SAEDRVT14_AO221_0P5)                0.04       4.17 f
  id_stage_i/U546/X (SAEDRVT14_INV_S_1)                   0.02       4.20 r
  id_stage_i/U553/X (SAEDRVT14_OAI22_1)                   0.03       4.23 f
  id_stage_i/U552/X (SAEDRVT14_AOI21_0P5)                 0.03       4.26 r
  id_stage_i/U1055/X (SAEDRVT14_OAI22_1)                  0.04       4.30 f
  id_stage_i/mult_operand_b_ex_o_reg_25_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.30 f
  data arrival time                                                  4.30

  clock CLK_GATED (rise edge)                             5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  id_stage_i/mult_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.02       4.98
  data required time                                                 4.98
  --------------------------------------------------------------------------
  data required time                                                 4.98
  data arrival time                                                 -4.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: id_stage_i/registers_i/mem_reg_8__26_
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2004/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U65/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U7/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U120/X (SAEDRVT14_ND2_CDC_1)           0.14       0.51 f
  ex_stage_i/alu_i/U1943/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1942/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.04 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.20 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.78 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.40 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_OAI222_0P5)         0.08       2.92 f
  ex_stage_i/alu_i/U1393/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U43/X (SAEDRVT14_NR2_MM_1)             0.07       3.02 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U10/X (SAEDRVT14_BUF_S_1)              0.05       3.14 r
  ex_stage_i/alu_i/U171/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U71/X (SAEDRVT14_INV_S_1)      0.02       3.20 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.23 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.28 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.30 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.43 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.43 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.52 f
  ex_stage_i/alu_i/U285/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U284/X (SAEDRVT14_INV_0P5)             0.02       3.58 f
  ex_stage_i/alu_i/U84/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U92/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U104/X (SAEDRVT14_OAI22_0P5)           0.03       3.77 f
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U445/X (SAEDRVT14_MUXI2_U_0P5)         0.07       3.96 r
  ex_stage_i/alu_i/U444/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.98 f
  ex_stage_i/alu_i/U434/X (SAEDRVT14_OR4_1)               0.05       4.03 f
  ex_stage_i/alu_i/result_o[26] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.03 f
  ex_stage_i/U17/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[26] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[26] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U566/X (SAEDRVT14_INV_S_1)                   0.02       4.10 r
  id_stage_i/U1374/X (SAEDRVT14_OAI21_0P5)                0.03       4.13 f
  id_stage_i/registers_i/wdata_b_i[26] (riscv_register_file_ADDR_WIDTH6_FPU0)
                                                          0.00       4.13 f
  id_stage_i/registers_i/U963/X (SAEDRVT14_INV_S_1)       0.03       4.16 r
  id_stage_i/registers_i/U828/X (SAEDRVT14_BUF_S_1)       0.06       4.22 r
  id_stage_i/registers_i/U1686/X (SAEDRVT14_OAI22_1)      0.04       4.26 f
  id_stage_i/registers_i/U1685/X (SAEDRVT14_AO21_1)       0.03       4.29 f
  id_stage_i/registers_i/mem_reg_8__26_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.30 f
  data arrival time                                                  4.30

  clock CLK_GATED (rise edge)                             5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  id_stage_i/registers_i/mem_reg_8__26_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.02       4.98
  data required time                                                 4.98
  --------------------------------------------------------------------------
  data required time                                                 4.98
  data arrival time                                                 -4.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: id_stage_i/alu_operand_a_ex_o_reg_8_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: core_clock_gate_i/u__tmp100
            (gating element for clock CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operand_a_ex_o_reg_8_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operand_a_ex_o_reg_8_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.07       0.07 f
  id_stage_i/alu_operand_a_ex_o[8] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_operand_a_i[8] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/operand_a_i[8] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/U1752/X (SAEDRVT14_INV_0P5)            0.04       0.12 r
  ex_stage_i/alu_i/U1660/X (SAEDRVT14_NR2_1)              0.03       0.15 f
  ex_stage_i/alu_i/U1640/X (SAEDRVT14_AO21B_0P5)          0.03       0.18 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_OA221_U_0P5)        0.03       0.21 f
  ex_stage_i/alu_i/U1636/X (SAEDRVT14_OA32_U_0P5)         0.04       0.26 f
  ex_stage_i/alu_i/U1635/X (SAEDRVT14_OAI21_0P5)          0.02       0.28 r
  ex_stage_i/alu_i/U1634/X (SAEDRVT14_AO32_1)             0.05       0.33 r
  ex_stage_i/alu_i/U1633/X (SAEDRVT14_OAI22_0P5)          0.03       0.35 f
  ex_stage_i/alu_i/U1630/X (SAEDRVT14_AO2BB2_0P5)         0.04       0.40 r
  ex_stage_i/alu_i/U1629/X (SAEDRVT14_OAI22_0P5)          0.03       0.43 f
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_OAI21_0P5)          0.04       0.46 r
  ex_stage_i/alu_i/U1614/X (SAEDRVT14_AO21_1)             0.04       0.50 r
  ex_stage_i/alu_i/U1601/X (SAEDRVT14_AO21_1)             0.03       0.53 r
  ex_stage_i/alu_i/U1600/X (SAEDRVT14_OA31_1)             0.04       0.57 r
  ex_stage_i/alu_i/U1599/X (SAEDRVT14_ND2_CDC_0P5)        0.03       0.60 f
  ex_stage_i/alu_i/U1598/X (SAEDRVT14_INV_0P5)            0.03       0.63 r
  ex_stage_i/alu_i/U1557/X (SAEDRVT14_AOI21_0P5)          0.03       0.65 f
  ex_stage_i/alu_i/U1556/X (SAEDRVT14_MUXI2_U_0P5)        0.02       0.68 r
  ex_stage_i/alu_i/U1555/X (SAEDRVT14_OR3_0P5)            0.04       0.72 r
  ex_stage_i/alu_i/comparison_result_o (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.72 r
  ex_stage_i/branch_decision_o (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.72 r
  id_stage_i/branch_decision_i (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.72 r
  id_stage_i/U1694/X (SAEDRVT14_AN2_MM_1)                 0.04       0.76 r
  id_stage_i/controller_i/branch_taken_ex_i (riscv_controller_FPU0)
                                                          0.00       0.76 r
  id_stage_i/controller_i/U56/X (SAEDRVT14_INV_S_1)       0.02       0.79 f
  id_stage_i/controller_i/U133/X (SAEDRVT14_ND2_CDC_1)
                                                          0.02       0.81 r
  id_stage_i/controller_i/U54/X (SAEDRVT14_NR2_MM_1)      0.02       0.83 f
  id_stage_i/controller_i/U55/X (SAEDRVT14_ND2_CDC_1)     0.02       0.85 r
  id_stage_i/controller_i/U131/X (SAEDRVT14_OA221_U_0P5)
                                                          0.05       0.90 r
  id_stage_i/controller_i/U128/X (SAEDRVT14_OAI22_1)      0.04       0.94 f
  id_stage_i/controller_i/dbg_trap_o (riscv_controller_FPU0)
                                                          0.00       0.94 f
  id_stage_i/dbg_trap_o (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.94 f
  debug_unit_i/trap_i (riscv_debug_unit)                  0.00       0.94 f
  debug_unit_i/U47/X (SAEDRVT14_OA31_1)                   0.07       1.01 f
  debug_unit_i/U9/X (SAEDRVT14_INV_S_1)                   0.04       1.05 r
  debug_unit_i/U46/X (SAEDRVT14_OAI21_0P5)                0.05       1.10 f
  debug_unit_i/dbg_req_o (riscv_debug_unit)               0.00       1.10 f
  U84/X (SAEDRVT14_OR4_1)                                 0.08       1.17 f
  U83/X (SAEDRVT14_OR4_1)                                 0.05       1.23 f
  core_clock_gate_i/en_i (cluster_clock_gating)           0.00       1.23 f
  core_clock_gate_i/u__tmp100/EN (SAEDRVT14_CKGTPLT_V5_4)
                                                          0.00       1.23 f
  data arrival time                                                  1.23

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  core_clock_gate_i/u__tmp100/CK (SAEDRVT14_CKGTPLT_V5_4)
                                                          0.00       4.90 r
  clock gating setup time                                -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        3.63


  Startpoint: id_stage_i/alu_operand_a_ex_o_reg_8_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: debug_unit_i/dbg_cause_q_reg_4_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operand_a_ex_o_reg_8_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operand_a_ex_o_reg_8_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.08       0.08 r
  id_stage_i/alu_operand_a_ex_o[8] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.08 r
  ex_stage_i/alu_operand_a_i[8] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.08 r
  ex_stage_i/alu_i/operand_a_i[8] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.08 r
  ex_stage_i/alu_i/U1752/X (SAEDRVT14_INV_0P5)            0.05       0.12 f
  ex_stage_i/alu_i/U1660/X (SAEDRVT14_NR2_1)              0.03       0.16 r
  ex_stage_i/alu_i/U1640/X (SAEDRVT14_AO21B_0P5)          0.04       0.20 r
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_OA221_U_0P5)        0.04       0.24 r
  ex_stage_i/alu_i/U1636/X (SAEDRVT14_OA32_U_0P5)         0.05       0.29 r
  ex_stage_i/alu_i/U1635/X (SAEDRVT14_OAI21_0P5)          0.02       0.31 f
  ex_stage_i/alu_i/U1634/X (SAEDRVT14_AO32_1)             0.05       0.36 f
  ex_stage_i/alu_i/U1633/X (SAEDRVT14_OAI22_0P5)          0.02       0.38 r
  ex_stage_i/alu_i/U1630/X (SAEDRVT14_AO2BB2_0P5)         0.04       0.42 f
  ex_stage_i/alu_i/U1629/X (SAEDRVT14_OAI22_0P5)          0.03       0.45 r
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_OAI21_0P5)          0.04       0.48 f
  ex_stage_i/alu_i/U1614/X (SAEDRVT14_AO21_1)             0.04       0.52 f
  ex_stage_i/alu_i/U1601/X (SAEDRVT14_AO21_1)             0.03       0.55 f
  ex_stage_i/alu_i/U1600/X (SAEDRVT14_OA31_1)             0.03       0.58 f
  ex_stage_i/alu_i/U1599/X (SAEDRVT14_ND2_CDC_0P5)        0.03       0.61 r
  ex_stage_i/alu_i/U1598/X (SAEDRVT14_INV_0P5)            0.03       0.63 f
  ex_stage_i/alu_i/U1557/X (SAEDRVT14_AOI21_0P5)          0.03       0.66 r
  ex_stage_i/alu_i/U1556/X (SAEDRVT14_MUXI2_U_0P5)        0.02       0.68 f
  ex_stage_i/alu_i/U1555/X (SAEDRVT14_OR3_0P5)            0.06       0.75 f
  ex_stage_i/alu_i/comparison_result_o (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.75 f
  ex_stage_i/branch_decision_o (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.75 f
  id_stage_i/branch_decision_i (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.75 f
  id_stage_i/U1694/X (SAEDRVT14_AN2_MM_1)                 0.04       0.79 f
  id_stage_i/controller_i/branch_taken_ex_i (riscv_controller_FPU0)
                                                          0.00       0.79 f
  id_stage_i/controller_i/U56/X (SAEDRVT14_INV_S_1)       0.02       0.81 r
  id_stage_i/controller_i/U133/X (SAEDRVT14_ND2_CDC_1)
                                                          0.02       0.83 f
  id_stage_i/controller_i/U54/X (SAEDRVT14_NR2_MM_1)      0.03       0.86 r
  id_stage_i/controller_i/U55/X (SAEDRVT14_ND2_CDC_1)     0.03       0.89 f
  id_stage_i/controller_i/U131/X (SAEDRVT14_OA221_U_0P5)
                                                          0.05       0.94 f
  id_stage_i/controller_i/U128/X (SAEDRVT14_OAI22_1)      0.04       0.98 r
  id_stage_i/controller_i/dbg_trap_o (riscv_controller_FPU0)
                                                          0.00       0.98 r
  id_stage_i/dbg_trap_o (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.98 r
  debug_unit_i/trap_i (riscv_debug_unit)                  0.00       0.98 r
  debug_unit_i/U47/X (SAEDRVT14_OA31_1)                   0.06       1.04 r
  debug_unit_i/U9/X (SAEDRVT14_INV_S_1)                   0.04       1.08 f
  debug_unit_i/U10/X (SAEDRVT14_NR2_MM_1)                 0.04       1.11 r
  debug_unit_i/U59/X (SAEDRVT14_AO221_0P5)                0.04       1.16 r
  debug_unit_i/dbg_cause_q_reg_4_/D (SAEDRVT14_FDPSBQ_1)
                                                          0.00       1.16 r
  data arrival time                                                  1.16

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  debug_unit_i/dbg_cause_q_reg_4_/CK (SAEDRVT14_FDPSBQ_1)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.71


  Startpoint: id_stage_i/alu_operand_a_ex_o_reg_8_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: debug_unit_i/dbg_cause_q_reg_3_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operand_a_ex_o_reg_8_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operand_a_ex_o_reg_8_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.08       0.08 r
  id_stage_i/alu_operand_a_ex_o[8] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.08 r
  ex_stage_i/alu_operand_a_i[8] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.08 r
  ex_stage_i/alu_i/operand_a_i[8] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.08 r
  ex_stage_i/alu_i/U1752/X (SAEDRVT14_INV_0P5)            0.05       0.12 f
  ex_stage_i/alu_i/U1660/X (SAEDRVT14_NR2_1)              0.03       0.16 r
  ex_stage_i/alu_i/U1640/X (SAEDRVT14_AO21B_0P5)          0.04       0.20 r
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_OA221_U_0P5)        0.04       0.24 r
  ex_stage_i/alu_i/U1636/X (SAEDRVT14_OA32_U_0P5)         0.05       0.29 r
  ex_stage_i/alu_i/U1635/X (SAEDRVT14_OAI21_0P5)          0.02       0.31 f
  ex_stage_i/alu_i/U1634/X (SAEDRVT14_AO32_1)             0.05       0.36 f
  ex_stage_i/alu_i/U1633/X (SAEDRVT14_OAI22_0P5)          0.02       0.38 r
  ex_stage_i/alu_i/U1630/X (SAEDRVT14_AO2BB2_0P5)         0.04       0.42 f
  ex_stage_i/alu_i/U1629/X (SAEDRVT14_OAI22_0P5)          0.03       0.45 r
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_OAI21_0P5)          0.04       0.48 f
  ex_stage_i/alu_i/U1614/X (SAEDRVT14_AO21_1)             0.04       0.52 f
  ex_stage_i/alu_i/U1601/X (SAEDRVT14_AO21_1)             0.03       0.55 f
  ex_stage_i/alu_i/U1600/X (SAEDRVT14_OA31_1)             0.03       0.58 f
  ex_stage_i/alu_i/U1599/X (SAEDRVT14_ND2_CDC_0P5)        0.03       0.61 r
  ex_stage_i/alu_i/U1598/X (SAEDRVT14_INV_0P5)            0.03       0.63 f
  ex_stage_i/alu_i/U1557/X (SAEDRVT14_AOI21_0P5)          0.03       0.66 r
  ex_stage_i/alu_i/U1556/X (SAEDRVT14_MUXI2_U_0P5)        0.02       0.68 f
  ex_stage_i/alu_i/U1555/X (SAEDRVT14_OR3_0P5)            0.06       0.75 f
  ex_stage_i/alu_i/comparison_result_o (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.75 f
  ex_stage_i/branch_decision_o (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.75 f
  id_stage_i/branch_decision_i (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.75 f
  id_stage_i/U1694/X (SAEDRVT14_AN2_MM_1)                 0.04       0.79 f
  id_stage_i/controller_i/branch_taken_ex_i (riscv_controller_FPU0)
                                                          0.00       0.79 f
  id_stage_i/controller_i/U56/X (SAEDRVT14_INV_S_1)       0.02       0.81 r
  id_stage_i/controller_i/U133/X (SAEDRVT14_ND2_CDC_1)
                                                          0.02       0.83 f
  id_stage_i/controller_i/U54/X (SAEDRVT14_NR2_MM_1)      0.03       0.86 r
  id_stage_i/controller_i/U55/X (SAEDRVT14_ND2_CDC_1)     0.03       0.89 f
  id_stage_i/controller_i/U131/X (SAEDRVT14_OA221_U_0P5)
                                                          0.05       0.94 f
  id_stage_i/controller_i/U128/X (SAEDRVT14_OAI22_1)      0.04       0.98 r
  id_stage_i/controller_i/dbg_trap_o (riscv_controller_FPU0)
                                                          0.00       0.98 r
  id_stage_i/dbg_trap_o (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.98 r
  debug_unit_i/trap_i (riscv_debug_unit)                  0.00       0.98 r
  debug_unit_i/U47/X (SAEDRVT14_OA31_1)                   0.06       1.04 r
  debug_unit_i/U9/X (SAEDRVT14_INV_S_1)                   0.04       1.08 f
  debug_unit_i/U10/X (SAEDRVT14_NR2_MM_1)                 0.04       1.11 r
  debug_unit_i/U58/X (SAEDRVT14_AO221_0P5)                0.04       1.16 r
  debug_unit_i/dbg_cause_q_reg_3_/D (SAEDRVT14_FDPSBQ_1)
                                                          0.00       1.16 r
  data arrival time                                                  1.16

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  debug_unit_i/dbg_cause_q_reg_3_/CK (SAEDRVT14_FDPSBQ_1)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.71


  Startpoint: id_stage_i/alu_operand_a_ex_o_reg_8_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: debug_unit_i/dbg_cause_q_reg_2_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operand_a_ex_o_reg_8_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operand_a_ex_o_reg_8_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.08       0.08 r
  id_stage_i/alu_operand_a_ex_o[8] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.08 r
  ex_stage_i/alu_operand_a_i[8] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.08 r
  ex_stage_i/alu_i/operand_a_i[8] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.08 r
  ex_stage_i/alu_i/U1752/X (SAEDRVT14_INV_0P5)            0.05       0.12 f
  ex_stage_i/alu_i/U1660/X (SAEDRVT14_NR2_1)              0.03       0.16 r
  ex_stage_i/alu_i/U1640/X (SAEDRVT14_AO21B_0P5)          0.04       0.20 r
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_OA221_U_0P5)        0.04       0.24 r
  ex_stage_i/alu_i/U1636/X (SAEDRVT14_OA32_U_0P5)         0.05       0.29 r
  ex_stage_i/alu_i/U1635/X (SAEDRVT14_OAI21_0P5)          0.02       0.31 f
  ex_stage_i/alu_i/U1634/X (SAEDRVT14_AO32_1)             0.05       0.36 f
  ex_stage_i/alu_i/U1633/X (SAEDRVT14_OAI22_0P5)          0.02       0.38 r
  ex_stage_i/alu_i/U1630/X (SAEDRVT14_AO2BB2_0P5)         0.04       0.42 f
  ex_stage_i/alu_i/U1629/X (SAEDRVT14_OAI22_0P5)          0.03       0.45 r
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_OAI21_0P5)          0.04       0.48 f
  ex_stage_i/alu_i/U1614/X (SAEDRVT14_AO21_1)             0.04       0.52 f
  ex_stage_i/alu_i/U1601/X (SAEDRVT14_AO21_1)             0.03       0.55 f
  ex_stage_i/alu_i/U1600/X (SAEDRVT14_OA31_1)             0.03       0.58 f
  ex_stage_i/alu_i/U1599/X (SAEDRVT14_ND2_CDC_0P5)        0.03       0.61 r
  ex_stage_i/alu_i/U1598/X (SAEDRVT14_INV_0P5)            0.03       0.63 f
  ex_stage_i/alu_i/U1557/X (SAEDRVT14_AOI21_0P5)          0.03       0.66 r
  ex_stage_i/alu_i/U1556/X (SAEDRVT14_MUXI2_U_0P5)        0.02       0.68 f
  ex_stage_i/alu_i/U1555/X (SAEDRVT14_OR3_0P5)            0.06       0.75 f
  ex_stage_i/alu_i/comparison_result_o (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.75 f
  ex_stage_i/branch_decision_o (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.75 f
  id_stage_i/branch_decision_i (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.75 f
  id_stage_i/U1694/X (SAEDRVT14_AN2_MM_1)                 0.04       0.79 f
  id_stage_i/controller_i/branch_taken_ex_i (riscv_controller_FPU0)
                                                          0.00       0.79 f
  id_stage_i/controller_i/U56/X (SAEDRVT14_INV_S_1)       0.02       0.81 r
  id_stage_i/controller_i/U133/X (SAEDRVT14_ND2_CDC_1)
                                                          0.02       0.83 f
  id_stage_i/controller_i/U54/X (SAEDRVT14_NR2_MM_1)      0.03       0.86 r
  id_stage_i/controller_i/U55/X (SAEDRVT14_ND2_CDC_1)     0.03       0.89 f
  id_stage_i/controller_i/U131/X (SAEDRVT14_OA221_U_0P5)
                                                          0.05       0.94 f
  id_stage_i/controller_i/U128/X (SAEDRVT14_OAI22_1)      0.04       0.98 r
  id_stage_i/controller_i/dbg_trap_o (riscv_controller_FPU0)
                                                          0.00       0.98 r
  id_stage_i/dbg_trap_o (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.98 r
  debug_unit_i/trap_i (riscv_debug_unit)                  0.00       0.98 r
  debug_unit_i/U47/X (SAEDRVT14_OA31_1)                   0.06       1.04 r
  debug_unit_i/U9/X (SAEDRVT14_INV_S_1)                   0.04       1.08 f
  debug_unit_i/U10/X (SAEDRVT14_NR2_MM_1)                 0.04       1.11 r
  debug_unit_i/U57/X (SAEDRVT14_AO221_0P5)                0.04       1.16 r
  debug_unit_i/dbg_cause_q_reg_2_/D (SAEDRVT14_FDPSBQ_1)
                                                          0.00       1.16 r
  data arrival time                                                  1.16

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  debug_unit_i/dbg_cause_q_reg_2_/CK (SAEDRVT14_FDPSBQ_1)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.71


  Startpoint: id_stage_i/alu_operand_a_ex_o_reg_8_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: debug_unit_i/dbg_cause_q_reg_1_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operand_a_ex_o_reg_8_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operand_a_ex_o_reg_8_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.08       0.08 r
  id_stage_i/alu_operand_a_ex_o[8] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.08 r
  ex_stage_i/alu_operand_a_i[8] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.08 r
  ex_stage_i/alu_i/operand_a_i[8] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.08 r
  ex_stage_i/alu_i/U1752/X (SAEDRVT14_INV_0P5)            0.05       0.12 f
  ex_stage_i/alu_i/U1660/X (SAEDRVT14_NR2_1)              0.03       0.16 r
  ex_stage_i/alu_i/U1640/X (SAEDRVT14_AO21B_0P5)          0.04       0.20 r
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_OA221_U_0P5)        0.04       0.24 r
  ex_stage_i/alu_i/U1636/X (SAEDRVT14_OA32_U_0P5)         0.05       0.29 r
  ex_stage_i/alu_i/U1635/X (SAEDRVT14_OAI21_0P5)          0.02       0.31 f
  ex_stage_i/alu_i/U1634/X (SAEDRVT14_AO32_1)             0.05       0.36 f
  ex_stage_i/alu_i/U1633/X (SAEDRVT14_OAI22_0P5)          0.02       0.38 r
  ex_stage_i/alu_i/U1630/X (SAEDRVT14_AO2BB2_0P5)         0.04       0.42 f
  ex_stage_i/alu_i/U1629/X (SAEDRVT14_OAI22_0P5)          0.03       0.45 r
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_OAI21_0P5)          0.04       0.48 f
  ex_stage_i/alu_i/U1614/X (SAEDRVT14_AO21_1)             0.04       0.52 f
  ex_stage_i/alu_i/U1601/X (SAEDRVT14_AO21_1)             0.03       0.55 f
  ex_stage_i/alu_i/U1600/X (SAEDRVT14_OA31_1)             0.03       0.58 f
  ex_stage_i/alu_i/U1599/X (SAEDRVT14_ND2_CDC_0P5)        0.03       0.61 r
  ex_stage_i/alu_i/U1598/X (SAEDRVT14_INV_0P5)            0.03       0.63 f
  ex_stage_i/alu_i/U1557/X (SAEDRVT14_AOI21_0P5)          0.03       0.66 r
  ex_stage_i/alu_i/U1556/X (SAEDRVT14_MUXI2_U_0P5)        0.02       0.68 f
  ex_stage_i/alu_i/U1555/X (SAEDRVT14_OR3_0P5)            0.06       0.75 f
  ex_stage_i/alu_i/comparison_result_o (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.75 f
  ex_stage_i/branch_decision_o (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.75 f
  id_stage_i/branch_decision_i (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.75 f
  id_stage_i/U1694/X (SAEDRVT14_AN2_MM_1)                 0.04       0.79 f
  id_stage_i/controller_i/branch_taken_ex_i (riscv_controller_FPU0)
                                                          0.00       0.79 f
  id_stage_i/controller_i/U56/X (SAEDRVT14_INV_S_1)       0.02       0.81 r
  id_stage_i/controller_i/U133/X (SAEDRVT14_ND2_CDC_1)
                                                          0.02       0.83 f
  id_stage_i/controller_i/U54/X (SAEDRVT14_NR2_MM_1)      0.03       0.86 r
  id_stage_i/controller_i/U55/X (SAEDRVT14_ND2_CDC_1)     0.03       0.89 f
  id_stage_i/controller_i/U131/X (SAEDRVT14_OA221_U_0P5)
                                                          0.05       0.94 f
  id_stage_i/controller_i/U128/X (SAEDRVT14_OAI22_1)      0.04       0.98 r
  id_stage_i/controller_i/dbg_trap_o (riscv_controller_FPU0)
                                                          0.00       0.98 r
  id_stage_i/dbg_trap_o (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.98 r
  debug_unit_i/trap_i (riscv_debug_unit)                  0.00       0.98 r
  debug_unit_i/U47/X (SAEDRVT14_OA31_1)                   0.06       1.04 r
  debug_unit_i/U9/X (SAEDRVT14_INV_S_1)                   0.04       1.08 f
  debug_unit_i/U10/X (SAEDRVT14_NR2_MM_1)                 0.04       1.11 r
  debug_unit_i/U56/X (SAEDRVT14_AO221_0P5)                0.04       1.16 r
  debug_unit_i/dbg_cause_q_reg_1_/D (SAEDRVT14_FDPSBQ_1)
                                                          0.00       1.16 r
  data arrival time                                                  1.16

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  debug_unit_i/dbg_cause_q_reg_1_/CK (SAEDRVT14_FDPSBQ_1)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.71


  Startpoint: id_stage_i/alu_operand_a_ex_o_reg_8_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: debug_unit_i/dbg_cause_q_reg_0_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operand_a_ex_o_reg_8_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operand_a_ex_o_reg_8_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.08       0.08 r
  id_stage_i/alu_operand_a_ex_o[8] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.08 r
  ex_stage_i/alu_operand_a_i[8] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.08 r
  ex_stage_i/alu_i/operand_a_i[8] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.08 r
  ex_stage_i/alu_i/U1752/X (SAEDRVT14_INV_0P5)            0.05       0.12 f
  ex_stage_i/alu_i/U1660/X (SAEDRVT14_NR2_1)              0.03       0.16 r
  ex_stage_i/alu_i/U1640/X (SAEDRVT14_AO21B_0P5)          0.04       0.20 r
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_OA221_U_0P5)        0.04       0.24 r
  ex_stage_i/alu_i/U1636/X (SAEDRVT14_OA32_U_0P5)         0.05       0.29 r
  ex_stage_i/alu_i/U1635/X (SAEDRVT14_OAI21_0P5)          0.02       0.31 f
  ex_stage_i/alu_i/U1634/X (SAEDRVT14_AO32_1)             0.05       0.36 f
  ex_stage_i/alu_i/U1633/X (SAEDRVT14_OAI22_0P5)          0.02       0.38 r
  ex_stage_i/alu_i/U1630/X (SAEDRVT14_AO2BB2_0P5)         0.04       0.42 f
  ex_stage_i/alu_i/U1629/X (SAEDRVT14_OAI22_0P5)          0.03       0.45 r
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_OAI21_0P5)          0.04       0.48 f
  ex_stage_i/alu_i/U1614/X (SAEDRVT14_AO21_1)             0.04       0.52 f
  ex_stage_i/alu_i/U1601/X (SAEDRVT14_AO21_1)             0.03       0.55 f
  ex_stage_i/alu_i/U1600/X (SAEDRVT14_OA31_1)             0.03       0.58 f
  ex_stage_i/alu_i/U1599/X (SAEDRVT14_ND2_CDC_0P5)        0.03       0.61 r
  ex_stage_i/alu_i/U1598/X (SAEDRVT14_INV_0P5)            0.03       0.63 f
  ex_stage_i/alu_i/U1557/X (SAEDRVT14_AOI21_0P5)          0.03       0.66 r
  ex_stage_i/alu_i/U1556/X (SAEDRVT14_MUXI2_U_0P5)        0.02       0.68 f
  ex_stage_i/alu_i/U1555/X (SAEDRVT14_OR3_0P5)            0.06       0.75 f
  ex_stage_i/alu_i/comparison_result_o (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.75 f
  ex_stage_i/branch_decision_o (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.75 f
  id_stage_i/branch_decision_i (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.75 f
  id_stage_i/U1694/X (SAEDRVT14_AN2_MM_1)                 0.04       0.79 f
  id_stage_i/controller_i/branch_taken_ex_i (riscv_controller_FPU0)
                                                          0.00       0.79 f
  id_stage_i/controller_i/U56/X (SAEDRVT14_INV_S_1)       0.02       0.81 r
  id_stage_i/controller_i/U133/X (SAEDRVT14_ND2_CDC_1)
                                                          0.02       0.83 f
  id_stage_i/controller_i/U54/X (SAEDRVT14_NR2_MM_1)      0.03       0.86 r
  id_stage_i/controller_i/U55/X (SAEDRVT14_ND2_CDC_1)     0.03       0.89 f
  id_stage_i/controller_i/U131/X (SAEDRVT14_OA221_U_0P5)
                                                          0.05       0.94 f
  id_stage_i/controller_i/U128/X (SAEDRVT14_OAI22_1)      0.04       0.98 r
  id_stage_i/controller_i/dbg_trap_o (riscv_controller_FPU0)
                                                          0.00       0.98 r
  id_stage_i/dbg_trap_o (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.98 r
  debug_unit_i/trap_i (riscv_debug_unit)                  0.00       0.98 r
  debug_unit_i/U47/X (SAEDRVT14_OA31_1)                   0.06       1.04 r
  debug_unit_i/U9/X (SAEDRVT14_INV_S_1)                   0.04       1.08 f
  debug_unit_i/U10/X (SAEDRVT14_NR2_MM_1)                 0.04       1.11 r
  debug_unit_i/U55/X (SAEDRVT14_AO221_0P5)                0.04       1.16 r
  debug_unit_i/dbg_cause_q_reg_0_/D (SAEDRVT14_FDPSBQ_1)
                                                          0.00       1.16 r
  data arrival time                                                  1.16

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  debug_unit_i/dbg_cause_q_reg_0_/CK (SAEDRVT14_FDPSBQ_1)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.71


  Startpoint: id_stage_i/alu_operand_a_ex_o_reg_8_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: debug_unit_i/dbg_ssth_q_reg
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operand_a_ex_o_reg_8_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operand_a_ex_o_reg_8_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.08       0.08 r
  id_stage_i/alu_operand_a_ex_o[8] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.08 r
  ex_stage_i/alu_operand_a_i[8] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.08 r
  ex_stage_i/alu_i/operand_a_i[8] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.08 r
  ex_stage_i/alu_i/U1752/X (SAEDRVT14_INV_0P5)            0.05       0.12 f
  ex_stage_i/alu_i/U1660/X (SAEDRVT14_NR2_1)              0.03       0.16 r
  ex_stage_i/alu_i/U1640/X (SAEDRVT14_AO21B_0P5)          0.04       0.20 r
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_OA221_U_0P5)        0.04       0.24 r
  ex_stage_i/alu_i/U1636/X (SAEDRVT14_OA32_U_0P5)         0.05       0.29 r
  ex_stage_i/alu_i/U1635/X (SAEDRVT14_OAI21_0P5)          0.02       0.31 f
  ex_stage_i/alu_i/U1634/X (SAEDRVT14_AO32_1)             0.05       0.36 f
  ex_stage_i/alu_i/U1633/X (SAEDRVT14_OAI22_0P5)          0.02       0.38 r
  ex_stage_i/alu_i/U1630/X (SAEDRVT14_AO2BB2_0P5)         0.04       0.42 f
  ex_stage_i/alu_i/U1629/X (SAEDRVT14_OAI22_0P5)          0.03       0.45 r
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_OAI21_0P5)          0.04       0.48 f
  ex_stage_i/alu_i/U1614/X (SAEDRVT14_AO21_1)             0.04       0.52 f
  ex_stage_i/alu_i/U1601/X (SAEDRVT14_AO21_1)             0.03       0.55 f
  ex_stage_i/alu_i/U1600/X (SAEDRVT14_OA31_1)             0.03       0.58 f
  ex_stage_i/alu_i/U1599/X (SAEDRVT14_ND2_CDC_0P5)        0.03       0.61 r
  ex_stage_i/alu_i/U1598/X (SAEDRVT14_INV_0P5)            0.03       0.63 f
  ex_stage_i/alu_i/U1557/X (SAEDRVT14_AOI21_0P5)          0.03       0.66 r
  ex_stage_i/alu_i/U1556/X (SAEDRVT14_MUXI2_U_0P5)        0.02       0.68 f
  ex_stage_i/alu_i/U1555/X (SAEDRVT14_OR3_0P5)            0.06       0.75 f
  ex_stage_i/alu_i/comparison_result_o (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.75 f
  ex_stage_i/branch_decision_o (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.75 f
  id_stage_i/branch_decision_i (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.75 f
  id_stage_i/U1694/X (SAEDRVT14_AN2_MM_1)                 0.04       0.79 f
  id_stage_i/controller_i/branch_taken_ex_i (riscv_controller_FPU0)
                                                          0.00       0.79 f
  id_stage_i/controller_i/U56/X (SAEDRVT14_INV_S_1)       0.02       0.81 r
  id_stage_i/controller_i/U133/X (SAEDRVT14_ND2_CDC_1)
                                                          0.02       0.83 f
  id_stage_i/controller_i/U54/X (SAEDRVT14_NR2_MM_1)      0.03       0.86 r
  id_stage_i/controller_i/U55/X (SAEDRVT14_ND2_CDC_1)     0.03       0.89 f
  id_stage_i/controller_i/U131/X (SAEDRVT14_OA221_U_0P5)
                                                          0.05       0.94 f
  id_stage_i/controller_i/U128/X (SAEDRVT14_OAI22_1)      0.04       0.98 r
  id_stage_i/controller_i/dbg_trap_o (riscv_controller_FPU0)
                                                          0.00       0.98 r
  id_stage_i/dbg_trap_o (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.98 r
  debug_unit_i/trap_i (riscv_debug_unit)                  0.00       0.98 r
  debug_unit_i/U47/X (SAEDRVT14_OA31_1)                   0.06       1.04 r
  debug_unit_i/U235/X (SAEDRVT14_AO32_1)                  0.05       1.09 r
  debug_unit_i/U234/X (SAEDRVT14_OA21_1)                  0.03       1.12 r
  debug_unit_i/dbg_ssth_q_reg/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       1.13 r
  data arrival time                                                  1.13

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  debug_unit_i/dbg_ssth_q_reg/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        3.74


  Startpoint: id_stage_i/alu_operand_a_ex_o_reg_8_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: debug_unit_i/dbg_cause_q_reg_5_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operand_a_ex_o_reg_8_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operand_a_ex_o_reg_8_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.08       0.08 r
  id_stage_i/alu_operand_a_ex_o[8] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.08 r
  ex_stage_i/alu_operand_a_i[8] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.08 r
  ex_stage_i/alu_i/operand_a_i[8] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.08 r
  ex_stage_i/alu_i/U1752/X (SAEDRVT14_INV_0P5)            0.05       0.12 f
  ex_stage_i/alu_i/U1660/X (SAEDRVT14_NR2_1)              0.03       0.16 r
  ex_stage_i/alu_i/U1640/X (SAEDRVT14_AO21B_0P5)          0.04       0.20 r
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_OA221_U_0P5)        0.04       0.24 r
  ex_stage_i/alu_i/U1636/X (SAEDRVT14_OA32_U_0P5)         0.05       0.29 r
  ex_stage_i/alu_i/U1635/X (SAEDRVT14_OAI21_0P5)          0.02       0.31 f
  ex_stage_i/alu_i/U1634/X (SAEDRVT14_AO32_1)             0.05       0.36 f
  ex_stage_i/alu_i/U1633/X (SAEDRVT14_OAI22_0P5)          0.02       0.38 r
  ex_stage_i/alu_i/U1630/X (SAEDRVT14_AO2BB2_0P5)         0.04       0.42 f
  ex_stage_i/alu_i/U1629/X (SAEDRVT14_OAI22_0P5)          0.03       0.45 r
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_OAI21_0P5)          0.04       0.48 f
  ex_stage_i/alu_i/U1614/X (SAEDRVT14_AO21_1)             0.04       0.52 f
  ex_stage_i/alu_i/U1601/X (SAEDRVT14_AO21_1)             0.03       0.55 f
  ex_stage_i/alu_i/U1600/X (SAEDRVT14_OA31_1)             0.03       0.58 f
  ex_stage_i/alu_i/U1599/X (SAEDRVT14_ND2_CDC_0P5)        0.03       0.61 r
  ex_stage_i/alu_i/U1598/X (SAEDRVT14_INV_0P5)            0.03       0.63 f
  ex_stage_i/alu_i/U1557/X (SAEDRVT14_AOI21_0P5)          0.03       0.66 r
  ex_stage_i/alu_i/U1556/X (SAEDRVT14_MUXI2_U_0P5)        0.02       0.68 f
  ex_stage_i/alu_i/U1555/X (SAEDRVT14_OR3_0P5)            0.06       0.75 f
  ex_stage_i/alu_i/comparison_result_o (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.75 f
  ex_stage_i/branch_decision_o (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.75 f
  id_stage_i/branch_decision_i (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.75 f
  id_stage_i/U1694/X (SAEDRVT14_AN2_MM_1)                 0.04       0.79 f
  id_stage_i/controller_i/branch_taken_ex_i (riscv_controller_FPU0)
                                                          0.00       0.79 f
  id_stage_i/controller_i/U56/X (SAEDRVT14_INV_S_1)       0.02       0.81 r
  id_stage_i/controller_i/U133/X (SAEDRVT14_ND2_CDC_1)
                                                          0.02       0.83 f
  id_stage_i/controller_i/U54/X (SAEDRVT14_NR2_MM_1)      0.03       0.86 r
  id_stage_i/controller_i/U55/X (SAEDRVT14_ND2_CDC_1)     0.03       0.89 f
  id_stage_i/controller_i/U131/X (SAEDRVT14_OA221_U_0P5)
                                                          0.05       0.94 f
  id_stage_i/controller_i/U128/X (SAEDRVT14_OAI22_1)      0.04       0.98 r
  id_stage_i/controller_i/dbg_trap_o (riscv_controller_FPU0)
                                                          0.00       0.98 r
  id_stage_i/dbg_trap_o (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.98 r
  debug_unit_i/trap_i (riscv_debug_unit)                  0.00       0.98 r
  debug_unit_i/U47/X (SAEDRVT14_OA31_1)                   0.06       1.04 r
  debug_unit_i/U9/X (SAEDRVT14_INV_S_1)                   0.04       1.08 f
  debug_unit_i/U106/X (SAEDRVT14_AO32_1)                  0.05       1.13 f
  debug_unit_i/dbg_cause_q_reg_5_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       1.13 f
  data arrival time                                                  1.13

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  debug_unit_i/dbg_cause_q_reg_5_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        3.75


  Startpoint: id_stage_i/alu_operand_a_ex_o_reg_8_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: debug_unit_i/stall_cs_reg_0_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operand_a_ex_o_reg_8_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operand_a_ex_o_reg_8_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.08       0.08 r
  id_stage_i/alu_operand_a_ex_o[8] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.08 r
  ex_stage_i/alu_operand_a_i[8] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.08 r
  ex_stage_i/alu_i/operand_a_i[8] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.08 r
  ex_stage_i/alu_i/U1752/X (SAEDRVT14_INV_0P5)            0.05       0.12 f
  ex_stage_i/alu_i/U1660/X (SAEDRVT14_NR2_1)              0.03       0.16 r
  ex_stage_i/alu_i/U1640/X (SAEDRVT14_AO21B_0P5)          0.04       0.20 r
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_OA221_U_0P5)        0.04       0.24 r
  ex_stage_i/alu_i/U1636/X (SAEDRVT14_OA32_U_0P5)         0.05       0.29 r
  ex_stage_i/alu_i/U1635/X (SAEDRVT14_OAI21_0P5)          0.02       0.31 f
  ex_stage_i/alu_i/U1634/X (SAEDRVT14_AO32_1)             0.05       0.36 f
  ex_stage_i/alu_i/U1633/X (SAEDRVT14_OAI22_0P5)          0.02       0.38 r
  ex_stage_i/alu_i/U1630/X (SAEDRVT14_AO2BB2_0P5)         0.04       0.42 f
  ex_stage_i/alu_i/U1629/X (SAEDRVT14_OAI22_0P5)          0.03       0.45 r
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_OAI21_0P5)          0.04       0.48 f
  ex_stage_i/alu_i/U1614/X (SAEDRVT14_AO21_1)             0.04       0.52 f
  ex_stage_i/alu_i/U1601/X (SAEDRVT14_AO21_1)             0.03       0.55 f
  ex_stage_i/alu_i/U1600/X (SAEDRVT14_OA31_1)             0.03       0.58 f
  ex_stage_i/alu_i/U1599/X (SAEDRVT14_ND2_CDC_0P5)        0.03       0.61 r
  ex_stage_i/alu_i/U1598/X (SAEDRVT14_INV_0P5)            0.03       0.63 f
  ex_stage_i/alu_i/U1557/X (SAEDRVT14_AOI21_0P5)          0.03       0.66 r
  ex_stage_i/alu_i/U1556/X (SAEDRVT14_MUXI2_U_0P5)        0.02       0.68 f
  ex_stage_i/alu_i/U1555/X (SAEDRVT14_OR3_0P5)            0.06       0.75 f
  ex_stage_i/alu_i/comparison_result_o (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.75 f
  ex_stage_i/branch_decision_o (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.75 f
  id_stage_i/branch_decision_i (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.75 f
  id_stage_i/U1694/X (SAEDRVT14_AN2_MM_1)                 0.04       0.79 f
  id_stage_i/controller_i/branch_taken_ex_i (riscv_controller_FPU0)
                                                          0.00       0.79 f
  id_stage_i/controller_i/U56/X (SAEDRVT14_INV_S_1)       0.02       0.81 r
  id_stage_i/controller_i/U133/X (SAEDRVT14_ND2_CDC_1)
                                                          0.02       0.83 f
  id_stage_i/controller_i/U54/X (SAEDRVT14_NR2_MM_1)      0.03       0.86 r
  id_stage_i/controller_i/U55/X (SAEDRVT14_ND2_CDC_1)     0.03       0.89 f
  id_stage_i/controller_i/U131/X (SAEDRVT14_OA221_U_0P5)
                                                          0.05       0.94 f
  id_stage_i/controller_i/U128/X (SAEDRVT14_OAI22_1)      0.04       0.98 r
  id_stage_i/controller_i/dbg_trap_o (riscv_controller_FPU0)
                                                          0.00       0.98 r
  id_stage_i/dbg_trap_o (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.98 r
  debug_unit_i/trap_i (riscv_debug_unit)                  0.00       0.98 r
  debug_unit_i/U47/X (SAEDRVT14_OA31_1)                   0.06       1.04 r
  debug_unit_i/U9/X (SAEDRVT14_INV_S_1)                   0.04       1.08 f
  debug_unit_i/U11/X (SAEDRVT14_OAI21_0P5)                0.02       1.10 r
  debug_unit_i/stall_cs_reg_0_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       1.10 r
  data arrival time                                                  1.10

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  debug_unit_i/stall_cs_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        3.76


  Startpoint: id_stage_i/alu_operand_a_ex_o_reg_8_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: debug_unit_i/pc_tracking_fsm_cs_reg_0_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operand_a_ex_o_reg_8_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operand_a_ex_o_reg_8_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.08       0.08 r
  id_stage_i/alu_operand_a_ex_o[8] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.08 r
  ex_stage_i/alu_operand_a_i[8] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.08 r
  ex_stage_i/alu_i/operand_a_i[8] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.08 r
  ex_stage_i/alu_i/U1752/X (SAEDRVT14_INV_0P5)            0.05       0.12 f
  ex_stage_i/alu_i/U1660/X (SAEDRVT14_NR2_1)              0.03       0.16 r
  ex_stage_i/alu_i/U1640/X (SAEDRVT14_AO21B_0P5)          0.04       0.20 r
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_OA221_U_0P5)        0.04       0.24 r
  ex_stage_i/alu_i/U1636/X (SAEDRVT14_OA32_U_0P5)         0.05       0.29 r
  ex_stage_i/alu_i/U1635/X (SAEDRVT14_OAI21_0P5)          0.02       0.31 f
  ex_stage_i/alu_i/U1634/X (SAEDRVT14_AO32_1)             0.05       0.36 f
  ex_stage_i/alu_i/U1633/X (SAEDRVT14_OAI22_0P5)          0.02       0.38 r
  ex_stage_i/alu_i/U1630/X (SAEDRVT14_AO2BB2_0P5)         0.04       0.42 f
  ex_stage_i/alu_i/U1629/X (SAEDRVT14_OAI22_0P5)          0.03       0.45 r
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_OAI21_0P5)          0.04       0.48 f
  ex_stage_i/alu_i/U1614/X (SAEDRVT14_AO21_1)             0.04       0.52 f
  ex_stage_i/alu_i/U1601/X (SAEDRVT14_AO21_1)             0.03       0.55 f
  ex_stage_i/alu_i/U1600/X (SAEDRVT14_OA31_1)             0.03       0.58 f
  ex_stage_i/alu_i/U1599/X (SAEDRVT14_ND2_CDC_0P5)        0.03       0.61 r
  ex_stage_i/alu_i/U1598/X (SAEDRVT14_INV_0P5)            0.03       0.63 f
  ex_stage_i/alu_i/U1557/X (SAEDRVT14_AOI21_0P5)          0.03       0.66 r
  ex_stage_i/alu_i/U1556/X (SAEDRVT14_MUXI2_U_0P5)        0.02       0.68 f
  ex_stage_i/alu_i/U1555/X (SAEDRVT14_OR3_0P5)            0.06       0.75 f
  ex_stage_i/alu_i/comparison_result_o (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.75 f
  ex_stage_i/branch_decision_o (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.75 f
  debug_unit_i/branch_taken_i (riscv_debug_unit)          0.00       0.75 f
  debug_unit_i/U64/X (SAEDRVT14_AO32_1)                   0.05       0.80 f
  debug_unit_i/U53/X (SAEDRVT14_OA2BB2_V1_1)              0.03       0.82 r
  debug_unit_i/U51/X (SAEDRVT14_OAI22_1)                  0.03       0.86 f
  debug_unit_i/pc_tracking_fsm_cs_reg_0_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.86 f
  data arrival time                                                  0.86

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  debug_unit_i/pc_tracking_fsm_cs_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.02


  Startpoint: id_stage_i/alu_operand_a_ex_o_reg_8_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: debug_unit_i/pc_tracking_fsm_cs_reg_1_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operand_a_ex_o_reg_8_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operand_a_ex_o_reg_8_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.08       0.08 r
  id_stage_i/alu_operand_a_ex_o[8] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.08 r
  ex_stage_i/alu_operand_a_i[8] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.08 r
  ex_stage_i/alu_i/operand_a_i[8] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.08 r
  ex_stage_i/alu_i/U1752/X (SAEDRVT14_INV_0P5)            0.05       0.12 f
  ex_stage_i/alu_i/U1660/X (SAEDRVT14_NR2_1)              0.03       0.16 r
  ex_stage_i/alu_i/U1640/X (SAEDRVT14_AO21B_0P5)          0.04       0.20 r
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_OA221_U_0P5)        0.04       0.24 r
  ex_stage_i/alu_i/U1636/X (SAEDRVT14_OA32_U_0P5)         0.05       0.29 r
  ex_stage_i/alu_i/U1635/X (SAEDRVT14_OAI21_0P5)          0.02       0.31 f
  ex_stage_i/alu_i/U1634/X (SAEDRVT14_AO32_1)             0.05       0.36 f
  ex_stage_i/alu_i/U1633/X (SAEDRVT14_OAI22_0P5)          0.02       0.38 r
  ex_stage_i/alu_i/U1630/X (SAEDRVT14_AO2BB2_0P5)         0.04       0.42 f
  ex_stage_i/alu_i/U1629/X (SAEDRVT14_OAI22_0P5)          0.03       0.45 r
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_OAI21_0P5)          0.04       0.48 f
  ex_stage_i/alu_i/U1614/X (SAEDRVT14_AO21_1)             0.04       0.52 f
  ex_stage_i/alu_i/U1601/X (SAEDRVT14_AO21_1)             0.03       0.55 f
  ex_stage_i/alu_i/U1600/X (SAEDRVT14_OA31_1)             0.03       0.58 f
  ex_stage_i/alu_i/U1599/X (SAEDRVT14_ND2_CDC_0P5)        0.03       0.61 r
  ex_stage_i/alu_i/U1598/X (SAEDRVT14_INV_0P5)            0.03       0.63 f
  ex_stage_i/alu_i/U1557/X (SAEDRVT14_AOI21_0P5)          0.03       0.66 r
  ex_stage_i/alu_i/U1556/X (SAEDRVT14_MUXI2_U_0P5)        0.02       0.68 f
  ex_stage_i/alu_i/U1555/X (SAEDRVT14_OR3_0P5)            0.06       0.75 f
  ex_stage_i/alu_i/comparison_result_o (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.75 f
  ex_stage_i/branch_decision_o (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.75 f
  debug_unit_i/branch_taken_i (riscv_debug_unit)          0.00       0.75 f
  debug_unit_i/U74/X (SAEDRVT14_OA32_U_0P5)               0.06       0.80 f
  debug_unit_i/U71/X (SAEDRVT14_OAI22_1)                  0.03       0.83 r
  debug_unit_i/pc_tracking_fsm_cs_reg_1_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.83 r
  data arrival time                                                  0.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  debug_unit_i/pc_tracking_fsm_cs_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        4.04


  Startpoint: id_stage_i/controller_i/ctrl_fsm_cs_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: debug_unit_i/stall_cs_reg_1_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/controller_i/ctrl_fsm_cs_reg_1_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/controller_i/ctrl_fsm_cs_reg_1_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.07       0.07 r
  id_stage_i/controller_i/U158/X (SAEDRVT14_INV_S_1)      0.03       0.10 f
  id_stage_i/controller_i/U150/X (SAEDRVT14_NR2_MM_1)     0.02       0.12 r
  id_stage_i/controller_i/U84/X (SAEDRVT14_ND2_CDC_1)     0.03       0.15 f
  id_stage_i/controller_i/U116/X (SAEDRVT14_OR3_1)        0.05       0.20 f
  id_stage_i/controller_i/U44/X (SAEDRVT14_AN2_MM_1)      0.03       0.23 f
  id_stage_i/controller_i/U67/X (SAEDRVT14_ND2_CDC_1)     0.03       0.26 r
  id_stage_i/controller_i/dbg_ack_o (riscv_controller_FPU0)
                                                          0.00       0.26 r
  id_stage_i/dbg_ack_o (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.26 r
  debug_unit_i/dbg_ack_i (riscv_debug_unit)               0.00       0.26 r
  debug_unit_i/U5/X (SAEDRVT14_INV_S_1)                   0.03       0.29 f
  debug_unit_i/U25/X (SAEDRVT14_OAI31_1)                  0.06       0.34 r
  debug_unit_i/stall_cs_reg_1_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  debug_unit_i/stall_cs_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        4.52


  Startpoint: debug_unit_i/stall_cs_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: debug_unit_i/regfile_fp_sel_q_reg
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debug_unit_i/stall_cs_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  debug_unit_i/stall_cs_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  debug_unit_i/U50/X (SAEDRVT14_INV_S_1)                  0.02       0.07 r
  debug_unit_i/U66/X (SAEDRVT14_ND2_CDC_1)                0.03       0.10 f
  debug_unit_i/U23/X (SAEDRVT14_INV_S_1)                  0.03       0.14 r
  debug_unit_i/U80/X (SAEDRVT14_AN4_1)                    0.06       0.20 r
  debug_unit_i/U73/X (SAEDRVT14_AO21B_0P5)                0.04       0.23 r
  debug_unit_i/regfile_fp_sel_q_reg/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.23 r
  data arrival time                                                  0.23

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  debug_unit_i/regfile_fp_sel_q_reg/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        4.63


  Startpoint: debug_unit_i/stall_cs_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: debug_unit_i/rdata_sel_q_reg_1_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debug_unit_i/stall_cs_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  debug_unit_i/stall_cs_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  debug_unit_i/U50/X (SAEDRVT14_INV_S_1)                  0.02       0.07 r
  debug_unit_i/U66/X (SAEDRVT14_ND2_CDC_1)                0.03       0.10 f
  debug_unit_i/U23/X (SAEDRVT14_INV_S_1)                  0.03       0.14 r
  debug_unit_i/U80/X (SAEDRVT14_AN4_1)                    0.06       0.20 r
  debug_unit_i/U119/X (SAEDRVT14_AO221_0P5)               0.03       0.23 r
  debug_unit_i/rdata_sel_q_reg_1_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.23 r
  data arrival time                                                  0.23

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  debug_unit_i/rdata_sel_q_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        4.64


  Startpoint: debug_unit_i/stall_cs_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: debug_unit_i/regfile_rreq_q_reg
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debug_unit_i/stall_cs_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  debug_unit_i/stall_cs_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  debug_unit_i/U50/X (SAEDRVT14_INV_S_1)                  0.02       0.07 r
  debug_unit_i/U66/X (SAEDRVT14_ND2_CDC_1)                0.03       0.10 f
  debug_unit_i/U23/X (SAEDRVT14_INV_S_1)                  0.03       0.14 r
  debug_unit_i/U80/X (SAEDRVT14_AN4_1)                    0.06       0.20 r
  debug_unit_i/U156/X (SAEDRVT14_AO21_1)                  0.03       0.22 r
  debug_unit_i/regfile_rreq_q_reg/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.23 r
  data arrival time                                                  0.23

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  debug_unit_i/regfile_rreq_q_reg/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        4.64


  Startpoint: debug_unit_i/stall_cs_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: debug_unit_i/rdata_sel_q_reg_0_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debug_unit_i/stall_cs_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  debug_unit_i/stall_cs_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  debug_unit_i/U50/X (SAEDRVT14_INV_S_1)                  0.02       0.07 r
  debug_unit_i/U66/X (SAEDRVT14_ND2_CDC_1)                0.03       0.10 f
  debug_unit_i/U23/X (SAEDRVT14_INV_S_1)                  0.03       0.14 r
  debug_unit_i/U24/X (SAEDRVT14_AN3_0P75)                 0.04       0.18 r
  debug_unit_i/U118/X (SAEDRVT14_AO221_0P5)               0.03       0.21 r
  debug_unit_i/rdata_sel_q_reg_0_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  debug_unit_i/rdata_sel_q_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        4.65


  Startpoint: debug_unit_i/stall_cs_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: debug_unit_i/csr_req_q_reg
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debug_unit_i/stall_cs_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  debug_unit_i/stall_cs_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  debug_unit_i/U50/X (SAEDRVT14_INV_S_1)                  0.02       0.07 r
  debug_unit_i/U66/X (SAEDRVT14_ND2_CDC_1)                0.03       0.10 f
  debug_unit_i/U23/X (SAEDRVT14_INV_S_1)                  0.03       0.14 r
  debug_unit_i/U24/X (SAEDRVT14_AN3_0P75)                 0.04       0.18 r
  debug_unit_i/U115/X (SAEDRVT14_AO221_0P5)               0.03       0.21 r
  debug_unit_i/csr_req_q_reg/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  debug_unit_i/csr_req_q_reg/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        4.65


  Startpoint: debug_unit_i/stall_cs_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: debug_unit_i/jump_req_q_reg
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debug_unit_i/stall_cs_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  debug_unit_i/stall_cs_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  debug_unit_i/U50/X (SAEDRVT14_INV_S_1)                  0.02       0.07 r
  debug_unit_i/U66/X (SAEDRVT14_ND2_CDC_1)                0.03       0.10 f
  debug_unit_i/U16/X (SAEDRVT14_NR2_MM_1)                 0.04       0.14 r
  debug_unit_i/U70/X (SAEDRVT14_AO32_1)                   0.05       0.19 r
  debug_unit_i/jump_req_q_reg/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  debug_unit_i/jump_req_q_reg/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        4.67


  Startpoint: debug_unit_i/state_q_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: debug_unit_i/state_q_reg_0_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debug_unit_i/state_q_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  debug_unit_i/state_q_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  debug_unit_i/U110/X (SAEDRVT14_INV_S_1)                 0.02       0.07 r
  debug_unit_i/U109/X (SAEDRVT14_AN3_0P75)                0.04       0.11 r
  debug_unit_i/U13/X (SAEDRVT14_INV_S_1)                  0.02       0.12 f
  debug_unit_i/U12/X (SAEDRVT14_OAI22_1)                  0.02       0.15 r
  debug_unit_i/state_q_reg_0_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.15 r
  data arrival time                                                  0.15

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  debug_unit_i/state_q_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        4.72


  Startpoint: debug_unit_i/addr_q_reg_2_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: debug_unit_i/addr_q_reg_2_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debug_unit_i/addr_q_reg_2_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  debug_unit_i/addr_q_reg_2_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 r
  debug_unit_i/U67/X (SAEDRVT14_INV_S_1)                  0.04       0.10 f
  debug_unit_i/U19/X (SAEDRVT14_OAI22_1)                  0.03       0.13 r
  debug_unit_i/addr_q_reg_2_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  debug_unit_i/addr_q_reg_2_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        4.74


1
