Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Sep  4 09:53:40 2023
| Host         : DESKTOP-29VDRU5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_loopback_top_timing_summary_routed.rpt -pb uart_loopback_top_timing_summary_routed.pb -rpx uart_loopback_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_loopback_top
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.788        0.000                      0                  104        0.121        0.000                      0                  104        2.100        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 2.788        0.000                      0                  104        0.121        0.000                      0                  104        2.100        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 u_uart_send/tx_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_send/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.484ns (25.125%)  route 1.442ns (74.875%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 9.040 - 5.000 ) 
    Source Clock Delay      (SCD):    4.455ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  refclk_ibuf/O
                         net (fo=1, routed)           2.117     2.997    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.090 r  clk_BUFG_inst/O
                         net (fo=79, routed)          1.365     4.455    u_uart_send/CLK
    SLICE_X4Y154         FDCE                                         r  u_uart_send/tx_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.259     4.714 f  u_uart_send/tx_cnt_reg[2]/Q
                         net (fo=10, routed)          0.687     5.401    u_uart_send/tx_cnt_reg[2]
    SLICE_X3Y156         LUT2 (Prop_lut2_I1_O)        0.050     5.451 r  u_uart_send/tx_data[7]_i_5/O
                         net (fo=1, routed)           0.229     5.680    u_uart_send/tx_data[7]_i_5_n_0
    SLICE_X3Y155         LUT6 (Prop_lut6_I2_O)        0.132     5.812 r  u_uart_send/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.215     6.027    u_uart_send/tx_data[7]_i_3_n_0
    SLICE_X2Y155         LUT6 (Prop_lut6_I0_O)        0.043     6.070 r  u_uart_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.311     6.381    u_uart_send/tx_data[7]_i_1_n_0
    SLICE_X3Y156         FDCE                                         r  u_uart_send/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    H9                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r  refclk_ibuf/O
                         net (fo=1, routed)           1.956     7.734    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.817 r  clk_BUFG_inst/O
                         net (fo=79, routed)          1.223     9.040    u_uart_send/CLK
    SLICE_X3Y156         FDCE                                         r  u_uart_send/tx_data_reg[2]/C
                         clock pessimism              0.366     9.406    
                         clock uncertainty           -0.035     9.371    
    SLICE_X3Y156         FDCE (Setup_fdce_C_CE)      -0.201     9.170    u_uart_send/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.170    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 u_uart_send/tx_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_send/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.484ns (25.125%)  route 1.442ns (74.875%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 9.040 - 5.000 ) 
    Source Clock Delay      (SCD):    4.455ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  refclk_ibuf/O
                         net (fo=1, routed)           2.117     2.997    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.090 r  clk_BUFG_inst/O
                         net (fo=79, routed)          1.365     4.455    u_uart_send/CLK
    SLICE_X4Y154         FDCE                                         r  u_uart_send/tx_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.259     4.714 f  u_uart_send/tx_cnt_reg[2]/Q
                         net (fo=10, routed)          0.687     5.401    u_uart_send/tx_cnt_reg[2]
    SLICE_X3Y156         LUT2 (Prop_lut2_I1_O)        0.050     5.451 r  u_uart_send/tx_data[7]_i_5/O
                         net (fo=1, routed)           0.229     5.680    u_uart_send/tx_data[7]_i_5_n_0
    SLICE_X3Y155         LUT6 (Prop_lut6_I2_O)        0.132     5.812 r  u_uart_send/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.215     6.027    u_uart_send/tx_data[7]_i_3_n_0
    SLICE_X2Y155         LUT6 (Prop_lut6_I0_O)        0.043     6.070 r  u_uart_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.311     6.381    u_uart_send/tx_data[7]_i_1_n_0
    SLICE_X3Y156         FDCE                                         r  u_uart_send/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    H9                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r  refclk_ibuf/O
                         net (fo=1, routed)           1.956     7.734    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.817 r  clk_BUFG_inst/O
                         net (fo=79, routed)          1.223     9.040    u_uart_send/CLK
    SLICE_X3Y156         FDCE                                         r  u_uart_send/tx_data_reg[3]/C
                         clock pessimism              0.366     9.406    
                         clock uncertainty           -0.035     9.371    
    SLICE_X3Y156         FDCE (Setup_fdce_C_CE)      -0.201     9.170    u_uart_send/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.170    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 u_uart_send/tx_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_send/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.484ns (25.125%)  route 1.442ns (74.875%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 9.040 - 5.000 ) 
    Source Clock Delay      (SCD):    4.455ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  refclk_ibuf/O
                         net (fo=1, routed)           2.117     2.997    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.090 r  clk_BUFG_inst/O
                         net (fo=79, routed)          1.365     4.455    u_uart_send/CLK
    SLICE_X4Y154         FDCE                                         r  u_uart_send/tx_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.259     4.714 f  u_uart_send/tx_cnt_reg[2]/Q
                         net (fo=10, routed)          0.687     5.401    u_uart_send/tx_cnt_reg[2]
    SLICE_X3Y156         LUT2 (Prop_lut2_I1_O)        0.050     5.451 r  u_uart_send/tx_data[7]_i_5/O
                         net (fo=1, routed)           0.229     5.680    u_uart_send/tx_data[7]_i_5_n_0
    SLICE_X3Y155         LUT6 (Prop_lut6_I2_O)        0.132     5.812 r  u_uart_send/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.215     6.027    u_uart_send/tx_data[7]_i_3_n_0
    SLICE_X2Y155         LUT6 (Prop_lut6_I0_O)        0.043     6.070 r  u_uart_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.311     6.381    u_uart_send/tx_data[7]_i_1_n_0
    SLICE_X3Y156         FDCE                                         r  u_uart_send/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    H9                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r  refclk_ibuf/O
                         net (fo=1, routed)           1.956     7.734    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.817 r  clk_BUFG_inst/O
                         net (fo=79, routed)          1.223     9.040    u_uart_send/CLK
    SLICE_X3Y156         FDCE                                         r  u_uart_send/tx_data_reg[6]/C
                         clock pessimism              0.366     9.406    
                         clock uncertainty           -0.035     9.371    
    SLICE_X3Y156         FDCE (Setup_fdce_C_CE)      -0.201     9.170    u_uart_send/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.170    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 u_uart_send/tx_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_send/tx_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.484ns (25.125%)  route 1.442ns (74.875%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 9.040 - 5.000 ) 
    Source Clock Delay      (SCD):    4.455ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  refclk_ibuf/O
                         net (fo=1, routed)           2.117     2.997    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.090 r  clk_BUFG_inst/O
                         net (fo=79, routed)          1.365     4.455    u_uart_send/CLK
    SLICE_X4Y154         FDCE                                         r  u_uart_send/tx_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.259     4.714 f  u_uart_send/tx_cnt_reg[2]/Q
                         net (fo=10, routed)          0.687     5.401    u_uart_send/tx_cnt_reg[2]
    SLICE_X3Y156         LUT2 (Prop_lut2_I1_O)        0.050     5.451 r  u_uart_send/tx_data[7]_i_5/O
                         net (fo=1, routed)           0.229     5.680    u_uart_send/tx_data[7]_i_5_n_0
    SLICE_X3Y155         LUT6 (Prop_lut6_I2_O)        0.132     5.812 r  u_uart_send/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.215     6.027    u_uart_send/tx_data[7]_i_3_n_0
    SLICE_X2Y155         LUT6 (Prop_lut6_I0_O)        0.043     6.070 r  u_uart_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.311     6.381    u_uart_send/tx_data[7]_i_1_n_0
    SLICE_X3Y156         FDCE                                         r  u_uart_send/tx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    H9                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r  refclk_ibuf/O
                         net (fo=1, routed)           1.956     7.734    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.817 r  clk_BUFG_inst/O
                         net (fo=79, routed)          1.223     9.040    u_uart_send/CLK
    SLICE_X3Y156         FDCE                                         r  u_uart_send/tx_data_reg[7]/C
                         clock pessimism              0.366     9.406    
                         clock uncertainty           -0.035     9.371    
    SLICE_X3Y156         FDCE (Setup_fdce_C_CE)      -0.201     9.170    u_uart_send/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                          9.170    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 u_uart_send/tx_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_send/tx_flag_reg/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.484ns (25.125%)  route 1.442ns (74.875%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 9.040 - 5.000 ) 
    Source Clock Delay      (SCD):    4.455ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  refclk_ibuf/O
                         net (fo=1, routed)           2.117     2.997    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.090 r  clk_BUFG_inst/O
                         net (fo=79, routed)          1.365     4.455    u_uart_send/CLK
    SLICE_X4Y154         FDCE                                         r  u_uart_send/tx_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.259     4.714 f  u_uart_send/tx_cnt_reg[2]/Q
                         net (fo=10, routed)          0.687     5.401    u_uart_send/tx_cnt_reg[2]
    SLICE_X3Y156         LUT2 (Prop_lut2_I1_O)        0.050     5.451 r  u_uart_send/tx_data[7]_i_5/O
                         net (fo=1, routed)           0.229     5.680    u_uart_send/tx_data[7]_i_5_n_0
    SLICE_X3Y155         LUT6 (Prop_lut6_I2_O)        0.132     5.812 r  u_uart_send/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.215     6.027    u_uart_send/tx_data[7]_i_3_n_0
    SLICE_X2Y155         LUT6 (Prop_lut6_I0_O)        0.043     6.070 r  u_uart_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.311     6.381    u_uart_send/tx_data[7]_i_1_n_0
    SLICE_X3Y156         FDCE                                         r  u_uart_send/tx_flag_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    H9                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r  refclk_ibuf/O
                         net (fo=1, routed)           1.956     7.734    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.817 r  clk_BUFG_inst/O
                         net (fo=79, routed)          1.223     9.040    u_uart_send/CLK
    SLICE_X3Y156         FDCE                                         r  u_uart_send/tx_flag_reg/C
                         clock pessimism              0.366     9.406    
                         clock uncertainty           -0.035     9.371    
    SLICE_X3Y156         FDCE (Setup_fdce_C_CE)      -0.201     9.170    u_uart_send/tx_flag_reg
  -------------------------------------------------------------------
                         required time                          9.170    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 u_uart_send/tx_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_send/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.484ns (26.755%)  route 1.325ns (73.245%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 9.041 - 5.000 ) 
    Source Clock Delay      (SCD):    4.455ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  refclk_ibuf/O
                         net (fo=1, routed)           2.117     2.997    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.090 r  clk_BUFG_inst/O
                         net (fo=79, routed)          1.365     4.455    u_uart_send/CLK
    SLICE_X4Y154         FDCE                                         r  u_uart_send/tx_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.259     4.714 f  u_uart_send/tx_cnt_reg[2]/Q
                         net (fo=10, routed)          0.687     5.401    u_uart_send/tx_cnt_reg[2]
    SLICE_X3Y156         LUT2 (Prop_lut2_I1_O)        0.050     5.451 r  u_uart_send/tx_data[7]_i_5/O
                         net (fo=1, routed)           0.229     5.680    u_uart_send/tx_data[7]_i_5_n_0
    SLICE_X3Y155         LUT6 (Prop_lut6_I2_O)        0.132     5.812 r  u_uart_send/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.215     6.027    u_uart_send/tx_data[7]_i_3_n_0
    SLICE_X2Y155         LUT6 (Prop_lut6_I0_O)        0.043     6.070 r  u_uart_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.194     6.264    u_uart_send/tx_data[7]_i_1_n_0
    SLICE_X0Y155         FDCE                                         r  u_uart_send/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    H9                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r  refclk_ibuf/O
                         net (fo=1, routed)           1.956     7.734    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.817 r  clk_BUFG_inst/O
                         net (fo=79, routed)          1.224     9.041    u_uart_send/CLK
    SLICE_X0Y155         FDCE                                         r  u_uart_send/tx_data_reg[0]/C
                         clock pessimism              0.366     9.407    
                         clock uncertainty           -0.035     9.372    
    SLICE_X0Y155         FDCE (Setup_fdce_C_CE)      -0.178     9.194    u_uart_send/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 u_uart_send/tx_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_send/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.484ns (26.755%)  route 1.325ns (73.245%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 9.041 - 5.000 ) 
    Source Clock Delay      (SCD):    4.455ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  refclk_ibuf/O
                         net (fo=1, routed)           2.117     2.997    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.090 r  clk_BUFG_inst/O
                         net (fo=79, routed)          1.365     4.455    u_uart_send/CLK
    SLICE_X4Y154         FDCE                                         r  u_uart_send/tx_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.259     4.714 f  u_uart_send/tx_cnt_reg[2]/Q
                         net (fo=10, routed)          0.687     5.401    u_uart_send/tx_cnt_reg[2]
    SLICE_X3Y156         LUT2 (Prop_lut2_I1_O)        0.050     5.451 r  u_uart_send/tx_data[7]_i_5/O
                         net (fo=1, routed)           0.229     5.680    u_uart_send/tx_data[7]_i_5_n_0
    SLICE_X3Y155         LUT6 (Prop_lut6_I2_O)        0.132     5.812 r  u_uart_send/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.215     6.027    u_uart_send/tx_data[7]_i_3_n_0
    SLICE_X2Y155         LUT6 (Prop_lut6_I0_O)        0.043     6.070 r  u_uart_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.194     6.264    u_uart_send/tx_data[7]_i_1_n_0
    SLICE_X0Y155         FDCE                                         r  u_uart_send/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    H9                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r  refclk_ibuf/O
                         net (fo=1, routed)           1.956     7.734    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.817 r  clk_BUFG_inst/O
                         net (fo=79, routed)          1.224     9.041    u_uart_send/CLK
    SLICE_X0Y155         FDCE                                         r  u_uart_send/tx_data_reg[1]/C
                         clock pessimism              0.366     9.407    
                         clock uncertainty           -0.035     9.372    
    SLICE_X0Y155         FDCE (Setup_fdce_C_CE)      -0.178     9.194    u_uart_send/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 u_uart_send/tx_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_send/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.484ns (26.755%)  route 1.325ns (73.245%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 9.041 - 5.000 ) 
    Source Clock Delay      (SCD):    4.455ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  refclk_ibuf/O
                         net (fo=1, routed)           2.117     2.997    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.090 r  clk_BUFG_inst/O
                         net (fo=79, routed)          1.365     4.455    u_uart_send/CLK
    SLICE_X4Y154         FDCE                                         r  u_uart_send/tx_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.259     4.714 f  u_uart_send/tx_cnt_reg[2]/Q
                         net (fo=10, routed)          0.687     5.401    u_uart_send/tx_cnt_reg[2]
    SLICE_X3Y156         LUT2 (Prop_lut2_I1_O)        0.050     5.451 r  u_uart_send/tx_data[7]_i_5/O
                         net (fo=1, routed)           0.229     5.680    u_uart_send/tx_data[7]_i_5_n_0
    SLICE_X3Y155         LUT6 (Prop_lut6_I2_O)        0.132     5.812 r  u_uart_send/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.215     6.027    u_uart_send/tx_data[7]_i_3_n_0
    SLICE_X2Y155         LUT6 (Prop_lut6_I0_O)        0.043     6.070 r  u_uart_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.194     6.264    u_uart_send/tx_data[7]_i_1_n_0
    SLICE_X0Y155         FDCE                                         r  u_uart_send/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    H9                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r  refclk_ibuf/O
                         net (fo=1, routed)           1.956     7.734    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.817 r  clk_BUFG_inst/O
                         net (fo=79, routed)          1.224     9.041    u_uart_send/CLK
    SLICE_X0Y155         FDCE                                         r  u_uart_send/tx_data_reg[4]/C
                         clock pessimism              0.366     9.407    
                         clock uncertainty           -0.035     9.372    
    SLICE_X0Y155         FDCE (Setup_fdce_C_CE)      -0.178     9.194    u_uart_send/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 u_uart_send/tx_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_send/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.484ns (26.755%)  route 1.325ns (73.245%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 9.041 - 5.000 ) 
    Source Clock Delay      (SCD):    4.455ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  refclk_ibuf/O
                         net (fo=1, routed)           2.117     2.997    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.090 r  clk_BUFG_inst/O
                         net (fo=79, routed)          1.365     4.455    u_uart_send/CLK
    SLICE_X4Y154         FDCE                                         r  u_uart_send/tx_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.259     4.714 f  u_uart_send/tx_cnt_reg[2]/Q
                         net (fo=10, routed)          0.687     5.401    u_uart_send/tx_cnt_reg[2]
    SLICE_X3Y156         LUT2 (Prop_lut2_I1_O)        0.050     5.451 r  u_uart_send/tx_data[7]_i_5/O
                         net (fo=1, routed)           0.229     5.680    u_uart_send/tx_data[7]_i_5_n_0
    SLICE_X3Y155         LUT6 (Prop_lut6_I2_O)        0.132     5.812 r  u_uart_send/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.215     6.027    u_uart_send/tx_data[7]_i_3_n_0
    SLICE_X2Y155         LUT6 (Prop_lut6_I0_O)        0.043     6.070 r  u_uart_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.194     6.264    u_uart_send/tx_data[7]_i_1_n_0
    SLICE_X0Y155         FDCE                                         r  u_uart_send/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    H9                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r  refclk_ibuf/O
                         net (fo=1, routed)           1.956     7.734    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.817 r  clk_BUFG_inst/O
                         net (fo=79, routed)          1.224     9.041    u_uart_send/CLK
    SLICE_X0Y155         FDCE                                         r  u_uart_send/tx_data_reg[5]/C
                         clock pessimism              0.366     9.407    
                         clock uncertainty           -0.035     9.372    
    SLICE_X0Y155         FDCE (Setup_fdce_C_CE)      -0.178     9.194    u_uart_send/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 u_uart_send/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_send/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.552ns (28.728%)  route 1.369ns (71.272%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 9.041 - 5.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  refclk_ibuf/O
                         net (fo=1, routed)           2.117     2.997    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.090 r  clk_BUFG_inst/O
                         net (fo=79, routed)          1.367     4.457    u_uart_send/CLK
    SLICE_X2Y155         FDCE                                         r  u_uart_send/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDCE (Prop_fdce_C_Q)         0.236     4.693 f  u_uart_send/clk_cnt_reg[3]/Q
                         net (fo=7, routed)           0.580     5.273    u_uart_send/clk_cnt[3]
    SLICE_X3Y154         LUT3 (Prop_lut3_I2_O)        0.129     5.402 r  u_uart_send/clk_cnt[0]_i_2/O
                         net (fo=2, routed)           0.246     5.647    u_uart_send/clk_cnt[0]_i_2_n_0
    SLICE_X3Y154         LUT5 (Prop_lut5_I2_O)        0.136     5.783 r  u_uart_send/clk_cnt[10]_i_4/O
                         net (fo=10, routed)          0.351     6.134    u_uart_send/clk_cnt[10]_i_4_n_0
    SLICE_X2Y154         LUT3 (Prop_lut3_I0_O)        0.051     6.185 r  u_uart_send/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.193     6.378    u_uart_send/clk_cnt[1]_i_1_n_0
    SLICE_X2Y154         FDCE                                         r  u_uart_send/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    H9                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.778 r  refclk_ibuf/O
                         net (fo=1, routed)           1.956     7.734    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.817 r  clk_BUFG_inst/O
                         net (fo=79, routed)          1.224     9.041    u_uart_send/CLK
    SLICE_X2Y154         FDCE                                         r  u_uart_send/clk_cnt_reg[1]/C
                         clock pessimism              0.391     9.432    
                         clock uncertainty           -0.035     9.397    
    SLICE_X2Y154         FDCE (Setup_fdce_C_D)       -0.084     9.313    u_uart_send/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.313    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  2.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_uart_loop/recv_done_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_loop/tx_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.130ns (57.015%)  route 0.098ns (42.985%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  refclk_ibuf/O
                         net (fo=1, routed)           1.112     1.475    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.501 r  clk_BUFG_inst/O
                         net (fo=79, routed)          0.618     2.119    u_uart_loop/CLK
    SLICE_X3Y157         FDCE                                         r  u_uart_loop/recv_done_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y157         FDCE (Prop_fdce_C_Q)         0.100     2.219 r  u_uart_loop/recv_done_d0_reg/Q
                         net (fo=4, routed)           0.098     2.317    u_uart_loop/recv_done_d0
    SLICE_X2Y157         LUT4 (Prop_lut4_I2_O)        0.030     2.347 r  u_uart_loop/tx_ready_i_1/O
                         net (fo=1, routed)           0.000     2.347    u_uart_loop/tx_ready_i_1_n_0
    SLICE_X2Y157         FDCE                                         r  u_uart_loop/tx_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  refclk_ibuf/O
                         net (fo=1, routed)           1.191     1.635    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.665 r  clk_BUFG_inst/O
                         net (fo=79, routed)          0.826     2.491    u_uart_loop/CLK
    SLICE_X2Y157         FDCE                                         r  u_uart_loop/tx_ready_reg/C
                         clock pessimism             -0.361     2.130    
    SLICE_X2Y157         FDCE (Hold_fdce_C_D)         0.096     2.226    u_uart_loop/tx_ready_reg
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_uart_loop/recv_done_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_loop/send_en_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.634%)  route 0.098ns (43.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  refclk_ibuf/O
                         net (fo=1, routed)           1.112     1.475    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.501 r  clk_BUFG_inst/O
                         net (fo=79, routed)          0.618     2.119    u_uart_loop/CLK
    SLICE_X3Y157         FDCE                                         r  u_uart_loop/recv_done_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y157         FDCE (Prop_fdce_C_Q)         0.100     2.219 f  u_uart_loop/recv_done_d0_reg/Q
                         net (fo=4, routed)           0.098     2.317    u_uart_loop/recv_done_d0
    SLICE_X2Y157         LUT5 (Prop_lut5_I2_O)        0.028     2.345 r  u_uart_loop/send_en_i_1/O
                         net (fo=1, routed)           0.000     2.345    u_uart_loop/send_en_i_1_n_0
    SLICE_X2Y157         FDCE                                         r  u_uart_loop/send_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  refclk_ibuf/O
                         net (fo=1, routed)           1.191     1.635    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.665 r  clk_BUFG_inst/O
                         net (fo=79, routed)          0.826     2.491    u_uart_loop/CLK
    SLICE_X2Y157         FDCE                                         r  u_uart_loop/send_en_reg/C
                         clock pessimism             -0.361     2.130    
    SLICE_X2Y157         FDCE (Hold_fdce_C_D)         0.087     2.217    u_uart_loop/send_en_reg
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_uart_recv/rxdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_recv/uart_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.146ns (58.350%)  route 0.104ns (41.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  refclk_ibuf/O
                         net (fo=1, routed)           1.112     1.475    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.501 r  clk_BUFG_inst/O
                         net (fo=79, routed)          0.618     2.119    u_uart_recv/CLK
    SLICE_X2Y157         FDCE                                         r  u_uart_recv/rxdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDCE (Prop_fdce_C_Q)         0.118     2.237 r  u_uart_recv/rxdata_reg[6]/Q
                         net (fo=2, routed)           0.104     2.341    u_uart_recv/rxdata_reg_n_0_[6]
    SLICE_X2Y156         LUT5 (Prop_lut5_I4_O)        0.028     2.369 r  u_uart_recv/uart_data[6]_i_1/O
                         net (fo=1, routed)           0.000     2.369    u_uart_recv/uart_data[6]_i_1_n_0
    SLICE_X2Y156         FDCE                                         r  u_uart_recv/uart_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  refclk_ibuf/O
                         net (fo=1, routed)           1.191     1.635    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.665 r  clk_BUFG_inst/O
                         net (fo=79, routed)          0.827     2.492    u_uart_recv/CLK
    SLICE_X2Y156         FDCE                                         r  u_uart_recv/uart_data_reg[6]/C
                         clock pessimism             -0.358     2.134    
    SLICE_X2Y156         FDCE (Hold_fdce_C_D)         0.087     2.221    u_uart_recv/uart_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_uart_send/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_send/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.171ns (71.826%)  route 0.067ns (28.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  refclk_ibuf/O
                         net (fo=1, routed)           1.112     1.475    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.501 r  clk_BUFG_inst/O
                         net (fo=79, routed)          0.619     2.120    u_uart_send/CLK
    SLICE_X2Y155         FDCE                                         r  u_uart_send/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDCE (Prop_fdce_C_Q)         0.107     2.227 r  u_uart_send/clk_cnt_reg[3]/Q
                         net (fo=7, routed)           0.067     2.294    u_uart_send/clk_cnt[3]
    SLICE_X2Y155         LUT6 (Prop_lut6_I4_O)        0.064     2.358 r  u_uart_send/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.358    u_uart_send/clk_cnt[4]_i_1_n_0
    SLICE_X2Y155         FDCE                                         r  u_uart_send/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  refclk_ibuf/O
                         net (fo=1, routed)           1.191     1.635    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.665 r  clk_BUFG_inst/O
                         net (fo=79, routed)          0.827     2.492    u_uart_send/CLK
    SLICE_X2Y155         FDCE                                         r  u_uart_send/clk_cnt_reg[4]/C
                         clock pessimism             -0.372     2.120    
    SLICE_X2Y155         FDCE (Hold_fdce_C_D)         0.087     2.207    u_uart_send/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_uart_send/tx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_send/uart_txd_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.609%)  route 0.077ns (34.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  refclk_ibuf/O
                         net (fo=1, routed)           1.112     1.475    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.501 r  clk_BUFG_inst/O
                         net (fo=79, routed)          0.619     2.120    u_uart_send/CLK
    SLICE_X0Y155         FDCE                                         r  u_uart_send/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y155         FDCE (Prop_fdce_C_Q)         0.118     2.238 r  u_uart_send/tx_data_reg[0]/Q
                         net (fo=1, routed)           0.077     2.315    u_uart_send/tx_data_reg_n_0_[0]
    SLICE_X1Y155         LUT6 (Prop_lut6_I1_O)        0.028     2.343 r  u_uart_send/uart_txd_i_2/O
                         net (fo=1, routed)           0.000     2.343    u_uart_send/uart_txd_i_2_n_0
    SLICE_X1Y155         FDPE                                         r  u_uart_send/uart_txd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  refclk_ibuf/O
                         net (fo=1, routed)           1.191     1.635    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.665 r  clk_BUFG_inst/O
                         net (fo=79, routed)          0.827     2.492    u_uart_send/CLK
    SLICE_X1Y155         FDPE                                         r  u_uart_send/uart_txd_reg/C
                         clock pessimism             -0.361     2.131    
    SLICE_X1Y155         FDPE (Hold_fdpe_C_D)         0.060     2.191    u_uart_send/uart_txd_reg
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_uart_recv/uart_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_loop/send_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.694%)  route 0.094ns (44.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  refclk_ibuf/O
                         net (fo=1, routed)           1.112     1.475    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.501 r  clk_BUFG_inst/O
                         net (fo=79, routed)          0.619     2.120    u_uart_recv/CLK
    SLICE_X2Y156         FDCE                                         r  u_uart_recv/uart_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDCE (Prop_fdce_C_Q)         0.118     2.238 r  u_uart_recv/uart_data_reg[5]/Q
                         net (fo=1, routed)           0.094     2.332    u_uart_loop/send_data_reg[7]_0[5]
    SLICE_X0Y156         FDCE                                         r  u_uart_loop/send_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  refclk_ibuf/O
                         net (fo=1, routed)           1.191     1.635    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.665 r  clk_BUFG_inst/O
                         net (fo=79, routed)          0.827     2.492    u_uart_loop/CLK
    SLICE_X0Y156         FDCE                                         r  u_uart_loop/send_data_reg[5]/C
                         clock pessimism             -0.358     2.134    
    SLICE_X0Y156         FDCE (Hold_fdce_C_D)         0.042     2.176    u_uart_loop/send_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_uart_recv/uart_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_loop/send_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.887%)  route 0.139ns (58.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  refclk_ibuf/O
                         net (fo=1, routed)           1.112     1.475    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.501 r  clk_BUFG_inst/O
                         net (fo=79, routed)          0.618     2.119    u_uart_recv/CLK
    SLICE_X1Y157         FDCE                                         r  u_uart_recv/uart_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y157         FDCE (Prop_fdce_C_Q)         0.100     2.219 r  u_uart_recv/uart_data_reg[0]/Q
                         net (fo=1, routed)           0.139     2.358    u_uart_loop/send_data_reg[7]_0[0]
    SLICE_X0Y156         FDCE                                         r  u_uart_loop/send_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  refclk_ibuf/O
                         net (fo=1, routed)           1.191     1.635    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.665 r  clk_BUFG_inst/O
                         net (fo=79, routed)          0.827     2.492    u_uart_loop/CLK
    SLICE_X0Y156         FDCE                                         r  u_uart_loop/send_data_reg[0]/C
                         clock pessimism             -0.358     2.134    
    SLICE_X0Y156         FDCE (Hold_fdce_C_D)         0.059     2.193    u_uart_loop/send_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_uart_loop/send_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_send/tx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.146ns (54.266%)  route 0.123ns (45.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  refclk_ibuf/O
                         net (fo=1, routed)           1.112     1.475    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.501 r  clk_BUFG_inst/O
                         net (fo=79, routed)          0.617     2.118    u_uart_loop/CLK
    SLICE_X4Y156         FDCE                                         r  u_uart_loop/send_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDCE (Prop_fdce_C_Q)         0.118     2.236 r  u_uart_loop/send_data_reg[6]/Q
                         net (fo=1, routed)           0.123     2.359    u_uart_send/Q[6]
    SLICE_X3Y156         LUT2 (Prop_lut2_I1_O)        0.028     2.387 r  u_uart_send/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000     2.387    u_uart_send/tx_data[6]_i_1_n_0
    SLICE_X3Y156         FDCE                                         r  u_uart_send/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  refclk_ibuf/O
                         net (fo=1, routed)           1.191     1.635    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.665 r  clk_BUFG_inst/O
                         net (fo=79, routed)          0.827     2.492    u_uart_send/CLK
    SLICE_X3Y156         FDCE                                         r  u_uart_send/tx_data_reg[6]/C
                         clock pessimism             -0.337     2.155    
    SLICE_X3Y156         FDCE (Hold_fdce_C_D)         0.060     2.215    u_uart_send/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_uart_recv/rx_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_recv/uart_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.146ns (58.379%)  route 0.104ns (41.621%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  refclk_ibuf/O
                         net (fo=1, routed)           1.112     1.475    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.501 r  clk_BUFG_inst/O
                         net (fo=79, routed)          0.618     2.119    u_uart_recv/CLK
    SLICE_X0Y157         FDCE                                         r  u_uart_recv/rx_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDCE (Prop_fdce_C_Q)         0.118     2.237 r  u_uart_recv/rx_cnt_reg[0]/Q
                         net (fo=19, routed)          0.104     2.341    u_uart_recv/rx_cnt_reg[0]
    SLICE_X1Y157         LUT5 (Prop_lut5_I2_O)        0.028     2.369 r  u_uart_recv/uart_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.369    u_uart_recv/uart_data[0]_i_1_n_0
    SLICE_X1Y157         FDCE                                         r  u_uart_recv/uart_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  refclk_ibuf/O
                         net (fo=1, routed)           1.191     1.635    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.665 r  clk_BUFG_inst/O
                         net (fo=79, routed)          0.826     2.491    u_uart_recv/CLK
    SLICE_X1Y157         FDCE                                         r  u_uart_recv/uart_data_reg[0]/C
                         clock pessimism             -0.361     2.130    
    SLICE_X1Y157         FDCE (Hold_fdce_C_D)         0.061     2.191    u_uart_recv/uart_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_uart_loop/send_en_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_send/uart_en_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.118ns (50.263%)  route 0.117ns (49.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  refclk_ibuf/O
                         net (fo=1, routed)           1.112     1.475    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.501 r  clk_BUFG_inst/O
                         net (fo=79, routed)          0.618     2.119    u_uart_loop/CLK
    SLICE_X2Y157         FDCE                                         r  u_uart_loop/send_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDCE (Prop_fdce_C_Q)         0.118     2.237 r  u_uart_loop/send_en_reg/Q
                         net (fo=2, routed)           0.117     2.354    u_uart_send/send_en
    SLICE_X3Y157         FDCE                                         r  u_uart_send/uart_en_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  refclk_ibuf/O
                         net (fo=1, routed)           1.191     1.635    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.665 r  clk_BUFG_inst/O
                         net (fo=79, routed)          0.826     2.491    u_uart_send/CLK
    SLICE_X3Y157         FDCE                                         r  u_uart_send/uart_en_d0_reg/C
                         clock pessimism             -0.361     2.130    
    SLICE_X3Y157         FDCE (Hold_fdce_C_D)         0.041     2.171    u_uart_send/uart_en_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.408         5.000       3.591      BUFGCTRL_X0Y16  clk_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X0Y156    u_uart_loop/send_data_reg[5]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X0Y156    u_uart_loop/send_data_reg[7]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X2Y157    u_uart_loop/tx_ready_reg/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X0Y157    u_uart_recv/rx_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X1Y156    u_uart_recv/uart_data_reg[7]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X1Y157    u_uart_recv/uart_done_reg/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X1Y157    u_uart_recv/uart_rxd_d0_reg/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X1Y157    u_uart_recv/uart_rxd_d1_reg/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X2Y154    u_uart_send/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X0Y156    u_uart_loop/send_data_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X0Y156    u_uart_loop/send_data_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X0Y156    u_uart_loop/send_data_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X0Y156    u_uart_loop/send_data_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X2Y157    u_uart_loop/tx_ready_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X2Y157    u_uart_loop/tx_ready_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X0Y157    u_uart_recv/rx_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X0Y157    u_uart_recv/rx_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X1Y156    u_uart_recv/uart_data_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X1Y156    u_uart_recv/uart_data_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X3Y157    u_uart_loop/recv_done_d0_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X3Y157    u_uart_loop/recv_done_d0_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X3Y157    u_uart_loop/recv_done_d1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X3Y157    u_uart_loop/recv_done_d1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X0Y156    u_uart_loop/send_data_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X0Y156    u_uart_loop/send_data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X0Y156    u_uart_loop/send_data_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X0Y156    u_uart_loop/send_data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X0Y156    u_uart_loop/send_data_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X0Y156    u_uart_loop/send_data_reg[2]/C



