// Seed: 2524431749
module module_0 (
    input wire id_0,
    input tri id_1,
    input supply1 id_2,
    input tri id_3,
    output wor id_4,
    output supply0 id_5,
    output wand id_6,
    output tri id_7,
    input tri id_8,
    output wor id_9,
    input supply0 id_10
);
  logic id_12;
  module_2 modCall_1 (
      id_10,
      id_4,
      id_9,
      id_8,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_1 (
    output tri   id_0,
    output uwire id_1,
    input  tri   id_2
);
  wire id_4 = id_4;
  parameter id_5 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2
  );
endmodule
module module_2 (
    input  uwire id_0,
    output uwire id_1,
    output tri1  id_2,
    input  tri1  id_3,
    output wor   id_4
);
  assign id_2 = -1;
endmodule
