$date
	Thu Aug 21 15:32:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module simple_fsm_bench $end
$var wire 8 ! instr_o [7:0] $end
$var wire 1 " flag $end
$var reg 1 # DEFAULT_CLOCK $end
$var reg 1 $ DEFAULT_RESET $end
$var reg 1 % clk $end
$var reg 8 & instr_i [7:0] $end
$var reg 1 ' rst $end
$scope module simple_fsm_ $end
$var wire 4 ( c [3:0] $end
$var wire 1 % clk $end
$var wire 8 ) instr_i [7:0] $end
$var wire 1 ' rst $end
$var reg 4 * a [3:0] $end
$var reg 4 + b [3:0] $end
$var reg 1 " flag $end
$var reg 8 , instr_o [7:0] $end
$var reg 2 - next_state [1:0] $end
$var reg 2 . state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
x'
bx &
x%
1$
1#
x"
bx !
$end
#24000
b0 (
0"
b0 +
b0 *
b0 .
b0 -
b10010000 !
b10010000 ,
b1001 &
b1001 )
1'
0%
#25000
0#
#26000
0$
#50000
1#
#74000
b11010000 !
b11010000 ,
b10001101 &
b10001101 )
1%
#75000
0#
#100000
1#
#124000
b10000 !
b10000 ,
b1 &
b1 )
0'