// Seed: 744231600
module module_0;
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  uwire id_0
    , id_4,
    input  uwire id_1,
    output tri   id_2
);
  tri id_5 = 1;
  assign id_5 = (id_4);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign {id_2 - 1'h0, id_4, id_2} = 1 - 1;
  module_3 modCall_1 (
      id_3,
      id_3,
      id_2
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
