#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 16 23:25:51 2023
# Process ID: 4148
# Current directory: D:/csw/Desk/CS202/CPU/simple-cpu/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13832 D:\csw\Desk\CS202\CPU\simple-cpu\cpu\cpu.xpr
# Log file: D:/csw/Desk/CS202/CPU/simple-cpu/cpu/vivado.log
# Journal file: D:/csw/Desk/CS202/CPU/simple-cpu/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.xpr
update_compile_order -fileset sources_1
launch_simulation
source sim.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source sim.tcl
reset_run IMem_synth_1
launch_runs IMem_synth_1
wait_on_run IMem_synth_1
generate_target all [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci]
launch_runs RAM_synth_1
wait_on_run RAM_synth_1
synth_design -rtl -name rtl_1
place_ports block_led F6
set_property package_pin "" [get_ports [list  confirm_button]]
set_property IOSTANDARD LVCMOS33 [get_ports [list block_led]]
set_property IOSTANDARD LVCMOS33 [get_ports [list confirm_button]]
place_ports confirm_button R15
place_ports {data_switch[0]} R1
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_switch[0]}]]
place_ports {data_switch[1]} N4
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_switch[1]}]]
place_ports {data_switch[2]} M4
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_switch[2]}]]
place_ports {data_switch[3]} R2
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_switch[3]}]]
place_ports {data_switch[4]} P2
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_switch[4]}]]
place_ports {data_switch[5]} P3
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_switch[5]}]]
place_ports {data_switch[6]} P4
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_switch[6]}]]
place_ports {data_switch[7]} P5
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_switch[7]}]]
place_ports error_led G4
set_property IOSTANDARD LVCMOS33 [get_ports [list error_led]]
place_ports hard_ware_rst T5
set_property IOSTANDARD LVCMOS33 [get_ports [list hard_ware_rst]]
set_property package_pin "" [get_ports [list  result_led]]
set_property package_pin "" [get_ports [list  {seg_en[0]}]]
place_ports result_led G3
set_property IOSTANDARD LVCMOS33 [get_ports [list result_led]]
place_ports {seg_en[0]} G6
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_en[0]}]]
place_ports {seg_en[1]} E1
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_en[1]}]]
place_ports {seg_en[2]} F1
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_en[2]}]]
place_ports {seg_en[3]} G1
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_en[3]}]]
place_ports {seg_en[4]} H1
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_en[4]}]]
place_ports {seg_en[5]} C1
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_en[5]}]]
place_ports {seg_en[6]} C2
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_en[6]}]]
place_ports {seg_en[7]} G2
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_en[7]}]]
place_ports {seg_out0[0]} D5
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out0[0]}]]
place_ports {seg_out0[1]} B2
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out0[1]}]]
place_ports {seg_out0[2]} B3
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out0[2]}]]
place_ports {seg_out0[3]} A1
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out0[3]}]]
place_ports {seg_out0[4]} B1
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out0[4]}]]
place_ports {seg_out0[5]} A3
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out0[5]}]]
place_ports {seg_out0[6]} A4
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out0[6]}]]
place_ports {seg_out0[7]} B4
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out0[7]}]]
place_ports {seg_out1[0]} H2
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out1[0]}]]
place_ports {seg_out1[1]} D2
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out1[1]}]]
place_ports {seg_out1[2]} E2
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out1[2]}]]
place_ports {seg_out1[3]} F3
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out1[3]}]]
place_ports {seg_out1[4]} F4
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out1[4]}]]
place_ports {seg_out1[5]} D3
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out1[5]}]]
place_ports {seg_out1[6]} E3
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out1[6]}]]
place_ports {seg_out1[7]} D4
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out1[7]}]]
set_property target_constrs_file D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/constrs_1/new/ego1.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property -dict [list CONFIG.PRIM_SOURCE {Global_buffer}] [get_ips cpuclk]
generate_target all [get_files  D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 8 cpuclk_synth_1
export_simulation -of_objects [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files -ipstatic_source_dir D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -name {xsim.simulate.runtime} -value {1s} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.runtime} -value {100us} -objects [get_filesets sim_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
generate_target all [get_files  D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
catch { [ delete_ip_run [get_ips -all RAM] ] }
export_ip_user_files -of_objects [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci]
export_simulation -of_objects [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files -ipstatic_source_dir D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
generate_target all [get_files  D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci]
catch { config_ip_cache -export [get_ips -all IMem] }
export_ip_user_files -of_objects [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci] -no_script -sync -force -quiet
reset_run IMem_synth_1
launch_runs -jobs 8 IMem_synth_1
export_simulation -of_objects [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci] -directory D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files -ipstatic_source_dir D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run IMem_synth_1
set_property -dict [list CONFIG.Coe_File {D:/csw/Desk/CS202/CPU/simple-cpu/coe/prgmip32.coe}] [get_ips IMem]
generate_target all [get_files  D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci]
catch { config_ip_cache -export [get_ips -all IMem] }
export_ip_user_files -of_objects [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci] -no_script -sync -force -quiet
launch_runs -jobs 8 IMem_synth_1
export_simulation -of_objects [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci] -directory D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files -ipstatic_source_dir D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
