{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731373725978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731373725978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 09:08:45 2024 " "Processing started: Tue Nov 12 09:08:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731373725978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731373725978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment9 -c experiment9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment9 -c experiment9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731373725978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731373726136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiment9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file experiment9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 experiment9 " "Found entity 1: experiment9" {  } { { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731373726167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731373726167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment9 " "Elaborating entity \"experiment9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731373726183 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sram.vhd 2 1 " "Using design file sram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-SYN " "Found design unit 1: sram-SYN" {  } { { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731373726357 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731373726357 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1731373726357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:data_1_part_1 " "Elaborating entity \"sram\" for hierarchy \"sram:data_1_part_1\"" {  } { { "experiment9.bdf" "data_1_part_1" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { -272 688 904 -144 "data_1_part_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sram:data_1_part_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sram:data_1_part_1\|altsyncram:altsyncram_component\"" {  } { { "sram.vhd" "altsyncram_component" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram:data_1_part_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sram:data_1_part_1\|altsyncram:altsyncram_component\"" {  } { { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731373726388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram:data_1_part_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"sram:data_1_part_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726388 ""}  } { { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731373726388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t5i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t5i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t5i1 " "Found entity 1: altsyncram_t5i1" {  } { { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731373726404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731373726404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t5i1 sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated " "Elaborating entity \"altsyncram_t5i1\" for hierarchy \"sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7b82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7b82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7b82 " "Found entity 1: altsyncram_7b82" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731373726435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731373726435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7b82 sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1 " "Elaborating entity \"altsyncram_7b82\" for hierarchy \"sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\"" {  } { { "db/altsyncram_t5i1.tdf" "altsyncram1" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_t5i1.tdf" "mgl_prim2" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731373726467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000 " "Parameter \"CVALUE\" = \"0000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 3 " "Parameter \"SHIFT_COUNT_BITS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 4 " "Parameter \"WIDTH_WORD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726467 ""}  } { { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731373726467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 74139:inst9 " "Elaborating entity \"74139\" for hierarchy \"74139:inst9\"" {  } { { "experiment9.bdf" "inst9" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { -120 184 304 40 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373726482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74139:inst9 " "Elaborated megafunction instantiation \"74139:inst9\"" {  } { { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { -120 184 304 40 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731373726482 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731373727285 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731373727538 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731373727538 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 304 688 904 432 "data_3_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373727569 "|experiment9|sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 592 688 904 720 "data_4_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373727569 "|experiment9|sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 448 688 904 576 "data_3_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373727569 "|experiment9|sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 736 688 904 864 "data_4_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373727569 "|experiment9|sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 304 688 904 432 "data_3_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373727569 "|experiment9|sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 592 688 904 720 "data_4_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373727569 "|experiment9|sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 448 688 904 576 "data_3_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373727569 "|experiment9|sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 736 688 904 864 "data_4_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373727569 "|experiment9|sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 304 688 904 432 "data_3_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373727569 "|experiment9|sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 592 688 904 720 "data_4_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373727569 "|experiment9|sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 448 688 904 576 "data_3_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373727569 "|experiment9|sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 736 688 904 864 "data_4_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373727569 "|experiment9|sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 304 688 904 432 "data_3_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373727569 "|experiment9|sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 592 688 904 720 "data_4_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373727569 "|experiment9|sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 448 688 904 576 "data_3_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373727569 "|experiment9|sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 736 688 904 864 "data_4_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373727569 "|experiment9|sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A2 " "No output dependent on input pin \"A2\"" {  } { { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { -56 -48 120 -40 "A2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731373727585 "|experiment9|A2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1731373727585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "845 " "Implemented 845 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731373727585 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731373727585 ""} { "Info" "ICUT_CUT_TM_LCELLS" "772 " "Implemented 772 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731373727585 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1731373727585 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731373727585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731373727600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 09:08:47 2024 " "Processing ended: Tue Nov 12 09:08:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731373727600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731373727600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731373727600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731373727600 ""}
