INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/anti_theft_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anti_theft_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/fuel_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fuel_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/seven_segment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-311] analyzing module binary_to_seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/time_parameters.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_parameters
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/top_level_lab4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_lab4
INFO: [VRFC 10-2458] undeclared symbol reset_out, assumed default net type wire [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/top_level_lab4.sv:100]
INFO: [VRFC 10-2458] undeclared symbol aud_sd, assumed default net type wire [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/top_level_lab4.sv:111]
INFO: [VRFC 10-311] analyzing module alarm_sounder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sim_1/imports/Downloads/top_level_lab4_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_l4_tb
