# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# File: /home/aluno/relogio.csv
# Generated on: Fri Jun  7 09:03:48 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
clk50MHz,Input,PIN_Y2,2,B2_N0,PIN_Y2,,,,,
rst_in,Input,PIN_AB28,5,B5_N1,PIN_AB28,,,,,
ssd_D_csec[0],Output,PIN_V21,5,B5_N1,PIN_V21,,,,,
ssd_D_csec[1],Output,PIN_U21,5,B5_N0,PIN_U21,,,,,
ssd_D_csec[2],Output,PIN_AB20,4,B4_N0,PIN_AB20,,,,,
ssd_D_csec[3],Output,PIN_AA21,4,B4_N0,PIN_AA21,,,,,
ssd_D_csec[4],Output,PIN_AD24,4,B4_N0,PIN_AD24,,,,,
ssd_D_csec[5],Output,PIN_AF23,4,B4_N0,PIN_AF23,,,,,
ssd_D_csec[6],Output,PIN_Y19,4,B4_N0,PIN_Y19,,,,,
ssd_D_min[0],Output,PIN_AD17,4,B4_N2,PIN_AD17,,,,,
ssd_D_min[1],Output,PIN_AE17,4,B4_N2,PIN_AE17,,,,,
ssd_D_min[2],Output,PIN_AG17,4,B4_N2,PIN_AG17,,,,,
ssd_D_min[3],Output,PIN_AH17,4,B4_N2,PIN_AH17,,,,,
ssd_D_min[4],Output,PIN_AF17,4,B4_N2,PIN_AF17,,,,,
ssd_D_min[5],Output,PIN_AG18,4,B4_N2,PIN_AG18,,,,,
ssd_D_min[6],Output,PIN_AA14,3,B3_N0,PIN_AA14,,,,,
ssd_D_sec[0],Output,PIN_AD18,4,B4_N1,PIN_AD18,,,,,
ssd_D_sec[1],Output,PIN_AC18,4,B4_N1,PIN_AC18,,,,,
ssd_D_sec[2],Output,PIN_AB18,4,B4_N0,PIN_AB18,,,,,
ssd_D_sec[3],Output,PIN_AH19,4,B4_N2,PIN_AH19,,,,,
ssd_D_sec[4],Output,PIN_AG19,4,B4_N2,PIN_AG19,,,,,
ssd_D_sec[5],Output,PIN_AF18,4,B4_N1,PIN_AF18,,,,,
ssd_D_sec[6],Output,PIN_AH18,4,B4_N2,PIN_AH18,,,,,
ssd_U_csec[0],Output,PIN_AA25,5,B5_N1,PIN_AA25,,,,,
ssd_U_csec[1],Output,PIN_AA26,5,B5_N1,PIN_AA26,,,,,
ssd_U_csec[2],Output,PIN_Y25,5,B5_N1,PIN_Y25,,,,,
ssd_U_csec[3],Output,PIN_W26,5,B5_N1,PIN_W26,,,,,
ssd_U_csec[4],Output,PIN_Y26,5,B5_N1,PIN_Y26,,,,,
ssd_U_csec[5],Output,PIN_W27,5,B5_N1,PIN_W27,,,,,
ssd_U_csec[6],Output,PIN_W28,5,B5_N1,PIN_W28,,,,,
ssd_U_min[0],Output,PIN_AA17,4,B4_N1,PIN_AA17,,,,,
ssd_U_min[1],Output,PIN_AB16,4,B4_N2,PIN_AB16,,,,,
ssd_U_min[2],Output,PIN_AA16,4,B4_N2,PIN_AA16,,,,,
ssd_U_min[3],Output,PIN_AB17,4,B4_N1,PIN_AB17,,,,,
ssd_U_min[4],Output,PIN_AB15,4,B4_N2,PIN_AB15,,,,,
ssd_U_min[5],Output,PIN_AA15,4,B4_N2,PIN_AA15,,,,,
ssd_U_min[6],Output,PIN_AC17,4,B4_N2,PIN_AC17,,,,,
ssd_U_sec[0],Output,PIN_AB19,4,B4_N0,PIN_AB19,,,,,
ssd_U_sec[1],Output,PIN_AA19,4,B4_N0,PIN_AA19,,,,,
ssd_U_sec[2],Output,PIN_AG21,4,B4_N2,PIN_AG21,,,,,
ssd_U_sec[3],Output,PIN_AH21,4,B4_N2,PIN_AH21,,,,,
ssd_U_sec[4],Output,PIN_AE19,4,B4_N1,PIN_AE19,,,,,
ssd_U_sec[5],Output,PIN_AF19,4,B4_N1,PIN_AF19,,,,,
ssd_U_sec[6],Output,PIN_AE18,4,B4_N2,PIN_AE18,,,,,
ctrl[1],Unknown,PIN_Y23,5,B5_N2,,,,,,
ctrl[0],Unknown,PIN_Y24,5,B5_N2,,,,,,
