// Seed: 395535781
module module_0;
  wand id_2;
  tri  id_3;
  wire id_4;
  assign module_2.id_0 = 0;
  assign id_2 = id_3;
  wire id_5;
endmodule
module module_1 (
    input wand id_0
);
  supply1 id_2;
  module_0 modCall_1 ();
  assign id_2 = !id_0;
  initial begin : LABEL_0
    id_2 = id_0 & id_0;
  end
  tri id_3;
  assign id_3 = 1 - 1;
  wire id_4;
  wor  id_5 = 1;
  assign id_2 = id_5;
  id_6 :
  assert property (@(posedge 1'b0) 1'b0)
  else;
endmodule
module module_2 (
    input wand id_0
);
  wire id_2;
  module_0 modCall_1 ();
endmodule
