{"Source Block": ["hdl/library/axi_sysid/axi_sysid.v@94:125@HdlStmProcess", "always @(posedge up_clk) begin\n  up_rreq_s_d <= up_rreq_s;\nend\n\n//axi registers read\nalways @(posedge up_clk) begin\n  if (up_rstn == 1'b0) begin\n    up_rack_s <= 'd0;\n    up_rdata_s <= 'd0;\n  end else begin\n    up_rack_s <= up_rreq_s_d;\n    if (up_rreq_s_d == 1'b1) begin\n      case (up_raddr_s)\n        8'h00: up_rdata_s <= CORE_VERSION;\n        8'h01: up_rdata_s <= 0;\n        8'h02: up_rdata_s <= up_scratch;\n        8'h03: up_rdata_s <= CORE_MAGIC;\n        8'h10: up_rdata_s <= ROM_ADDR_BITS;\n        default: begin\n          up_rdata_s <= rom_data_s;\n        end\n      endcase\n    end else begin\n      up_rdata_s <= 32'd0;\n    end\n  end\nend\n\n//axi registers write\nalways @(posedge up_clk) begin\n  if (up_rstn == 1'b0) begin\n    up_wack <= 'd0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[99, "always @(posedge up_clk) begin\n"], [100, "  if (up_rstn == 1'b0) begin\n"], [101, "    up_rack_s <= 'd0;\n"], [102, "    up_rdata_s <= 'd0;\n"], [103, "  end else begin\n"], [104, "    up_rack_s <= up_rreq_s_d;\n"], [105, "    if (up_rreq_s_d == 1'b1) begin\n"], [106, "      case (up_raddr_s)\n"], [107, "        8'h00: up_rdata_s <= CORE_VERSION;\n"], [108, "        8'h01: up_rdata_s <= 0;\n"], [109, "        8'h02: up_rdata_s <= up_scratch;\n"], [110, "        8'h03: up_rdata_s <= CORE_MAGIC;\n"], [111, "        8'h10: up_rdata_s <= ROM_ADDR_BITS;\n"], [112, "        default: begin\n"], [113, "          up_rdata_s <= rom_data_s;\n"], [114, "        end\n"], [115, "      endcase\n"], [117, "      up_rdata_s <= 32'd0;\n"], [120, "end\n"]], "Add": [[115, "  always @(posedge up_clk) begin\n"], [115, "    if (up_rstn == 1'b0) begin\n"], [115, "      up_rack_s <= 'd0;\n"], [115, "      up_rdata_s <= 'd0;\n"], [117, "      up_rack_s <= up_rreq_s_d;\n"], [117, "      if (up_rreq_s_d == 1'b1) begin\n"], [117, "        case (up_raddr_s)\n"], [117, "          8'h00: up_rdata_s <= CORE_VERSION;\n"], [117, "          8'h01: up_rdata_s <= 0;\n"], [117, "          8'h02: up_rdata_s <= up_scratch;\n"], [117, "          8'h03: up_rdata_s <= CORE_MAGIC;\n"], [117, "          8'h10: up_rdata_s <= ROM_ADDR_BITS;\n"], [117, "          default: begin\n"], [117, "            up_rdata_s <= rom_data_s;\n"], [117, "          end\n"], [117, "        endcase\n"], [117, "      end else begin\n"], [117, "        up_rdata_s <= 32'd0;\n"], [117, "      end\n"]]}}