Time resolution is 1 ps
$finish called at time : 10 ns : File "F:/vivado_code/git/Verilog_advanced/ch5/ch5.srcs/sim_1/new/tb_Auto_LFSR_ALGO.v" Line 61
