# vsim -coverage -do {coverage save -onexit read_write_3_register.ucdb; log -r /*;run -all; exit} -l read_write_3_register.log -voptargs=+acc work.read_write_3_register 
# ** Note: (vsim-3812) Design is being optimized...
# 
# //  Questa Sim-64
# //  Version 10.2c Unknown Platform Jul 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.read_write_3_register(fast)
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
# Loading work.registor_control(fast)
# Loading work.decoder(fast)
# Loading work.registor(fast)
# Loading work.encoder(fast)
# Loading work.timer_pready(fast)
# Loading work.select_clock(fast)
# Loading work.counter(fast)
# Loading work.overflow_detect(fast)
# Loading work.underflow_detect(fast)
# Loading work.CPU_model(fast)
# Loading work.system_signal(fast)
# coverage save -onexit read_write_3_register.ucdb 
#  log -r /* 
# run -all 
# ==============================================================================
# ===========================Read_write_3_register_test_begin===================
# ==============================================================================
# 
# 
# ==============================================================================
# =========================Read_write_TDR_register_test_begin===================
# ==============================================================================
# 
# 
# at 190 start write data = 'h24 to address = 'h0
# at 200 acces phase of writing data
# at 225 transfer done
# write random value to TDR at 225
# at 240 start to read data at address 'h0
# at 275 end of read transfer
# at 275 wdata=36 rdata=36
# ====================================PASS=============================
# ==============================================================================
# =========================Read_write_TCR_register_test_begin===================
# ==============================================================================
# 
# 
# at 290 start write data = 'h81 to address = 'h1
# at 300 acces phase of writing data
# at 325 transfer done
# write random value to TCR at 325
# at 340 start to read data at address 'h1
# at 375 end of read transfer
# at 375 wdata=129 rdata=129
# ====================================PASS=============================
# ==============================================================================
# =========================Read_write_TDR_register_test_begin===================
# ==============================================================================
# 
# 
# ==============================================================================
# ============================TSR_read_write_test_begin=========================
# ==============================================================================
# TEST NO .01
# 
# at 560 start write data = 'hfc to address = 'h2
# at 570 acces phase of writing data
# at 595 transfer done
# write 8'b1111_1100 to TSR at 595
# at 610 start to read data at address 'h2
# at 645 end of read transfer
# at 645 wdata=252 rdata=0
# ====================================PASS=============================
# TEST NO .02
# 
# at 830 start write data = 'hfd to address = 'h2
# at 840 acces phase of writing data
# at 865 transfer done
# write 8'b1111_1101 to TSR at 865
# at 880 start to read data at address 'h2
# at 915 end of read transfer
# at 915 wdata=253 rdata=0
# ====================================PASS=============================
# TEST NO .03
# 
# at 1100 start write data = 'hfe to address = 'h2
# at 1110 acces phase of writing data
# at 1135 transfer done
# write 8'b1111_1110 to TSR at 1135
# at 1150 start to read data at address 'h2
# at 1185 end of read transfer
# at 1185 wdata=254 rdata=0
# ====================================PASS=============================
# TEST NO .04
# 
# at 1370 start write data = 'hff to address = 'h2
# at 1380 acces phase of writing data
# at 1405 transfer done
# write 8'b1111_1111 to TSR at 1405
# at 1420 start to read data at address 'h2
# at 1455 end of read transfer
# at 1455 wdata=255 rdata=0
# ====================================PASS=============================
# ===================================
# ================PASS===============
# ===================================
