vendor_name = ModelSim
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testolddddddddddddddddddd/Main3/components/byte_divider.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testolddddddddddddddddddd/Main3/components/SVmot_angle_cntrl.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testolddddddddddddddddddd/Main3/components/UART_RX.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testolddddddddddddddddddd/Main3/Main.bdf
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testolddddddddddddddddddd/Main3/components/PWM_DCMotor.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testolddddddddddddddddddd/Main3/components/DCmot_PWM_cntrl.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testolddddddddddddddddddd/Main3/components/led_cntrl.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testolddddddddddddddddddd/Main3/components/preliminary_control.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testolddddddddddddddddddd/Main3/components/clock100hz.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testolddddddddddddddddddd/Main3/pll/pll20_60khz.qip
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testolddddddddddddddddddd/Main3/pll/pll20_60khz.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testolddddddddddddddddddd/Main3/pll10_60.qip
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testolddddddddddddddddddd/Main3/pll10_60.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testolddddddddddddddddddd/Main3/db/pll10_60_altpll.v
design_name = Main
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Main, 1
instance = comp, \PWM_DCmot~output\, PWM_DCmot~output, Main, 1
instance = comp, \PWM_DCmot_rev~output\, PWM_DCmot_rev~output, Main, 1
instance = comp, \debug[7]~output\, debug[7]~output, Main, 1
instance = comp, \debug[6]~output\, debug[6]~output, Main, 1
instance = comp, \debug[5]~output\, debug[5]~output, Main, 1
instance = comp, \debug[4]~output\, debug[4]~output, Main, 1
instance = comp, \debug[3]~output\, debug[3]~output, Main, 1
instance = comp, \debug[2]~output\, debug[2]~output, Main, 1
instance = comp, \debug[1]~output\, debug[1]~output, Main, 1
instance = comp, \debug[0]~output\, debug[0]~output, Main, 1
instance = comp, \CLK~input\, CLK~input, Main, 1
instance = comp, \inst2|altpll_component|auto_generated|pll1\, inst2|altpll_component|auto_generated|pll1, Main, 1
instance = comp, \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, Main, 1
instance = comp, \inst5|U0|counter~1\, inst5|U0|counter~1, Main, 1
instance = comp, \inst5|U0|counter[1]\, inst5|U0|counter[1], Main, 1
instance = comp, \inst5|U0|counter~0\, inst5|U0|counter~0, Main, 1
instance = comp, \inst5|U0|counter[0]\, inst5|U0|counter[0], Main, 1
instance = comp, \inst5|U0|counter~2\, inst5|U0|counter~2, Main, 1
instance = comp, \inst5|U0|counter[2]\, inst5|U0|counter[2], Main, 1
instance = comp, \CLK~inputclkctrl\, CLK~inputclkctrl, Main, 1
instance = comp, \inst1|r_Clk_Count[0]~13\, inst1|r_Clk_Count[0]~13, Main, 1
instance = comp, \inst1|Equal0~2\, inst1|Equal0~2, Main, 1
instance = comp, \inst1|Equal0~0\, inst1|Equal0~0, Main, 1
instance = comp, \inst1|Equal0~1\, inst1|Equal0~1, Main, 1
instance = comp, \inst1|Equal0~3\, inst1|Equal0~3, Main, 1
instance = comp, \inst1|LessThan1~5\, inst1|LessThan1~5, Main, 1
instance = comp, \inst1|LessThan1~4\, inst1|LessThan1~4, Main, 1
instance = comp, \inst1|LessThan1~3\, inst1|LessThan1~3, Main, 1
instance = comp, \inst1|LessThan1~6\, inst1|LessThan1~6, Main, 1
instance = comp, \inst1|LessThan1~2\, inst1|LessThan1~2, Main, 1
instance = comp, \inst1|Selector16~3\, inst1|Selector16~3, Main, 1
instance = comp, \inst1|Selector15~2\, inst1|Selector15~2, Main, 1
instance = comp, \inst1|Selector15~3\, inst1|Selector15~3, Main, 1
instance = comp, \inst1|r_Bit_Index[1]\, inst1|r_Bit_Index[1], Main, 1
instance = comp, \inst1|Selector19~1\, inst1|Selector19~1, Main, 1
instance = comp, \inst1|Selector19~2\, inst1|Selector19~2, Main, 1
instance = comp, \inst1|Selector19~0\, inst1|Selector19~0, Main, 1
instance = comp, \i_RX_Serial~input\, i_RX_Serial~input, Main, 1
instance = comp, \inst1|r_RX_Data_R~feeder\, inst1|r_RX_Data_R~feeder, Main, 1
instance = comp, \inst1|r_RX_Data_R\, inst1|r_RX_Data_R, Main, 1
instance = comp, \inst1|r_RX_Data~feeder\, inst1|r_RX_Data~feeder, Main, 1
instance = comp, \inst1|r_RX_Data\, inst1|r_RX_Data, Main, 1
instance = comp, \inst1|Selector19~3\, inst1|Selector19~3, Main, 1
instance = comp, \inst1|r_SM_Main.s_RX_Data_Bits\, inst1|r_SM_Main.s_RX_Data_Bits, Main, 1
instance = comp, \inst1|Selector16~2\, inst1|Selector16~2, Main, 1
instance = comp, \inst1|r_Bit_Index[0]\, inst1|r_Bit_Index[0], Main, 1
instance = comp, \inst1|Selector14~1\, inst1|Selector14~1, Main, 1
instance = comp, \inst1|Selector14~0\, inst1|Selector14~0, Main, 1
instance = comp, \inst1|Selector14~2\, inst1|Selector14~2, Main, 1
instance = comp, \inst1|r_Bit_Index[2]\, inst1|r_Bit_Index[2], Main, 1
instance = comp, \inst1|Decoder0~1\, inst1|Decoder0~1, Main, 1
instance = comp, \inst1|r_SM_Main.s_RX_Stop_Bit~0\, inst1|r_SM_Main.s_RX_Stop_Bit~0, Main, 1
instance = comp, \inst1|r_SM_Main.s_RX_Stop_Bit\, inst1|r_SM_Main.s_RX_Stop_Bit, Main, 1
instance = comp, \inst1|r_SM_Main~7\, inst1|r_SM_Main~7, Main, 1
instance = comp, \inst1|r_SM_Main.s_Cleanup\, inst1|r_SM_Main.s_Cleanup, Main, 1
instance = comp, \inst1|Selector17~0\, inst1|Selector17~0, Main, 1
instance = comp, \inst1|r_SM_Main.s_Idle\, inst1|r_SM_Main.s_Idle, Main, 1
instance = comp, \inst1|Selector18~0\, inst1|Selector18~0, Main, 1
instance = comp, \inst1|r_SM_Main.s_RX_Start_Bit\, inst1|r_SM_Main.s_RX_Start_Bit, Main, 1
instance = comp, \inst1|r_Clk_Count[0]~40\, inst1|r_Clk_Count[0]~40, Main, 1
instance = comp, \inst1|r_Clk_Count[0]~39\, inst1|r_Clk_Count[0]~39, Main, 1
instance = comp, \inst1|r_Clk_Count[0]~41\, inst1|r_Clk_Count[0]~41, Main, 1
instance = comp, \inst1|r_Clk_Count[0]~42\, inst1|r_Clk_Count[0]~42, Main, 1
instance = comp, \inst1|r_Clk_Count[0]\, inst1|r_Clk_Count[0], Main, 1
instance = comp, \inst1|r_Clk_Count[1]~15\, inst1|r_Clk_Count[1]~15, Main, 1
instance = comp, \inst1|r_Clk_Count[1]\, inst1|r_Clk_Count[1], Main, 1
instance = comp, \inst1|r_Clk_Count[2]~17\, inst1|r_Clk_Count[2]~17, Main, 1
instance = comp, \inst1|r_Clk_Count[2]\, inst1|r_Clk_Count[2], Main, 1
instance = comp, \inst1|r_Clk_Count[3]~19\, inst1|r_Clk_Count[3]~19, Main, 1
instance = comp, \inst1|r_Clk_Count[3]\, inst1|r_Clk_Count[3], Main, 1
instance = comp, \inst1|r_Clk_Count[4]~21\, inst1|r_Clk_Count[4]~21, Main, 1
instance = comp, \inst1|r_Clk_Count[4]\, inst1|r_Clk_Count[4], Main, 1
instance = comp, \inst1|r_Clk_Count[5]~23\, inst1|r_Clk_Count[5]~23, Main, 1
instance = comp, \inst1|r_Clk_Count[5]\, inst1|r_Clk_Count[5], Main, 1
instance = comp, \inst1|r_Clk_Count[6]~25\, inst1|r_Clk_Count[6]~25, Main, 1
instance = comp, \inst1|r_Clk_Count[6]\, inst1|r_Clk_Count[6], Main, 1
instance = comp, \inst1|r_Clk_Count[7]~27\, inst1|r_Clk_Count[7]~27, Main, 1
instance = comp, \inst1|r_Clk_Count[7]\, inst1|r_Clk_Count[7], Main, 1
instance = comp, \inst1|r_Clk_Count[8]~29\, inst1|r_Clk_Count[8]~29, Main, 1
instance = comp, \inst1|r_Clk_Count[8]\, inst1|r_Clk_Count[8], Main, 1
instance = comp, \inst1|r_Clk_Count[9]~31\, inst1|r_Clk_Count[9]~31, Main, 1
instance = comp, \inst1|r_Clk_Count[9]\, inst1|r_Clk_Count[9], Main, 1
instance = comp, \inst1|r_Clk_Count[10]~33\, inst1|r_Clk_Count[10]~33, Main, 1
instance = comp, \inst1|r_Clk_Count[10]\, inst1|r_Clk_Count[10], Main, 1
instance = comp, \inst1|r_Clk_Count[11]~35\, inst1|r_Clk_Count[11]~35, Main, 1
instance = comp, \inst1|r_Clk_Count[11]\, inst1|r_Clk_Count[11], Main, 1
instance = comp, \inst1|r_Clk_Count[12]~37\, inst1|r_Clk_Count[12]~37, Main, 1
instance = comp, \inst1|r_Clk_Count[12]\, inst1|r_Clk_Count[12], Main, 1
instance = comp, \inst1|Decoder0~0\, inst1|Decoder0~0, Main, 1
instance = comp, \inst1|Decoder0~4\, inst1|Decoder0~4, Main, 1
instance = comp, \inst1|r_RX_Byte[4]~3\, inst1|r_RX_Byte[4]~3, Main, 1
instance = comp, \inst1|r_RX_Byte[4]\, inst1|r_RX_Byte[4], Main, 1
instance = comp, \inst1|Decoder0~3\, inst1|Decoder0~3, Main, 1
instance = comp, \inst1|r_RX_Byte[5]~2\, inst1|r_RX_Byte[5]~2, Main, 1
instance = comp, \inst1|r_RX_Byte[5]\, inst1|r_RX_Byte[5], Main, 1
instance = comp, \inst5|U0|LessThan0~0\, inst5|U0|LessThan0~0, Main, 1
instance = comp, \inst1|Decoder0~2\, inst1|Decoder0~2, Main, 1
instance = comp, \inst1|r_RX_Byte[6]~1\, inst1|r_RX_Byte[6]~1, Main, 1
instance = comp, \inst1|r_RX_Byte[6]\, inst1|r_RX_Byte[6], Main, 1
instance = comp, \inst5|U0|LessThan0~1\, inst5|U0|LessThan0~1, Main, 1
instance = comp, \inst5|U0|PWM_DCmot\, inst5|U0|PWM_DCmot, Main, 1
instance = comp, \inst1|r_RX_Byte[7]~0\, inst1|r_RX_Byte[7]~0, Main, 1
instance = comp, \inst1|r_RX_Byte[7]\, inst1|r_RX_Byte[7], Main, 1
instance = comp, \inst5|PWM_DCmot~0\, inst5|PWM_DCmot~0, Main, 1
instance = comp, \inst5|PWM_DCmot\, inst5|PWM_DCmot, Main, 1
instance = comp, \inst5|U_rev|LessThan0~0\, inst5|U_rev|LessThan0~0, Main, 1
instance = comp, \inst5|U_rev|LessThan0~1\, inst5|U_rev|LessThan0~1, Main, 1
instance = comp, \inst5|U_rev|PWM_DCmot\, inst5|U_rev|PWM_DCmot, Main, 1
instance = comp, \inst5|PWM_DCmot_rev~0\, inst5|PWM_DCmot_rev~0, Main, 1
instance = comp, \inst5|PWM_DCmot_rev\, inst5|PWM_DCmot_rev, Main, 1
instance = comp, \inst1|Decoder0~5\, inst1|Decoder0~5, Main, 1
instance = comp, \inst1|r_RX_Byte[3]~4\, inst1|r_RX_Byte[3]~4, Main, 1
instance = comp, \inst1|r_RX_Byte[3]\, inst1|r_RX_Byte[3], Main, 1
instance = comp, \inst1|Decoder0~6\, inst1|Decoder0~6, Main, 1
instance = comp, \inst1|r_RX_Byte[2]~5\, inst1|r_RX_Byte[2]~5, Main, 1
instance = comp, \inst1|r_RX_Byte[2]\, inst1|r_RX_Byte[2], Main, 1
instance = comp, \inst1|Decoder0~7\, inst1|Decoder0~7, Main, 1
instance = comp, \inst1|r_RX_Byte[1]~6\, inst1|r_RX_Byte[1]~6, Main, 1
instance = comp, \inst1|r_RX_Byte[1]\, inst1|r_RX_Byte[1], Main, 1
instance = comp, \inst1|Decoder0~8\, inst1|Decoder0~8, Main, 1
instance = comp, \inst1|r_RX_Byte[0]~7\, inst1|r_RX_Byte[0]~7, Main, 1
instance = comp, \inst1|r_RX_Byte[0]\, inst1|r_RX_Byte[0], Main, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, Main, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, Main, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, Main, 1
