// Seed: 1684426455
`define pp_7 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  inout id_6;
  output id_5;
  inout id_4;
  output id_3;
  input id_2;
  input id_1;
  logic id_7 = id_1;
  reg   id_8;
  always @(1) id_8 <= 1'd0 - 1;
  logic id_9;
  logic id_10;
  logic id_11;
  logic id_12;
endmodule
