# //  Questa Sim-64
# //  Version 2019.4_2 linux_x86_64 Dec  7 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:26:56 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:26:57 on Aug 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:26:58 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 13:26:58 on Aug 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:26:58 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 13:26:58 on Aug 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:26:58 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 13:26:59 on Aug 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:26:59 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 13:26:59 on Aug 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:26:59 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 13:26:59 on Aug 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:26:59 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 13:27:00 on Aug 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:27:00 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" ./testbench.sv 
# ** Error: (vlog-13069) ./testbench.sv(60): near "bool": syntax error, unexpected IDENTIFIER.
# ** Error: ./testbench.sv(61): (vlog-13205) Syntax error found in the scope following 'bool'. Is there a missing '::'?
# End time: 13:27:00 on Aug 03,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:30:34 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:30:34 on Aug 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:30:34 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 13:30:35 on Aug 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:30:35 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 13:30:35 on Aug 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:30:35 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 13:30:35 on Aug 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:30:35 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 13:30:35 on Aug 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:30:35 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 13:30:36 on Aug 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:30:36 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 13:30:36 on Aug 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:30:36 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" ./testbench.sv 
# ** Error: (vlog-13069) ./testbench.sv(60): near "bool": syntax error, unexpected IDENTIFIER.
# ** Error: ./testbench.sv(61): (vlog-13205) Syntax error found in the scope following 'bool'. Is there a missing '::'?
# End time: 13:30:36 on Aug 03,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:31:57 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:31:57 on Aug 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:31:57 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 13:31:58 on Aug 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:31:58 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 13:31:58 on Aug 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:31:58 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 13:31:58 on Aug 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:31:58 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 13:31:58 on Aug 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:31:58 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 13:31:59 on Aug 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:31:59 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 13:31:59 on Aug 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:31:59 on Aug 03,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" ./testbench.sv 
# ** Error: ./testbench.sv(369): (vlog-2730) Undefined variable: 'm_padding'.
# ** Error: ./testbench.sv(369): (vlog-2730) Undefined variable: 'm_upsample'.
# ** Error: ./testbench.sv(370): (vlog-2730) Undefined variable: 'm_num_expd_input_rows'.
# ** Error: ./testbench.sv(370): (vlog-2730) Undefined variable: 'm_num_input_rows'.
# ** Error: ./testbench.sv(371): (vlog-2730) Undefined variable: 'm_num_expd_input_cols'.
# ** Error: ./testbench.sv(371): (vlog-2730) Undefined variable: 'm_num_input_cols'.
# ** Error: ./testbench.sv(373): (vlog-2730) Undefined variable: 'm_num_expd_input_rows'.
# ** Error: ./testbench.sv(373): (vlog-2730) Undefined variable: 'm_num_input_rows'.
# ** Error: ./testbench.sv(374): (vlog-2730) Undefined variable: 'm_num_expd_input_cols'.
# ** Error: ./testbench.sv(374): (vlog-2730) Undefined variable: 'm_num_input_cols'.
# ** Error: ./testbench.sv(375): (vlog-2730) Undefined variable: 'm_num_output_rows'.
# ** Error: ./testbench.sv(375): (vlog-2730) Undefined variable: 'm_kernel_size'.
# ** Error: ./testbench.sv(375): (vlog-2730) Undefined variable: 'm_stride'.
# ** Error: ./testbench.sv(376): (vlog-2730) Undefined variable: 'm_num_output_cols'.
# ** Error: ./testbench.sv(378): (vlog-2730) Undefined variable: 'm_num_expd_input_rows'.
# ** Error: ./testbench.sv(378): (vlog-2730) Undefined variable: 'm_num_input_rows'.
# ** Error: ./testbench.sv(379): (vlog-2730) Undefined variable: 'm_num_expd_input_cols'.
# ** Error: ./testbench.sv(379): (vlog-2730) Undefined variable: 'm_num_input_cols'.
# ** Error: ./testbench.sv(380): (vlog-2730) Undefined variable: 'm_num_output_rows'.
# ** Error: ./testbench.sv(380): (vlog-2730) Undefined variable: 'm_kernel_size'.
# ** Error: ./testbench.sv(380): (vlog-2730) Undefined variable: 'm_stride'.
# ** Error: ./testbench.sv(381): (vlog-2730) Undefined variable: 'm_num_output_cols'.
# ** Error: ./testbench.sv(383): (vlog-2730) Undefined variable: 'm_num_expd_input_rows'.
# ** Error: ./testbench.sv(383): (vlog-2730) Undefined variable: 'm_num_input_rows'.
# ** Error: ./testbench.sv(384): (vlog-2730) Undefined variable: 'm_num_expd_input_cols'.
# ** Error: ./testbench.sv(384): (vlog-2730) Undefined variable: 'm_num_input_cols'.
# ** Error (suppressible): ./testbench.sv(391): (vlog-13163) End label 'setSlvReg' does not match function name on line 368.
# End time: 13:31:59 on Aug 03,2021, Elapsed time: 0:00:00
# Errors: 27, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:23:56 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:23:56 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:23:56 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 15:23:56 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:23:56 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 15:23:57 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:23:57 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 15:23:57 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:23:57 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 15:23:57 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:23:57 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 15:23:57 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:23:57 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 15:23:58 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:23:58 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" ./testbench.sv 
# ** Error: (vlog-13069) ./testbench.sv(222): near "i0_cnn_layer_accel_FAS": syntax error, unexpected IDENTIFIER, expecting ';' or ','.
# ** Error (suppressible): ./testbench.sv(508): (vlog-2244) Variable 'arb' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: ./testbench.sv(513): (vlog-2623) Undefined variable: C_KL_IT_RD_ID.
# ** Error: ./testbench.sv(513): (vlog-2730) Undefined variable: 'init_read_req_ack'.
# ** Error: ./testbench.sv(516): (vlog-2730) Undefined variable: 'init_read_in_prog'.
# ** Warning: ./testbench.sv(518): (vlog-2623) Undefined variable: KL_IT_RD_ID.
# ** Warning: ./testbench.sv(522): (vlog-2623) Undefined variable: C_KB_IT_RD_ID.
# ** Error: ./testbench.sv(522): (vlog-2730) Undefined variable: 'init_read_req_ack'.
# ** Error: ./testbench.sv(525): (vlog-2730) Undefined variable: 'init_read_in_prog'.
# ** Warning: ./testbench.sv(527): (vlog-2623) Undefined variable: KB_IT_RD_ID.
# ** Warning: ./testbench.sv(531): (vlog-2623) Undefined variable: C_AC_IT_RD_ID.
# ** Error: ./testbench.sv(531): (vlog-2730) Undefined variable: 'init_read_req_ack'.
# ** Error: ./testbench.sv(534): (vlog-2730) Undefined variable: 'init_read_in_prog'.
# ** Warning: ./testbench.sv(540): (vlog-2623) Undefined variable: C_IM_IT_RD_ID.
# ** Error: ./testbench.sv(540): (vlog-2730) Undefined variable: 'init_read_req_ack'.
# ** Error: ./testbench.sv(543): (vlog-2730) Undefined variable: 'init_read_in_prog'.
# ** Warning: ./testbench.sv(549): (vlog-2623) Undefined variable: C_PM_IT_RD_ID.
# ** Error: ./testbench.sv(549): (vlog-2730) Undefined variable: 'init_read_req_ack'.
# ** Error: ./testbench.sv(552): (vlog-2730) Undefined variable: 'init_read_in_prog'.
# ** Warning: ./testbench.sv(558): (vlog-2623) Undefined variable: C_RM_IT_RD_ID.
# ** Error: ./testbench.sv(558): (vlog-2730) Undefined variable: 'init_read_req_ack'.
# ** Error: ./testbench.sv(561): (vlog-2730) Undefined variable: 'init_read_in_prog'.
# ** Warning: ./testbench.sv(567): (vlog-2623) Undefined variable: C_PV_IT_RD_ID.
# ** Error: ./testbench.sv(567): (vlog-2730) Undefined variable: 'init_read_req_ack'.
# ** Error: ./testbench.sv(570): (vlog-2730) Undefined variable: 'init_read_in_prog'.
# ** Warning: ./testbench.sv(576): (vlog-2623) Undefined variable: init_write_req.
# ** Error: ./testbench.sv(592): Typedef 'acclprm_tup_t' multiply defined.
# ** Error (suppressible): ./testbench.sv(593): (vlog-2388) 'apt' already declared in this scope (testbench_sv_unit) at ./testbench.sv(55).
# ** Warning: ./testbench.sv(602): (vlog-2623) Undefined variable: i.
# ** Warning: ./testbench.sv(605): (vlog-2623) Undefined variable: C_KL_IT_RD_ID.
# ** Warning: ./testbench.sv(608): (vlog-2623) Undefined variable: C_KB_IT_RD_ID.
# ** Warning: ./testbench.sv(611): (vlog-2623) Undefined variable: C_AC_IT_RD_ID.
# ** Warning: ./testbench.sv(614): (vlog-2623) Undefined variable: C_IM_IT_RD_ID.
# ** Warning: ./testbench.sv(617): (vlog-2623) Undefined variable: C_PM_IT_RD_ID.
# ** Warning: ./testbench.sv(620): (vlog-2623) Undefined variable: C_RM_IT_RD_ID.
# ** Warning: ./testbench.sv(623): (vlog-2623) Undefined variable: C_PV_IT_RD_ID.
# ** Warning: ./testbench.sv(628): (vlog-2623) Undefined variable: j.
# ** Error: (vlog-13069) ./testbench.sv(638): near "task": syntax error, unexpected task, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: ./testbench.sv(643): Illegal declaration after the statement near line '638'.  Declarations must precede statements.  Look for stray semicolons.
# ** Warning: ./testbench.sv(644): (vlog-2623) Undefined variable: init_i.
# ** Warning: ./testbench.sv(646): (vlog-2623) Undefined variable: init_i.
# ** Warning: ./testbench.sv(649): (vlog-2623) Undefined variable: i.
# ** Warning: ./testbench.sv(651): (vlog-2623) Undefined variable: model_delay.
# ** Error: (vlog-13069) ./testbench.sv(668): near "endtask": syntax error, unexpected endtask, expecting endfunction.
# ** Error (suppressible): ./testbench.sv(672): (vlog-2388) 'mem_queue' already declared in this scope (testbench_sv_unit) at ./testbench.sv(639).
# ** Error (suppressible): ./testbench.sv(673): (vlog-2388) 'len' already declared in this scope (testbench_sv_unit) at ./testbench.sv(641).
# ** Error: ./testbench.sv(675): Illegal declaration after the statement near line '671'.  Declarations must precede statements.  Look for stray semicolons.
# ** Warning: ./testbench.sv(679): (vlog-2623) Undefined variable: model_delay.
# ** Error: (vlog-13069) ./testbench.sv(686): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ./testbench.sv(696): near "endtask": syntax error, unexpected endtask.
# ** Warning: ./testbench.sv(704): (vlog-2623) Undefined variable: mx_dly_amt.
# ** Error: (vlog-13069) ./testbench.sv(707): near "endtask": syntax error, unexpected endtask.
# ** Error: (vlog-13069) ./testbench.sv(718): near "endtask": syntax error, unexpected endtask.
# End time: 15:23:58 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 28, Warnings: 25
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:29:46 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:29:47 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:29:47 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 15:29:47 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:29:47 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 15:29:47 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:29:47 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 15:29:47 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:29:47 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 15:29:48 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:29:48 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 15:29:48 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:29:48 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 15:29:48 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:29:48 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" ./testbench.sv 
# ** Error (suppressible): ./testbench.sv(509): (vlog-2244) Variable 'arb' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error: ./testbench.sv(514): (vlog-2730) Undefined variable: 'C_KL_IT_RD_ID'.
# ** Warning: ./testbench.sv(519): (vlog-2623) Undefined variable: KL_IT_RD_ID.
# ** Error: ./testbench.sv(523): (vlog-2730) Undefined variable: 'C_KB_IT_RD_ID'.
# ** Warning: ./testbench.sv(528): (vlog-2623) Undefined variable: KB_IT_RD_ID.
# ** Error: ./testbench.sv(532): (vlog-2730) Undefined variable: 'C_AC_IT_RD_ID'.
# ** Error: ./testbench.sv(541): (vlog-2730) Undefined variable: 'C_IM_IT_RD_ID'.
# ** Error: ./testbench.sv(550): (vlog-2730) Undefined variable: 'C_PM_IT_RD_ID'.
# ** Error: ./testbench.sv(559): (vlog-2730) Undefined variable: 'C_RM_IT_RD_ID'.
# ** Error: ./testbench.sv(568): (vlog-2730) Undefined variable: 'C_PV_IT_RD_ID'.
# ** Error: ./testbench.sv(577): (vlog-2730) Undefined variable: 'init_write_req'.
# ** Error: ./testbench.sv(593): Typedef 'acclprm_tup_t' multiply defined.
# ** Error (suppressible): ./testbench.sv(594): (vlog-2388) 'apt' already declared in this scope (testbench_sv_unit) at ./testbench.sv(55).
# ** Error: ./testbench.sv(608): (vlog-2730) Undefined variable: 'C_KL_IT_RD_ID'.
# ** Error: ./testbench.sv(611): (vlog-2730) Undefined variable: 'C_KB_IT_RD_ID'.
# ** Error: ./testbench.sv(614): (vlog-2730) Undefined variable: 'C_AC_IT_RD_ID'.
# ** Error: ./testbench.sv(617): (vlog-2730) Undefined variable: 'C_IM_IT_RD_ID'.
# ** Error: ./testbench.sv(620): (vlog-2730) Undefined variable: 'C_PM_IT_RD_ID'.
# ** Error: ./testbench.sv(623): (vlog-2730) Undefined variable: 'C_RM_IT_RD_ID'.
# ** Error: ./testbench.sv(626): (vlog-2730) Undefined variable: 'C_PV_IT_RD_ID'.
# ** Error: (vlog-13069) ./testbench.sv(641): near "task": syntax error, unexpected task, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: ./testbench.sv(646): Illegal declaration after the statement near line '641'.  Declarations must precede statements.  Look for stray semicolons.
# ** Warning: ./testbench.sv(647): (vlog-2623) Undefined variable: init_i.
# ** Error: ./testbench.sv(649): (vlog-2730) Undefined variable: 'init_i'.
# ** Error: ./testbench.sv(652): (vlog-2730) Undefined variable: 'i'.
# ** Error: (vlog-13069) ./testbench.sv(671): near "endtask": syntax error, unexpected endtask, expecting endfunction.
# ** Error (suppressible): ./testbench.sv(675): (vlog-2388) 'mem_queue' already declared in this scope (testbench_sv_unit) at ./testbench.sv(642).
# ** Error (suppressible): ./testbench.sv(676): (vlog-2388) 'len' already declared in this scope (testbench_sv_unit) at ./testbench.sv(644).
# ** Error: ./testbench.sv(678): Illegal declaration after the statement near line '674'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) ./testbench.sv(689): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ./testbench.sv(699): near "endtask": syntax error, unexpected endtask.
# ** Warning: ./testbench.sv(707): (vlog-2623) Undefined variable: mx_dly_amt.
# ** Error: (vlog-13069) ./testbench.sv(710): near "endtask": syntax error, unexpected endtask.
# ** Error: (vlog-13069) ./testbench.sv(721): near "endtask": syntax error, unexpected endtask.
# End time: 15:29:48 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 30, Warnings: 4
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:30:23 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:30:23 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:30:23 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 15:30:24 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:30:24 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 15:30:24 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:30:24 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 15:30:24 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:30:24 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 15:30:24 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:30:24 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 15:30:25 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:30:25 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 15:30:25 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:30:25 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" ./testbench.sv 
# ** Error (suppressible): ./testbench.sv(509): (vlog-2244) Variable 'arb' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error: ./testbench.sv(514): (vlog-2730) Undefined variable: 'C_KL_IT_RD_ID'.
# ** Warning: ./testbench.sv(519): (vlog-2623) Undefined variable: KL_IT_RD_ID.
# ** Error: ./testbench.sv(523): (vlog-2730) Undefined variable: 'C_KB_IT_RD_ID'.
# ** Warning: ./testbench.sv(528): (vlog-2623) Undefined variable: KB_IT_RD_ID.
# ** Error: ./testbench.sv(532): (vlog-2730) Undefined variable: 'C_AC_IT_RD_ID'.
# ** Error: ./testbench.sv(541): (vlog-2730) Undefined variable: 'C_IM_IT_RD_ID'.
# ** Error: ./testbench.sv(550): (vlog-2730) Undefined variable: 'C_PM_IT_RD_ID'.
# ** Error: ./testbench.sv(559): (vlog-2730) Undefined variable: 'C_RM_IT_RD_ID'.
# ** Error: ./testbench.sv(568): (vlog-2730) Undefined variable: 'C_PV_IT_RD_ID'.
# ** Error: ./testbench.sv(577): (vlog-2730) Undefined variable: 'init_write_req'.
# ** Error: ./testbench.sv(593): Typedef 'acclprm_tup_t' multiply defined.
# ** Error (suppressible): ./testbench.sv(594): (vlog-2388) 'apt' already declared in this scope (testbench_sv_unit) at ./testbench.sv(55).
# ** Error: ./testbench.sv(608): (vlog-2730) Undefined variable: 'C_KL_IT_RD_ID'.
# ** Error: ./testbench.sv(611): (vlog-2730) Undefined variable: 'C_KB_IT_RD_ID'.
# ** Error: ./testbench.sv(614): (vlog-2730) Undefined variable: 'C_AC_IT_RD_ID'.
# ** Error: ./testbench.sv(617): (vlog-2730) Undefined variable: 'C_IM_IT_RD_ID'.
# ** Error: ./testbench.sv(620): (vlog-2730) Undefined variable: 'C_PM_IT_RD_ID'.
# ** Error: ./testbench.sv(623): (vlog-2730) Undefined variable: 'C_RM_IT_RD_ID'.
# ** Error: ./testbench.sv(626): (vlog-2730) Undefined variable: 'C_PV_IT_RD_ID'.
# ** Error: (vlog-13069) ./testbench.sv(641): near "task": syntax error, unexpected task, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: ./testbench.sv(646): Illegal declaration after the statement near line '641'.  Declarations must precede statements.  Look for stray semicolons.
# ** Warning: ./testbench.sv(647): (vlog-2623) Undefined variable: init_i.
# ** Error: ./testbench.sv(649): (vlog-2730) Undefined variable: 'init_i'.
# ** Error: ./testbench.sv(652): (vlog-2730) Undefined variable: 'i'.
# ** Error: (vlog-13069) ./testbench.sv(671): near "endtask": syntax error, unexpected endtask, expecting endfunction.
# ** Error (suppressible): ./testbench.sv(675): (vlog-2388) 'mem_queue' already declared in this scope (testbench_sv_unit) at ./testbench.sv(642).
# ** Error (suppressible): ./testbench.sv(676): (vlog-2388) 'len' already declared in this scope (testbench_sv_unit) at ./testbench.sv(644).
# ** Error: ./testbench.sv(678): Illegal declaration after the statement near line '674'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) ./testbench.sv(689): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ./testbench.sv(699): near "endtask": syntax error, unexpected endtask.
# ** Warning: ./testbench.sv(707): (vlog-2623) Undefined variable: mx_dly_amt.
# ** Error: (vlog-13069) ./testbench.sv(710): near "endtask": syntax error, unexpected endtask.
# ** Error: (vlog-13069) ./testbench.sv(721): near "endtask": syntax error, unexpected endtask.
# End time: 15:30:25 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 30, Warnings: 4
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:31:20 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:31:21 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:31:21 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 15:31:21 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:31:21 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 15:31:21 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:31:21 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 15:31:21 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:31:22 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 15:31:22 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:31:22 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 15:31:22 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:31:22 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 15:31:22 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:31:22 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" ./testbench.sv 
# ** Error (suppressible): ./testbench.sv(509): (vlog-2244) Variable 'arb' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error: ./testbench.sv(514): (vlog-2730) Undefined variable: 'C_KL_IT_RD_ID'.
# ** Warning: ./testbench.sv(519): (vlog-2623) Undefined variable: KL_IT_RD_ID.
# ** Error: ./testbench.sv(523): (vlog-2730) Undefined variable: 'C_KB_IT_RD_ID'.
# ** Warning: ./testbench.sv(528): (vlog-2623) Undefined variable: KB_IT_RD_ID.
# ** Error: ./testbench.sv(532): (vlog-2730) Undefined variable: 'C_AC_IT_RD_ID'.
# ** Error: ./testbench.sv(541): (vlog-2730) Undefined variable: 'C_IM_IT_RD_ID'.
# ** Error: ./testbench.sv(550): (vlog-2730) Undefined variable: 'C_PM_IT_RD_ID'.
# ** Error: ./testbench.sv(559): (vlog-2730) Undefined variable: 'C_RM_IT_RD_ID'.
# ** Error: ./testbench.sv(568): (vlog-2730) Undefined variable: 'C_PV_IT_RD_ID'.
# ** Error: ./testbench.sv(577): (vlog-2730) Undefined variable: 'init_write_req'.
# ** Error: ./testbench.sv(593): Typedef 'acclprm_tup_t' multiply defined.
# ** Error (suppressible): ./testbench.sv(594): (vlog-2388) 'apt' already declared in this scope (testbench_sv_unit) at ./testbench.sv(55).
# ** Error: ./testbench.sv(608): (vlog-2730) Undefined variable: 'C_KL_IT_RD_ID'.
# ** Error: ./testbench.sv(611): (vlog-2730) Undefined variable: 'C_KB_IT_RD_ID'.
# ** Error: ./testbench.sv(614): (vlog-2730) Undefined variable: 'C_AC_IT_RD_ID'.
# ** Error: ./testbench.sv(617): (vlog-2730) Undefined variable: 'C_IM_IT_RD_ID'.
# ** Error: ./testbench.sv(620): (vlog-2730) Undefined variable: 'C_PM_IT_RD_ID'.
# ** Error: ./testbench.sv(623): (vlog-2730) Undefined variable: 'C_RM_IT_RD_ID'.
# ** Error: ./testbench.sv(626): (vlog-2730) Undefined variable: 'C_PV_IT_RD_ID'.
# ** Error: (vlog-13069) ./testbench.sv(641): near "task": syntax error, unexpected task, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: ./testbench.sv(646): Illegal declaration after the statement near line '641'.  Declarations must precede statements.  Look for stray semicolons.
# ** Warning: ./testbench.sv(647): (vlog-2623) Undefined variable: init_i.
# ** Error: ./testbench.sv(649): (vlog-2730) Undefined variable: 'init_i'.
# ** Error: ./testbench.sv(652): (vlog-2730) Undefined variable: 'i'.
# ** Error: (vlog-13069) ./testbench.sv(671): near "endtask": syntax error, unexpected endtask, expecting endfunction.
# ** Error (suppressible): ./testbench.sv(675): (vlog-2388) 'mem_queue' already declared in this scope (testbench_sv_unit) at ./testbench.sv(642).
# ** Error (suppressible): ./testbench.sv(676): (vlog-2388) 'len' already declared in this scope (testbench_sv_unit) at ./testbench.sv(644).
# ** Error: ./testbench.sv(678): Illegal declaration after the statement near line '674'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) ./testbench.sv(689): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ./testbench.sv(699): near "endtask": syntax error, unexpected endtask.
# ** Warning: ./testbench.sv(707): (vlog-2623) Undefined variable: mx_dly_amt.
# ** Error: (vlog-13069) ./testbench.sv(710): near "endtask": syntax error, unexpected endtask.
# ** Error: (vlog-13069) ./testbench.sv(721): near "endtask": syntax error, unexpected endtask.
# End time: 15:31:22 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 30, Warnings: 4
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:35:07 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:35:07 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:35:07 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 15:35:08 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:35:08 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 15:35:08 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:35:08 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 15:35:08 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:35:08 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 15:35:08 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:35:08 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 15:35:09 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:35:09 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 15:35:09 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:35:10 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" ./testbench.sv 
# ** Error (suppressible): ./testbench.sv(509): (vlog-2244) Variable 'arb' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: ./testbench.sv(519): (vlog-2623) Undefined variable: KL_IT_RD_ID.
# ** Warning: ./testbench.sv(528): (vlog-2623) Undefined variable: KB_IT_RD_ID.
# ** Warning: ./testbench.sv(537): (vlog-2623) Undefined variable: C_AC_IT_RD_ID.
# ** Warning: ./testbench.sv(546): (vlog-2623) Undefined variable: C_IM_IT_RD_ID.
# ** Warning: ./testbench.sv(555): (vlog-2623) Undefined variable: C_PM_IT_RD_ID.
# ** Warning: ./testbench.sv(564): (vlog-2623) Undefined variable: C_RM_IT_RD_ID.
# ** Warning: ./testbench.sv(573): (vlog-2623) Undefined variable: C_PV_IT_RD_ID.
# ** Error: ./testbench.sv(577): (vlog-2730) Undefined variable: 'init_write_req'.
# ** Error: ./testbench.sv(593): Typedef 'acclprm_tup_t' multiply defined.
# ** Error (suppressible): ./testbench.sv(594): (vlog-2388) 'apt' already declared in this scope (testbench_sv_unit) at ./testbench.sv(55).
# ** Error: ./testbench.sv(608): (vlog-2730) Undefined variable: 'C_KL_IT_RD_ID'.
# ** Error: ./testbench.sv(611): (vlog-2730) Undefined variable: 'C_KB_IT_RD_ID'.
# ** Error: ./testbench.sv(614): (vlog-2730) Undefined variable: 'C_AC_IT_RD_ID'.
# ** Error: ./testbench.sv(617): (vlog-2730) Undefined variable: 'C_IM_IT_RD_ID'.
# ** Error: ./testbench.sv(620): (vlog-2730) Undefined variable: 'C_PM_IT_RD_ID'.
# ** Error: ./testbench.sv(623): (vlog-2730) Undefined variable: 'C_RM_IT_RD_ID'.
# ** Error: ./testbench.sv(626): (vlog-2730) Undefined variable: 'C_PV_IT_RD_ID'.
# ** Error: (vlog-13069) ./testbench.sv(641): near "task": syntax error, unexpected task, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: ./testbench.sv(646): Illegal declaration after the statement near line '641'.  Declarations must precede statements.  Look for stray semicolons.
# ** Warning: ./testbench.sv(647): (vlog-2623) Undefined variable: init_i.
# ** Error: ./testbench.sv(649): (vlog-2730) Undefined variable: 'init_i'.
# ** Error: ./testbench.sv(652): (vlog-2730) Undefined variable: 'i'.
# ** Error: (vlog-13069) ./testbench.sv(671): near "endtask": syntax error, unexpected endtask, expecting endfunction.
# ** Error (suppressible): ./testbench.sv(675): (vlog-2388) 'mem_queue' already declared in this scope (testbench_sv_unit) at ./testbench.sv(642).
# ** Error (suppressible): ./testbench.sv(676): (vlog-2388) 'len' already declared in this scope (testbench_sv_unit) at ./testbench.sv(644).
# ** Error: ./testbench.sv(678): Illegal declaration after the statement near line '674'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) ./testbench.sv(689): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ./testbench.sv(699): near "endtask": syntax error, unexpected endtask.
# ** Warning: ./testbench.sv(707): (vlog-2623) Undefined variable: mx_dly_amt.
# ** Error: (vlog-13069) ./testbench.sv(710): near "endtask": syntax error, unexpected endtask.
# ** Error: (vlog-13069) ./testbench.sv(721): near "endtask": syntax error, unexpected endtask.
# End time: 15:35:10 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 23, Warnings: 9
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:37:16 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:37:16 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:37:16 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 15:37:16 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:37:16 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 15:37:17 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:37:17 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 15:37:17 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:37:17 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 15:37:17 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:37:17 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 15:37:17 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:37:17 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 15:37:18 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:37:18 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" ./testbench.sv 
# ** Error (suppressible): ./testbench.sv(509): (vlog-2244) Variable 'arb' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: ./testbench.sv(546): (vlog-2623) Undefined variable: C_IM_IT_RD_ID.
# ** Error: (vlog-13069) ./testbench.sv(629): near "task": syntax error, unexpected task, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: ./testbench.sv(634): Illegal declaration after the statement near line '629'.  Declarations must precede statements.  Look for stray semicolons.
# ** Warning: ./testbench.sv(635): (vlog-2623) Undefined variable: init_i.
# ** Error: ./testbench.sv(637): (vlog-2730) Undefined variable: 'init_i'.
# ** Error: ./testbench.sv(640): (vlog-2730) Undefined variable: 'i'.
# ** Error: (vlog-13069) ./testbench.sv(659): near "endtask": syntax error, unexpected endtask, expecting endfunction.
# ** Error (suppressible): ./testbench.sv(663): (vlog-2388) 'mem_queue' already declared in this scope (testbench_sv_unit) at ./testbench.sv(630).
# ** Error (suppressible): ./testbench.sv(664): (vlog-2388) 'len' already declared in this scope (testbench_sv_unit) at ./testbench.sv(632).
# ** Error: ./testbench.sv(666): Illegal declaration after the statement near line '662'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) ./testbench.sv(677): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ./testbench.sv(687): near "endtask": syntax error, unexpected endtask.
# ** Warning: ./testbench.sv(695): (vlog-2623) Undefined variable: mx_dly_amt.
# ** Error: (vlog-13069) ./testbench.sv(698): near "endtask": syntax error, unexpected endtask.
# ** Error: (vlog-13069) ./testbench.sv(709): near "endtask": syntax error, unexpected endtask.
# End time: 15:37:18 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 13, Warnings: 3
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:38:08 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:38:08 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:38:08 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 15:38:08 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:38:09 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 15:38:09 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:38:09 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 15:38:09 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:38:09 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 15:38:09 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:38:09 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 15:38:09 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:38:10 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 15:38:10 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:38:10 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" ./testbench.sv 
# ** Error (suppressible): ./testbench.sv(509): (vlog-2244) Variable 'arb' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error: ./testbench.sv(640): (vlog-2730) Undefined variable: 'i'.
# ** Error: ./testbench.sv(671): (vlog-2730) Undefined variable: 'init_i'.
# ** Error: ./testbench.sv(673): (vlog-2730) Undefined variable: 'datum'.
# ** Error: ./testbench.sv(676): (vlog-2730) Undefined variable: 'init_i'.
# ** Error: (vlog-13069) ./testbench.sv(677): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ./testbench.sv(687): near "endtask": syntax error, unexpected endtask.
# ** Warning: ./testbench.sv(695): (vlog-2623) Undefined variable: mx_dly_amt.
# ** Error: (vlog-13069) ./testbench.sv(698): near "endtask": syntax error, unexpected endtask.
# ** Error: (vlog-13069) ./testbench.sv(709): near "endtask": syntax error, unexpected endtask.
# End time: 15:38:10 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 9, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:39:08 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:39:08 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:39:08 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 15:39:08 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:39:08 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 15:39:08 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:39:08 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 15:39:09 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:39:09 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 15:39:09 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:39:09 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 15:39:09 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:39:09 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 15:39:09 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:39:09 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" ./testbench.sv 
# ** Error (suppressible): ./testbench.sv(509): (vlog-2244) Variable 'arb' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error: ./testbench.sv(672): (vlog-2730) Undefined variable: 'init_i'.
# ** Error: ./testbench.sv(674): (vlog-2730) Undefined variable: 'datum'.
# ** Error: ./testbench.sv(677): (vlog-2730) Undefined variable: 'init_i'.
# ** Error: (vlog-13069) ./testbench.sv(678): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ./testbench.sv(688): near "endtask": syntax error, unexpected endtask.
# ** Warning: ./testbench.sv(696): (vlog-2623) Undefined variable: mx_dly_amt.
# ** Error: (vlog-13069) ./testbench.sv(699): near "endtask": syntax error, unexpected endtask.
# ** Error: (vlog-13069) ./testbench.sv(710): near "endtask": syntax error, unexpected endtask.
# End time: 15:39:10 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 8, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:40:29 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:40:29 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:40:29 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 15:40:30 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:40:30 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 15:40:30 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:40:30 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 15:40:30 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:40:30 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 15:40:30 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:40:30 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 15:40:31 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:40:31 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 15:40:31 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:40:31 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" ./testbench.sv 
# ** Error (suppressible): ./testbench.sv(509): (vlog-2244) Variable 'arb' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error: ./testbench.sv(675): (vlog-2730) Undefined variable: 'datum'.
# ** Error: (vlog-13069) ./testbench.sv(679): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ./testbench.sv(689): near "endtask": syntax error, unexpected endtask.
# ** Warning: ./testbench.sv(697): (vlog-2623) Undefined variable: mx_dly_amt.
# ** Error: (vlog-13069) ./testbench.sv(700): near "endtask": syntax error, unexpected endtask.
# ** Error: (vlog-13069) ./testbench.sv(711): near "endtask": syntax error, unexpected endtask.
# End time: 15:40:31 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 6, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:41:05 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:41:06 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:41:06 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 15:41:06 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:41:06 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 15:41:06 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:41:06 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 15:41:06 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:41:06 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 15:41:07 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:41:07 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 15:41:07 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:41:07 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 15:41:07 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:41:07 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" ./testbench.sv 
# ** Error (suppressible): ./testbench.sv(509): (vlog-2244) Variable 'arb' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error: (vlog-13069) ./testbench.sv(675): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ./testbench.sv(679): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ./testbench.sv(689): near "endtask": syntax error, unexpected endtask.
# ** Warning: ./testbench.sv(697): (vlog-2623) Undefined variable: mx_dly_amt.
# ** Error: (vlog-13069) ./testbench.sv(700): near "endtask": syntax error, unexpected endtask.
# ** Error: (vlog-13069) ./testbench.sv(711): near "endtask": syntax error, unexpected endtask.
# End time: 15:41:07 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 6, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:42:33 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:42:33 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:42:33 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 15:42:34 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:42:34 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 15:42:34 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:42:34 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 15:42:34 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:42:34 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 15:42:34 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:42:34 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 15:42:35 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:42:35 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 15:42:35 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:42:35 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" ./testbench.sv 
# ** Error (suppressible): ./testbench.sv(509): (vlog-2244) Variable 'arb' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# End time: 15:42:35 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:43:17 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:43:17 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:43:17 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 15:43:18 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:43:18 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 15:43:18 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:43:18 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 15:43:18 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:43:18 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 15:43:18 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:43:18 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 15:43:19 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:43:19 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 15:43:19 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:43:19 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" ./testbench.sv 
# -- Compiling package testbench_sv_unit
# ** Error (suppressible): (vlog-13276) ./testbench.sv(407): Could not find field/method name (inMap_d) in 'tp' of 'tp.inMap_d'.
# ** Error (suppressible): (vlog-13276) ./testbench.sv(407): Could not find field/method name (inMap_h) in 'tp' of 'tp.inMap_h'.
# ** Error (suppressible): (vlog-13276) ./testbench.sv(407): Could not find field/method name (inMap_w) in 'tp' of 'tp.inMap_w'.
# ** Error (suppressible): ./testbench.sv(580): (vlog-13266) No actual value has been specified for a formal argument 'init_i' that does not have a default value.
# ** Error (suppressible): ./testbench.sv(580): (vlog-13266) No actual value has been specified for a formal argument 'tp' that does not have a default value.
# -- Compiling module testbench
# ** Error (suppressible): (vlog-13276) ./testbench.sv(407): Could not find field/method name (inMap_d) in 'tp' of 'tp.inMap_d'.
# ** Error (suppressible): (vlog-13276) ./testbench.sv(407): Could not find field/method name (inMap_h) in 'tp' of 'tp.inMap_h'.
# ** Error (suppressible): (vlog-13276) ./testbench.sv(407): Could not find field/method name (inMap_w) in 'tp' of 'tp.inMap_w'.
# ** Error (suppressible): ./testbench.sv(580): (vlog-13266) No actual value has been specified for a formal argument 'init_i' that does not have a default value.
# ** Error (suppressible): ./testbench.sv(580): (vlog-13266) No actual value has been specified for a formal argument 'tp' that does not have a default value.
# ** Error: ./testbench.sv(309): Number of actuals and formals does not match in task call.
# End time: 15:43:19 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:45:45 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:45:46 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:45:46 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 15:45:46 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:45:46 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 15:45:46 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:45:46 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 15:45:46 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:45:46 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 15:45:47 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:45:47 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 15:45:47 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:45:47 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 15:45:47 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:45:47 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" ./testbench.sv 
# -- Compiling package testbench_sv_unit
# ** Error (suppressible): (vlog-13276) ./testbench.sv(333): Could not find field/method name (imMap_d) in 'tp' of 'tp.imMap_d'.
# ** Error (suppressible): (vlog-13276) ./testbench.sv(334): Could not find field/method name (imMap_h) in 'tp' of 'tp.imMap_h'.
# ** Error (suppressible): (vlog-13276) ./testbench.sv(335): Could not find field/method name (imMap_w) in 'tp' of 'tp.imMap_w'.
# -- Compiling module testbench
# ** Error (suppressible): (vlog-13276) ./testbench.sv(333): Could not find field/method name (imMap_d) in 'tp' of 'tp.imMap_d'.
# ** Error (suppressible): (vlog-13276) ./testbench.sv(334): Could not find field/method name (imMap_h) in 'tp' of 'tp.imMap_h'.
# ** Error (suppressible): (vlog-13276) ./testbench.sv(335): Could not find field/method name (imMap_w) in 'tp' of 'tp.imMap_w'.
# ** Error: ./testbench.sv(309): Number of actuals and formals does not match in task call.
# End time: 15:45:47 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:46:25 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:46:25 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:46:25 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 15:46:25 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:46:25 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 15:46:25 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:46:25 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 15:46:26 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:46:26 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 15:46:26 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:46:26 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 15:46:26 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:46:26 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 15:46:26 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:46:26 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" ./testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Compiling module testbench
# ** Error: ./testbench.sv(309): Number of actuals and formals does not match in task call.
# End time: 15:46:27 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:02 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:47:03 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:03 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 15:47:03 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:03 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 15:47:03 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:03 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 15:47:03 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:03 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 15:47:04 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:04 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 15:47:04 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:04 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 15:47:04 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:04 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" ./testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:47:04 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:04 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/convMap_fifo/sim/convMap_fifo.v 
# -- Compiling module convMap_fifo
# 
# Top level modules:
# 	convMap_fifo
# End time: 15:47:05 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:05 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/partMap_fifo/sim/partMap_fifo.v 
# -- Compiling module partMap_fifo
# 
# Top level modules:
# 	partMap_fifo
# End time: 15:47:05 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:05 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/resdMap_fifo/sim/resdMap_fifo.v 
# -- Compiling module resdMap_fifo
# 
# Top level modules:
# 	resdMap_fifo
# End time: 15:47:05 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:05 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/sim/conv1x1_dwc_fifo.v 
# -- Compiling module conv1x1_dwc_fifo
# 
# Top level modules:
# 	conv1x1_dwc_fifo
# End time: 15:47:05 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:05 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/outbuf_fifo/sim/outbuf_fifo.v 
# -- Compiling module outbuf_fifo
# 
# Top level modules:
# 	outbuf_fifo
# End time: 15:47:06 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:06 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/prevMap_fifo/sim/prevMap_fifo.v 
# -- Compiling module prevMap_fifo
# 
# Top level modules:
# 	prevMap_fifo
# End time: 15:47:06 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:06 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/job_fetch_fifo/sim/job_fetch_fifo.v 
# -- Compiling module job_fetch_fifo
# 
# Top level modules:
# 	job_fetch_fifo
# End time: 15:47:06 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:06 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/res_dwc_fifo/sim/res_dwc_fifo.v 
# -- Compiling module res_dwc_fifo
# 
# Top level modules:
# 	res_dwc_fifo
# End time: 15:47:06 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:06 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/sim/trans_in_meta_fifo.v 
# -- Compiling module trans_in_meta_fifo
# 
# Top level modules:
# 	trans_in_meta_fifo
# End time: 15:47:07 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:07 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/sim/trans_in_pyld_fifo.v 
# -- Compiling module trans_in_pyld_fifo
# 
# Top level modules:
# 	trans_in_pyld_fifo
# End time: 15:47:07 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:07 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/sim/trans_eg_meta_fifo.v 
# -- Compiling module trans_eg_meta_fifo
# 
# Top level modules:
# 	trans_eg_meta_fifo
# End time: 15:47:07 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:07 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/sim/trans_eg_pyld_fifo.v 
# -- Compiling module trans_eg_pyld_fifo
# 
# Top level modules:
# 	trans_eg_pyld_fifo
# End time: 15:47:07 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:07 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/krnl1x1_bram/sim/krnl1x1_bram.v 
# -- Compiling module krnl1x1_bram
# 
# Top level modules:
# 	krnl1x1_bram
# End time: 15:47:08 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:08 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/sim/krnl1x1Bias_bram.v 
# -- Compiling module krnl1x1Bias_bram
# 
# Top level modules:
# 	krnl1x1Bias_bram
# End time: 15:47:08 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:47:08 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/sim/krnl1x1Bias_dwc_fifo.v 
# -- Compiling module krnl1x1Bias_dwc_fifo
# 
# Top level modules:
# 	krnl1x1Bias_dwc_fifo
# End time: 15:47:08 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:00 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 16:13:00 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:01 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 16:13:01 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:01 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 16:13:01 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:01 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 16:13:01 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:01 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 16:13:02 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:02 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 16:13:02 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:02 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 16:13:02 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:02 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" ./testbench.sv 
# -- Compiling package testbench_sv_unit
# ** Error (suppressible): ./testbench.sv(394): (vlog-13266) No actual value has been specified for a formal argument 'tp' that does not have a default value.
# ** Error (suppressible): ./testbench.sv(394): (vlog-13266) No actual value has been specified for a formal argument 'apt' that does not have a default value.
# -- Compiling module testbench
# ** Error (suppressible): ./testbench.sv(394): (vlog-13266) No actual value has been specified for a formal argument 'tp' that does not have a default value.
# ** Error (suppressible): ./testbench.sv(394): (vlog-13266) No actual value has been specified for a formal argument 'apt' that does not have a default value.
# ** Warning: ./testbench.sv(288): (vlog-2240) Treating stand-alone use of function 'genAcclParamTup' as an implicit VOID cast.
# ** Error: ./testbench.sv(307): Number of actuals and formals does not match in task call.
# End time: 16:13:02 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 5, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:29 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 16:13:29 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:29 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 16:13:29 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:29 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 16:13:30 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:30 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 16:13:30 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:30 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 16:13:30 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:30 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 16:13:30 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:30 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 16:13:31 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:31 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" ./testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Compiling module testbench
# ** Warning: ./testbench.sv(288): (vlog-2240) Treating stand-alone use of function 'genAcclParamTup' as an implicit VOID cast.
# ** Error: ./testbench.sv(307): Number of actuals and formals does not match in task call.
# End time: 16:13:31 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 20
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:55 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 16:13:55 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:55 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# 
# Top level modules:
# 	cnn_layer_accel_FAS
# End time: 16:13:56 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:56 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.v 
# -- Compiling module cnn_layer_accel_conv1x1_pip
# 
# Top level modules:
# 	cnn_layer_accel_conv1x1_pip
# End time: 16:13:56 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:56 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.v 
# -- Compiling module cnn_layer_accel_FAS_pip_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_FAS_pip_ctrl
# End time: 16:13:56 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:56 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.v 
# -- Compiling module cnn_layer_accel_FAS_vec_add
# 
# Top level modules:
# 	cnn_layer_accel_FAS_vec_add
# End time: 16:13:56 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:56 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.v 
# -- Compiling module cnn_layer_accel_trans_eg_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_eg_fifo
# End time: 16:13:57 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:57 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.v 
# -- Compiling module cnn_layer_accel_trans_in_fifo
# 
# Top level modules:
# 	cnn_layer_accel_trans_in_fifo
# End time: 16:13:57 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:57 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/verif_lib/" ./testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Compiling module testbench
# ** Warning: ./testbench.sv(288): (vlog-2240) Treating stand-alone use of function 'genAcclParamTup' as an implicit VOID cast.
# 
# Top level modules:
# 	testbench
# End time: 16:13:57 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:57 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/convMap_fifo/sim/convMap_fifo.v 
# -- Compiling module convMap_fifo
# 
# Top level modules:
# 	convMap_fifo
# End time: 16:13:57 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:57 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/partMap_fifo/sim/partMap_fifo.v 
# -- Compiling module partMap_fifo
# 
# Top level modules:
# 	partMap_fifo
# End time: 16:13:58 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:58 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/resdMap_fifo/sim/resdMap_fifo.v 
# -- Compiling module resdMap_fifo
# 
# Top level modules:
# 	resdMap_fifo
# End time: 16:13:58 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:58 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/sim/conv1x1_dwc_fifo.v 
# -- Compiling module conv1x1_dwc_fifo
# 
# Top level modules:
# 	conv1x1_dwc_fifo
# End time: 16:13:58 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:58 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/outbuf_fifo/sim/outbuf_fifo.v 
# -- Compiling module outbuf_fifo
# 
# Top level modules:
# 	outbuf_fifo
# End time: 16:13:58 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:58 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/prevMap_fifo/sim/prevMap_fifo.v 
# -- Compiling module prevMap_fifo
# 
# Top level modules:
# 	prevMap_fifo
# End time: 16:13:59 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:59 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/job_fetch_fifo/sim/job_fetch_fifo.v 
# -- Compiling module job_fetch_fifo
# 
# Top level modules:
# 	job_fetch_fifo
# End time: 16:13:59 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:59 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/res_dwc_fifo/sim/res_dwc_fifo.v 
# -- Compiling module res_dwc_fifo
# 
# Top level modules:
# 	res_dwc_fifo
# End time: 16:13:59 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:59 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/sim/trans_in_meta_fifo.v 
# -- Compiling module trans_in_meta_fifo
# 
# Top level modules:
# 	trans_in_meta_fifo
# End time: 16:13:59 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:59 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/sim/trans_in_pyld_fifo.v 
# -- Compiling module trans_in_pyld_fifo
# 
# Top level modules:
# 	trans_in_pyld_fifo
# End time: 16:14:00 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:14:00 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/sim/trans_eg_meta_fifo.v 
# -- Compiling module trans_eg_meta_fifo
# 
# Top level modules:
# 	trans_eg_meta_fifo
# End time: 16:14:00 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:14:00 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/sim/trans_eg_pyld_fifo.v 
# -- Compiling module trans_eg_pyld_fifo
# 
# Top level modules:
# 	trans_eg_pyld_fifo
# End time: 16:14:00 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:14:00 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/krnl1x1_bram/sim/krnl1x1_bram.v 
# -- Compiling module krnl1x1_bram
# 
# Top level modules:
# 	krnl1x1_bram
# End time: 16:14:00 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:14:00 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/sim/krnl1x1Bias_bram.v 
# -- Compiling module krnl1x1Bias_bram
# 
# Top level modules:
# 	krnl1x1Bias_bram
# End time: 16:14:01 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:14:01 on Aug 04,2021
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2018.3/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/sim/krnl1x1Bias_dwc_fifo.v 
# -- Compiling module krnl1x1Bias_dwc_fifo
# 
# Top level modules:
# 	krnl1x1Bias_dwc_fifo
# End time: 16:14:01 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
