Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  2 22:48:17 2024
| Host         : ECE-PHO115-12 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_top_control_sets_placed.rpt
| Design       : vga_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            9 |
| No           | No                    | Yes                    |              34 |           12 |
| No           | Yes                   | No                     |              50 |           16 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+
|        Clock Signal        |        Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG             |                             |                             |                1 |              2 |         2.00 |
|  clkDiv/tempClk_reg_0_BUFG |                             | vga_con/led_on_reg[2]_2     |                1 |              4 |         4.00 |
|  clkDiv/tempClk_reg_0_BUFG |                             | vga_con/led_on_reg[2]_0     |                1 |              4 |         4.00 |
|  clkDiv/tempClk_reg_0_BUFG |                             | vga_con/led_on_reg[2]_1     |                1 |              4 |         4.00 |
|  clkDiv/tempClk_reg_0_BUFG | vga_con/widthPos[9]_i_1_n_0 |                             |                2 |              4 |         2.00 |
|  clkDiv/tempClk_reg_0_BUFG |                             |                             |                5 |              5 |         1.00 |
|  clkDiv/tempClk_reg_0_BUFG | vga_con/widthPos[9]_i_1_n_0 | vga_con/heightPos           |                2 |              6 |         3.00 |
|  newClk2_BUFG              |                             |                             |                3 |              9 |         3.00 |
|  clkDiv/tempClk_reg_0_BUFG |                             | vga_con/widthPos[9]_i_1_n_0 |                4 |             10 |         2.50 |
|  newClk2_BUFG              |                             | puck/ball_x[9]_i_1_n_0      |                3 |             10 |         3.33 |
|  newClk2_BUFG              | puck/ball_y[9]_i_1_n_0      | puck/ball_x[9]_i_1_n_0      |                3 |             10 |         3.33 |
|  newClk2_BUFG              |                             | rst_IBUF                    |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG             |                             | rst_IBUF                    |               12 |             34 |         2.83 |
+----------------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+


