From killpack@eng.utah.edu  Thu May  4 14:41:21 2000
Return-Path: <killpack@eng.utah.edu>
Received: from localhost (killpack@localhost)
	by chou.elen.utah.edu (8.9.3/8.9.3) with ESMTP id OAA06208
	for <atacs-bugs@shang.elen.utah.edu>; Thu, 4 May 2000 14:41:21 -0600
X-Authentication-Warning: chou.elen.utah.edu: killpack owned process doing -bs
Date: Thu, 4 May 2000 14:41:21 -0600 (MDT)
From: Kip Killpack <killpack@eng.utah.edu>
X-Sender: killpack@chou.elen.utah.edu
To: atacs-bugs@shang.elen.utah.edu
Subject: Internal signals for hse spec
Message-ID: <Pine.LNX.4.10.10005041438100.6200-100000@chou.elen.utah.edu>
MIME-Version: 1.0
Content-Type: TEXT/PLAIN; charset=US-ASCII

In hse I have to declare internal signals as outputs so that they will get
synthesized - however - storevhd will then put them in the entity
declaration as outputs rather than putting them as internal signal
declarations.

example file - my favorite and yours - the and2_a.hse

Kipper the bug logger - kinda like a lumber jack.

/*
--------------------------------------------------------------------------
 ** pre-charged half-buffer AND gate
 ** command line: 
 ** atacs -mV -mE -mz -mU -mP -mT -ms -mc -mD -eR -lh -M20 -ya -sv
and2_a.hse
 **
 ** and2_a.prs
 **
 */
module and2_a;

delay celtgate  = <65, 135>;
delay standgate = <33, 67>;
delay envdelay  = <65, inf>;    /* 1 celt gate */

output aibar = { true, standgate };
output bibar = { true, standgate };
output ci    = { true, standgate };
output abi   = { true, celtgate };
output en    = { true, celtgate };

input a0 = {false, envdelay};
input a1 = {false, envdelay};

input b0 = {false, envdelay};
input b1 = {false, envdelay};

input  ce = {false, envdelay};
output c0 = {false, celtgate};
output c1 = {false, celtgate};


process main;
*[ 
   [ce];
   [ b0 & a0 -> c0+ |
     a0 & b1 -> c0+ |
     a1 & b0 -> c0+ |
     a1 & b1 -> c1+ ]; 
 
   [~en];   /* en- */   
   [~ce];
   [ c0 -> c0- | c1 -> c1- ];
   [ ~a0 & ~a1 & ~b0 & ~b1 ];
   [en]    /* en+ */
]
endprocess

/*
---------------------------------------------------------------------------
 ** Gate descriptions for en
 **
---------------------------------------------------------------------------
 */
gate aibar;
  ( a0 | a1 ) -> aibar-
  ( ~a0 & ~a1 ) -> aibar+
endgate

gate bibar;
  ( b0 | b1 ) -> bibar-
  ( ~b0 & ~b1 ) -> bibar+
endgate

gate ci;
  ( c0 | c1 ) -> ci-
  ( ~c0 & ~c1 ) -> ci+
endgate

gate abi;
  ( ~aibar & ~bibar ) -> abi-
  ( aibar & bibar ) -> abi+
endgate

gate en;
  ( ~abi & ~ci ) -> en-
  ( abi & ci ) -> en+
endgate

/*
---------------------------------------------------------------------------
 ** Environment processes
 **
---------------------------------------------------------------------------
 */

process a;
*[ 
   [ true -> a0+ | true -> a1+ ]; 
   [~en]; 
   [ a0 -> a0- | a1 -> a1- ];
   [en]
 ]
endprocess

process b;
*[ 
   [ true -> b0+ | true -> b1+ ]; 
   [~en]; 
   [ b0 -> b0- | b1 -> b1- ];
   [en]
 ]
endprocess

process c;
*[ 
   ce+; 
   [ c0 | c1 ]; 
   ce-; 
   [ ~c0 & ~c1 ] 
 ]
endprocess

endmodule

 
         

