Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 31 02:38:09 2023
| Host         : DESKTOP-6HUJUEN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TheBigSource_timing_summary_routed.rpt -pb TheBigSource_timing_summary_routed.pb -rpx TheBigSource_timing_summary_routed.rpx -warn_on_violation
| Design       : TheBigSource
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     17          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   21          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (3)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: synchroniser/internal_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: synchroniser/internal_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: synchroniser/internal_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: synchroniser/internal_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: synchroniser/internal_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: synchroniser/internal_state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: synchroniser/internal_state_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: synchroniser/internal_state_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: synchroniser/synced_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.210        0.000                      0                  423        0.046        0.000                      0                  423        4.500        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.210        0.000                      0                  423        0.046        0.000                      0                  423        4.500        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 CU_REGISTER/internal_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[0][2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.801ns (26.622%)  route 2.208ns (73.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 10.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.631     5.233    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.478     5.711 f  CU_REGISTER/internal_state_reg[1]/Q
                         net (fo=20, routed)          1.273     6.984    CU_REGISTER/Q[1]
    SLICE_X7Y101         LUT4 (Prop_lut4_I0_O)        0.323     7.307 r  CU_REGISTER/reg[15][7]_i_1/O
                         net (fo=128, routed)         0.935     8.242    displayingBUFFER/SR[0]
    SLICE_X2Y98          FDRE                                         r  displayingBUFFER/reg_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.606    10.029    displayingBUFFER/CLK
    SLICE_X2Y98          FDRE                                         r  displayingBUFFER/reg_reg[0][2]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.209    
                         clock uncertainty           -0.035    10.173    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.721     9.452    displayingBUFFER/reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.452    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 CU_REGISTER/internal_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[1][2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.801ns (26.622%)  route 2.208ns (73.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 10.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.631     5.233    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.478     5.711 f  CU_REGISTER/internal_state_reg[1]/Q
                         net (fo=20, routed)          1.273     6.984    CU_REGISTER/Q[1]
    SLICE_X7Y101         LUT4 (Prop_lut4_I0_O)        0.323     7.307 r  CU_REGISTER/reg[15][7]_i_1/O
                         net (fo=128, routed)         0.935     8.242    displayingBUFFER/SR[0]
    SLICE_X2Y98          FDRE                                         r  displayingBUFFER/reg_reg[1][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.606    10.029    displayingBUFFER/CLK
    SLICE_X2Y98          FDRE                                         r  displayingBUFFER/reg_reg[1][2]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.209    
                         clock uncertainty           -0.035    10.173    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.721     9.452    displayingBUFFER/reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                          9.452    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 CU_REGISTER/internal_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[2][2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.801ns (26.622%)  route 2.208ns (73.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 10.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.631     5.233    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.478     5.711 f  CU_REGISTER/internal_state_reg[1]/Q
                         net (fo=20, routed)          1.273     6.984    CU_REGISTER/Q[1]
    SLICE_X7Y101         LUT4 (Prop_lut4_I0_O)        0.323     7.307 r  CU_REGISTER/reg[15][7]_i_1/O
                         net (fo=128, routed)         0.935     8.242    displayingBUFFER/SR[0]
    SLICE_X2Y98          FDRE                                         r  displayingBUFFER/reg_reg[2][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.606    10.029    displayingBUFFER/CLK
    SLICE_X2Y98          FDRE                                         r  displayingBUFFER/reg_reg[2][2]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.209    
                         clock uncertainty           -0.035    10.173    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.721     9.452    displayingBUFFER/reg_reg[2][2]
  -------------------------------------------------------------------
                         required time                          9.452    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 CU_REGISTER/internal_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[0][0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.801ns (26.541%)  route 2.217ns (73.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 10.010 - 5.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.631     5.233    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.478     5.711 f  CU_REGISTER/internal_state_reg[1]/Q
                         net (fo=20, routed)          1.273     6.984    CU_REGISTER/Q[1]
    SLICE_X7Y101         LUT4 (Prop_lut4_I0_O)        0.323     7.307 r  CU_REGISTER/reg[15][7]_i_1/O
                         net (fo=128, routed)         0.944     8.251    displayingBUFFER/SR[0]
    SLICE_X6Y101         FDRE                                         r  displayingBUFFER/reg_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.588    10.010    displayingBUFFER/CLK
    SLICE_X6Y101         FDRE                                         r  displayingBUFFER/reg_reg[0][0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.269    
                         clock uncertainty           -0.035    10.234    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.721     9.513    displayingBUFFER/reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.513    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 CU_REGISTER/internal_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[10][0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.801ns (26.541%)  route 2.217ns (73.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 10.010 - 5.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.631     5.233    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.478     5.711 f  CU_REGISTER/internal_state_reg[1]/Q
                         net (fo=20, routed)          1.273     6.984    CU_REGISTER/Q[1]
    SLICE_X7Y101         LUT4 (Prop_lut4_I0_O)        0.323     7.307 r  CU_REGISTER/reg[15][7]_i_1/O
                         net (fo=128, routed)         0.944     8.251    displayingBUFFER/SR[0]
    SLICE_X6Y101         FDRE                                         r  displayingBUFFER/reg_reg[10][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.588    10.010    displayingBUFFER/CLK
    SLICE_X6Y101         FDRE                                         r  displayingBUFFER/reg_reg[10][0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.269    
                         clock uncertainty           -0.035    10.234    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.721     9.513    displayingBUFFER/reg_reg[10][0]
  -------------------------------------------------------------------
                         required time                          9.513    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 CU_REGISTER/internal_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[11][0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.801ns (26.541%)  route 2.217ns (73.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 10.010 - 5.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.631     5.233    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.478     5.711 f  CU_REGISTER/internal_state_reg[1]/Q
                         net (fo=20, routed)          1.273     6.984    CU_REGISTER/Q[1]
    SLICE_X7Y101         LUT4 (Prop_lut4_I0_O)        0.323     7.307 r  CU_REGISTER/reg[15][7]_i_1/O
                         net (fo=128, routed)         0.944     8.251    displayingBUFFER/SR[0]
    SLICE_X6Y101         FDRE                                         r  displayingBUFFER/reg_reg[11][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.588    10.010    displayingBUFFER/CLK
    SLICE_X6Y101         FDRE                                         r  displayingBUFFER/reg_reg[11][0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.269    
                         clock uncertainty           -0.035    10.234    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.721     9.513    displayingBUFFER/reg_reg[11][0]
  -------------------------------------------------------------------
                         required time                          9.513    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 CU_REGISTER/internal_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[1][0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.801ns (26.541%)  route 2.217ns (73.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 10.010 - 5.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.631     5.233    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.478     5.711 f  CU_REGISTER/internal_state_reg[1]/Q
                         net (fo=20, routed)          1.273     6.984    CU_REGISTER/Q[1]
    SLICE_X7Y101         LUT4 (Prop_lut4_I0_O)        0.323     7.307 r  CU_REGISTER/reg[15][7]_i_1/O
                         net (fo=128, routed)         0.944     8.251    displayingBUFFER/SR[0]
    SLICE_X6Y101         FDRE                                         r  displayingBUFFER/reg_reg[1][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.588    10.010    displayingBUFFER/CLK
    SLICE_X6Y101         FDRE                                         r  displayingBUFFER/reg_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.269    
                         clock uncertainty           -0.035    10.234    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.721     9.513    displayingBUFFER/reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                          9.513    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 CU_REGISTER/internal_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[2][0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.801ns (26.541%)  route 2.217ns (73.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 10.010 - 5.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.631     5.233    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.478     5.711 f  CU_REGISTER/internal_state_reg[1]/Q
                         net (fo=20, routed)          1.273     6.984    CU_REGISTER/Q[1]
    SLICE_X7Y101         LUT4 (Prop_lut4_I0_O)        0.323     7.307 r  CU_REGISTER/reg[15][7]_i_1/O
                         net (fo=128, routed)         0.944     8.251    displayingBUFFER/SR[0]
    SLICE_X6Y101         FDRE                                         r  displayingBUFFER/reg_reg[2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.588    10.010    displayingBUFFER/CLK
    SLICE_X6Y101         FDRE                                         r  displayingBUFFER/reg_reg[2][0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.269    
                         clock uncertainty           -0.035    10.234    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.721     9.513    displayingBUFFER/reg_reg[2][0]
  -------------------------------------------------------------------
                         required time                          9.513    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 CU_REGISTER/internal_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[0][3]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.801ns (26.401%)  route 2.233ns (73.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 10.027 - 5.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.631     5.233    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.478     5.711 f  CU_REGISTER/internal_state_reg[1]/Q
                         net (fo=20, routed)          1.273     6.984    CU_REGISTER/Q[1]
    SLICE_X7Y101         LUT4 (Prop_lut4_I0_O)        0.323     7.307 r  CU_REGISTER/reg[15][7]_i_1/O
                         net (fo=128, routed)         0.960     8.267    displayingBUFFER/SR[0]
    SLICE_X4Y99          FDRE                                         r  displayingBUFFER/reg_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.604    10.027    displayingBUFFER/CLK
    SLICE_X4Y99          FDRE                                         r  displayingBUFFER/reg_reg[0][3]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.207    
                         clock uncertainty           -0.035    10.171    
    SLICE_X4Y99          FDRE (Setup_fdre_C_R)       -0.628     9.543    displayingBUFFER/reg_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 CU_REGISTER/internal_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[0][7]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.801ns (26.401%)  route 2.233ns (73.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 10.027 - 5.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.631     5.233    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.478     5.711 f  CU_REGISTER/internal_state_reg[1]/Q
                         net (fo=20, routed)          1.273     6.984    CU_REGISTER/Q[1]
    SLICE_X7Y101         LUT4 (Prop_lut4_I0_O)        0.323     7.307 r  CU_REGISTER/reg[15][7]_i_1/O
                         net (fo=128, routed)         0.960     8.267    displayingBUFFER/SR[0]
    SLICE_X4Y99          FDRE                                         r  displayingBUFFER/reg_reg[0][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.604    10.027    displayingBUFFER/CLK
    SLICE_X4Y99          FDRE                                         r  displayingBUFFER/reg_reg[0][7]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.207    
                         clock uncertainty           -0.035    10.171    
    SLICE_X4Y99          FDRE (Setup_fdre_C_R)       -0.628     9.543    displayingBUFFER/reg_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  1.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 displayingBUFFER/reg_reg[8][6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[7][6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.332ns  (logic 0.151ns (45.448%)  route 0.181ns (54.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 6.524 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.605     6.524    displayingBUFFER/CLK
    SLICE_X2Y99          FDRE                                         r  displayingBUFFER/reg_reg[8][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.151     6.675 r  displayingBUFFER/reg_reg[8][6]/Q
                         net (fo=2, routed)           0.181     6.857    displayingBUFFER/reg_reg[8][6]
    SLICE_X1Y100         FDRE                                         r  displayingBUFFER/reg_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.872     7.037    displayingBUFFER/CLK
    SLICE_X1Y100         FDRE                                         r  displayingBUFFER/reg_reg[7][6]/C  (IS_INVERTED)
                         clock pessimism             -0.245     6.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.019     6.810    displayingBUFFER/reg_reg[7][6]
  -------------------------------------------------------------------
                         required time                         -6.810    
                         arrival time                           6.857    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 FrequencyDivider/internal_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FrequencyDivider/internal_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.288ns (62.532%)  route 0.173ns (37.468%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.605     1.524    FrequencyDivider/CLK
    SLICE_X1Y99          FDRE                                         r  FrequencyDivider/internal_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  FrequencyDivider/internal_state_reg[0]/Q
                         net (fo=3, routed)           0.173     1.838    FrequencyDivider/internal_state_reg_n_0_[0]
    SLICE_X0Y100         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.985 r  FrequencyDivider/internal_state0_carry/O[0]
                         net (fo=1, routed)           0.000     1.985    FrequencyDivider/p_1_in[1]
    SLICE_X0Y100         FDRE                                         r  FrequencyDivider/internal_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.872     2.037    FrequencyDivider/CLK
    SLICE_X0Y100         FDRE                                         r  FrequencyDivider/internal_state_reg[1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    FrequencyDivider/internal_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 FrequencyDivider/internal_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FrequencyDivider/internal_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.308ns (64.091%)  route 0.173ns (35.909%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.605     1.524    FrequencyDivider/CLK
    SLICE_X1Y99          FDRE                                         r  FrequencyDivider/internal_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  FrequencyDivider/internal_state_reg[0]/Q
                         net (fo=3, routed)           0.173     1.838    FrequencyDivider/internal_state_reg_n_0_[0]
    SLICE_X0Y100         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     2.005 r  FrequencyDivider/internal_state0_carry/O[2]
                         net (fo=1, routed)           0.000     2.005    FrequencyDivider/p_1_in[3]
    SLICE_X0Y100         FDRE                                         r  FrequencyDivider/internal_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.872     2.037    FrequencyDivider/CLK
    SLICE_X0Y100         FDRE                                         r  FrequencyDivider/internal_state_reg[3]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    FrequencyDivider/internal_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 displayingBUFFER/reg_reg[15][6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[14][6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.469ns  (logic 0.167ns (35.630%)  route 0.302ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 7.040 - 5.000 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 6.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.570     6.489    displayingBUFFER/CLK
    SLICE_X8Y101         FDRE                                         r  displayingBUFFER/reg_reg[15][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.167     6.656 r  displayingBUFFER/reg_reg[15][6]/Q
                         net (fo=1, routed)           0.302     6.958    displayingBUFFER/reg[15][6]
    SLICE_X4Y99          FDRE                                         r  displayingBUFFER/reg_reg[14][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.875     7.040    displayingBUFFER/CLK
    SLICE_X4Y99          FDRE                                         r  displayingBUFFER/reg_reg[14][6]/C  (IS_INVERTED)
                         clock pessimism             -0.245     6.794    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.054     6.848    displayingBUFFER/reg_reg[14][6]
  -------------------------------------------------------------------
                         required time                         -6.848    
                         arrival time                           6.958    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 FrequencyDivider/internal_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FrequencyDivider/internal_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.316ns (64.679%)  route 0.173ns (35.321%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.605     1.524    FrequencyDivider/CLK
    SLICE_X1Y99          FDRE                                         r  FrequencyDivider/internal_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  FrequencyDivider/internal_state_reg[0]/Q
                         net (fo=3, routed)           0.173     1.838    FrequencyDivider/internal_state_reg_n_0_[0]
    SLICE_X0Y100         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     2.013 r  FrequencyDivider/internal_state0_carry/O[1]
                         net (fo=1, routed)           0.000     2.013    FrequencyDivider/p_1_in[2]
    SLICE_X0Y100         FDRE                                         r  FrequencyDivider/internal_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.872     2.037    FrequencyDivider/CLK
    SLICE_X0Y100         FDRE                                         r  FrequencyDivider/internal_state_reg[2]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    FrequencyDivider/internal_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FrequencyDivider/internal_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FrequencyDivider/internal_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.330ns (65.663%)  route 0.173ns (34.337%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.605     1.524    FrequencyDivider/CLK
    SLICE_X1Y99          FDRE                                         r  FrequencyDivider/internal_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  FrequencyDivider/internal_state_reg[0]/Q
                         net (fo=3, routed)           0.173     1.838    FrequencyDivider/internal_state_reg_n_0_[0]
    SLICE_X0Y100         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189     2.027 r  FrequencyDivider/internal_state0_carry/O[3]
                         net (fo=1, routed)           0.000     2.027    FrequencyDivider/p_1_in[4]
    SLICE_X0Y100         FDRE                                         r  FrequencyDivider/internal_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.872     2.037    FrequencyDivider/CLK
    SLICE_X0Y100         FDRE                                         r  FrequencyDivider/internal_state_reg[4]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    FrequencyDivider/internal_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 displayingBUFFER/reg_reg[1][1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[0][1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.264ns  (logic 0.146ns (55.242%)  route 0.118ns (44.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.517ns = ( 6.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.598     6.517    displayingBUFFER/CLK
    SLICE_X4Y101         FDRE                                         r  displayingBUFFER/reg_reg[1][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.146     6.663 r  displayingBUFFER/reg_reg[1][1]/Q
                         net (fo=1, routed)           0.118     6.782    displayingBUFFER/reg[1][1]
    SLICE_X3Y101         FDRE                                         r  displayingBUFFER/reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.872     7.037    displayingBUFFER/CLK
    SLICE_X3Y101         FDRE                                         r  displayingBUFFER/reg_reg[0][1]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.557    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.073     6.630    displayingBUFFER/reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -6.630    
                         arrival time                           6.782    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 displayingBUFFER/reg_reg[10][7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[9][7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.272ns  (logic 0.146ns (53.650%)  route 0.126ns (46.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.517ns = ( 6.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.598     6.517    displayingBUFFER/CLK
    SLICE_X5Y100         FDRE                                         r  displayingBUFFER/reg_reg[10][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.146     6.663 r  displayingBUFFER/reg_reg[10][7]/Q
                         net (fo=2, routed)           0.126     6.790    displayingBUFFER/reg_reg[10][7]
    SLICE_X3Y100         FDRE                                         r  displayingBUFFER/reg_reg[9][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.872     7.037    displayingBUFFER/CLK
    SLICE_X3Y100         FDRE                                         r  displayingBUFFER/reg_reg[9][7]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.557    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.079     6.636    displayingBUFFER/reg_reg[9][7]
  -------------------------------------------------------------------
                         required time                         -6.636    
                         arrival time                           6.790    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 displayingBUFFER/reg_reg[10][1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[9][1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.275ns  (logic 0.146ns (53.115%)  route 0.129ns (46.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 7.034 - 5.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 6.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.599     6.518    displayingBUFFER/CLK
    SLICE_X3Y101         FDRE                                         r  displayingBUFFER/reg_reg[10][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.146     6.664 r  displayingBUFFER/reg_reg[10][1]/Q
                         net (fo=2, routed)           0.129     6.793    displayingBUFFER/reg_reg[10][1]
    SLICE_X5Y101         FDRE                                         r  displayingBUFFER/reg_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.868     7.034    displayingBUFFER/CLK
    SLICE_X5Y101         FDRE                                         r  displayingBUFFER/reg_reg[9][1]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.554    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.085     6.639    displayingBUFFER/reg_reg[9][1]
  -------------------------------------------------------------------
                         required time                         -6.639    
                         arrival time                           6.793    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 displayingBUFFER/reg_reg[14][6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[13][6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.275ns  (logic 0.146ns (53.051%)  route 0.129ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 7.043 - 5.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 6.523 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.604     6.523    displayingBUFFER/CLK
    SLICE_X4Y99          FDRE                                         r  displayingBUFFER/reg_reg[14][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.146     6.669 r  displayingBUFFER/reg_reg[14][6]/Q
                         net (fo=2, routed)           0.129     6.799    displayingBUFFER/reg_reg[14][6]
    SLICE_X2Y99          FDRE                                         r  displayingBUFFER/reg_reg[13][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.878     7.043    displayingBUFFER/CLK
    SLICE_X2Y99          FDRE                                         r  displayingBUFFER/reg_reg[13][6]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.563    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.067     6.630    displayingBUFFER/reg_reg[13][6]
  -------------------------------------------------------------------
                         required time                         -6.630    
                         arrival time                           6.799    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk_int }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_int_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y100    CU_REGISTER/internal_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y100    CU_REGISTER/internal_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y100    CU_REGISTER/internal_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y100    CU_REGISTER/internal_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y99     FrequencyDivider/internal_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    FrequencyDivider/internal_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    FrequencyDivider/internal_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    FrequencyDivider/internal_state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    FrequencyDivider/internal_state_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y100    CU_REGISTER/internal_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y100    CU_REGISTER/internal_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y100    CU_REGISTER/internal_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y100    CU_REGISTER/internal_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y100    CU_REGISTER/internal_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y100    CU_REGISTER/internal_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y100    CU_REGISTER/internal_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y100    CU_REGISTER/internal_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     FrequencyDivider/internal_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     FrequencyDivider/internal_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y100    CU_REGISTER/internal_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y100    CU_REGISTER/internal_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y100    CU_REGISTER/internal_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y100    CU_REGISTER/internal_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y100    CU_REGISTER/internal_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y100    CU_REGISTER/internal_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y100    CU_REGISTER/internal_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y100    CU_REGISTER/internal_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     FrequencyDivider/internal_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     FrequencyDivider/internal_state_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Serial_input
                            (input port)
  Destination:            serialReader/reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.714ns  (logic 1.493ns (31.673%)  route 3.221ns (68.327%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  Serial_input (IN)
                         net (fo=0)                   0.000     0.000    Serial_input
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  Serial_input_IBUF_inst/O
                         net (fo=1, routed)           3.221     4.714    serialReader/reg_reg[10]_0[0]
    SLICE_X9Y102         FDRE                                         r  serialReader/reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CU_counter/tc_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.289ns  (logic 1.983ns (46.228%)  route 2.306ns (53.772%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.701     3.179    CU_REGISTER/reset_IBUF
    SLICE_X8Y101         LUT5 (Prop_lut5_I4_O)        0.148     3.327 r  CU_REGISTER/count[3]_i_2/O
                         net (fo=3, routed)           0.605     3.932    CU_counter/tc_reg_0
    SLICE_X8Y103         LUT5 (Prop_lut5_I0_O)        0.357     4.289 r  CU_counter/tc_i_1/O
                         net (fo=1, routed)           0.000     4.289    CU_counter/tc_i_1_n_0
    SLICE_X8Y103         FDRE                                         r  CU_counter/tc_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CU_counter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.260ns  (logic 1.954ns (45.862%)  route 2.306ns (54.138%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.701     3.179    CU_REGISTER/reset_IBUF
    SLICE_X8Y101         LUT5 (Prop_lut5_I4_O)        0.148     3.327 r  CU_REGISTER/count[3]_i_2/O
                         net (fo=3, routed)           0.605     3.932    CU_counter/tc_reg_0
    SLICE_X8Y103         LUT4 (Prop_lut4_I3_O)        0.328     4.260 r  CU_counter/count[2]_i_1/O
                         net (fo=1, routed)           0.000     4.260    CU_counter/count[2]_i_1_n_0
    SLICE_X8Y103         FDRE                                         r  CU_counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CU_counter/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.255ns  (logic 1.726ns (40.550%)  route 2.530ns (59.450%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.701     3.179    CU_REGISTER/reset_IBUF
    SLICE_X8Y101         LUT5 (Prop_lut5_I4_O)        0.124     3.303 r  CU_REGISTER/reg[10]_i_1/O
                         net (fo=14, routed)          0.829     4.131    CU_counter/count_reg[3]_0
    SLICE_X8Y103         LUT6 (Prop_lut6_I4_O)        0.124     4.255 r  CU_counter/count[3]_i_1/O
                         net (fo=1, routed)           0.000     4.255    CU_counter/count[3]_i_1_n_0
    SLICE_X8Y103         FDRE                                         r  CU_counter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CU_counter/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.145ns  (logic 1.752ns (42.259%)  route 2.393ns (57.741%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.701     3.179    CU_REGISTER/reset_IBUF
    SLICE_X8Y101         LUT5 (Prop_lut5_I4_O)        0.124     3.303 f  CU_REGISTER/reg[10]_i_1/O
                         net (fo=14, routed)          0.692     3.995    CU_counter/count_reg[3]_0
    SLICE_X8Y103         LUT5 (Prop_lut5_I2_O)        0.150     4.145 r  CU_counter/count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.145    CU_counter/count[1]_i_1_n_0
    SLICE_X8Y103         FDRE                                         r  CU_counter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CU_counter/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.119ns  (logic 1.726ns (41.894%)  route 2.393ns (58.106%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.701     3.179    CU_REGISTER/reset_IBUF
    SLICE_X8Y101         LUT5 (Prop_lut5_I4_O)        0.124     3.303 r  CU_REGISTER/reg[10]_i_1/O
                         net (fo=14, routed)          0.692     3.995    CU_counter/count_reg[3]_0
    SLICE_X8Y103         LUT5 (Prop_lut5_I4_O)        0.124     4.119 r  CU_counter/count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.119    CU_counter/count[0]_i_1_n_0
    SLICE_X8Y103         FDRE                                         r  CU_counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            serialReader/reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.062ns  (logic 1.602ns (39.428%)  route 2.460ns (60.572%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.701     3.179    CU_REGISTER/reset_IBUF
    SLICE_X8Y101         LUT5 (Prop_lut5_I4_O)        0.124     3.303 r  CU_REGISTER/reg[10]_i_1/O
                         net (fo=14, routed)          0.759     4.062    serialReader/SR[0]
    SLICE_X8Y102         FDRE                                         r  serialReader/reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            serialReader/reg_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.062ns  (logic 1.602ns (39.428%)  route 2.460ns (60.572%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.701     3.179    CU_REGISTER/reset_IBUF
    SLICE_X8Y101         LUT5 (Prop_lut5_I4_O)        0.124     3.303 r  CU_REGISTER/reg[10]_i_1/O
                         net (fo=14, routed)          0.759     4.062    serialReader/SR[0]
    SLICE_X9Y102         FDRE                                         r  serialReader/reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            serialReader/reg_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.062ns  (logic 1.602ns (39.428%)  route 2.460ns (60.572%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.701     3.179    CU_REGISTER/reset_IBUF
    SLICE_X8Y101         LUT5 (Prop_lut5_I4_O)        0.124     3.303 r  CU_REGISTER/reg[10]_i_1/O
                         net (fo=14, routed)          0.759     4.062    serialReader/SR[0]
    SLICE_X8Y102         FDRE                                         r  serialReader/reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            serialReader/reg_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.062ns  (logic 1.602ns (39.428%)  route 2.460ns (60.572%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.701     3.179    CU_REGISTER/reset_IBUF
    SLICE_X8Y101         LUT5 (Prop_lut5_I4_O)        0.124     3.303 r  CU_REGISTER/reg[10]_i_1/O
                         net (fo=14, routed)          0.759     4.062    serialReader/SR[0]
    SLICE_X8Y102         FDRE                                         r  serialReader/reg_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serialReader/reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serialReader/reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.146ns (54.033%)  route 0.124ns (45.967%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE                         0.000     0.000 r  serialReader/reg_reg[1]/C
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  serialReader/reg_reg[1]/Q
                         net (fo=3, routed)           0.124     0.270    serialReader/shiftreg_output_8bits[1]
    SLICE_X8Y102         FDRE                                         r  serialReader/reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serialReader/reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serialReader/reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.146ns (48.815%)  route 0.153ns (51.185%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE                         0.000     0.000 r  serialReader/reg_reg[8]/C
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  serialReader/reg_reg[8]/Q
                         net (fo=14, routed)          0.153     0.299    serialReader/Q[6]
    SLICE_X9Y101         FDRE                                         r  serialReader/reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serialReader/reg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serialReader/reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.146ns (44.880%)  route 0.179ns (55.120%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE                         0.000     0.000 r  serialReader/reg_reg[10]/C
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  serialReader/reg_reg[10]/Q
                         net (fo=2, routed)           0.179     0.325    serialReader/shiftreg_output_11bits[10]
    SLICE_X9Y102         FDRE                                         r  serialReader/reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serialReader/reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serialReader/reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.146ns (42.560%)  route 0.197ns (57.440%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE                         0.000     0.000 r  serialReader/reg_reg[5]/C
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  serialReader/reg_reg[5]/Q
                         net (fo=4, routed)           0.197     0.343    serialReader/Q[3]
    SLICE_X9Y102         FDRE                                         r  serialReader/reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serialReader/reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serialReader/reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.146ns (41.888%)  route 0.203ns (58.112%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE                         0.000     0.000 r  serialReader/reg_reg[4]/C
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  serialReader/reg_reg[4]/Q
                         net (fo=6, routed)           0.203     0.349    serialReader/Q[2]
    SLICE_X8Y102         FDRE                                         r  serialReader/reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CU_counter/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.250ns (68.814%)  route 0.113ns (31.186%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE                         0.000     0.000 r  CU_counter/count_reg[1]/C
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  CU_counter/count_reg[1]/Q
                         net (fo=5, routed)           0.113     0.264    CU_counter/count_reg_n_0_[1]
    SLICE_X8Y103         LUT6 (Prop_lut6_I1_O)        0.099     0.363 r  CU_counter/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.363    CU_counter/count[3]_i_1_n_0
    SLICE_X8Y103         FDRE                                         r  CU_counter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CU_counter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.250ns (67.151%)  route 0.122ns (32.849%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE                         0.000     0.000 r  CU_counter/count_reg[1]/C
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  CU_counter/count_reg[1]/Q
                         net (fo=5, routed)           0.122     0.273    CU_counter/count_reg_n_0_[1]
    SLICE_X8Y103         LUT4 (Prop_lut4_I1_O)        0.099     0.372 r  CU_counter/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.372    CU_counter/count[2]_i_1_n_0
    SLICE_X8Y103         FDRE                                         r  CU_counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CU_counter/tc_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.254ns (67.500%)  route 0.122ns (32.500%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE                         0.000     0.000 r  CU_counter/count_reg[1]/C
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  CU_counter/count_reg[1]/Q
                         net (fo=5, routed)           0.122     0.273    CU_counter/count_reg_n_0_[1]
    SLICE_X8Y103         LUT5 (Prop_lut5_I4_O)        0.103     0.376 r  CU_counter/tc_i_1/O
                         net (fo=1, routed)           0.000     0.376    CU_counter/tc_i_1_n_0
    SLICE_X8Y103         FDRE                                         r  CU_counter/tc_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serialReader/reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serialReader/reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.167ns (44.118%)  route 0.212ns (55.882%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE                         0.000     0.000 r  serialReader/reg_reg[3]/C
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  serialReader/reg_reg[3]/Q
                         net (fo=4, routed)           0.212     0.379    serialReader/Q[1]
    SLICE_X8Y102         FDRE                                         r  serialReader/reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serialReader/reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serialReader/reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.167ns (43.692%)  route 0.215ns (56.308%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE                         0.000     0.000 r  serialReader/reg_reg[2]/C
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  serialReader/reg_reg[2]/Q
                         net (fo=6, routed)           0.215     0.382    serialReader/Q[0]
    SLICE_X9Y101         FDRE                                         r  serialReader/reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.607ns  (logic 4.661ns (48.520%)  route 4.946ns (51.480%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.710    10.312    counterOn3bits/CLK
    SLICE_X2Y101         FDRE                                         r  counterOn3bits/internal_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.484    10.796 r  counterOn3bits/internal_state_reg[2]/Q
                         net (fo=17, routed)          1.459    12.255    displayingBUFFER/ca[0]
    SLICE_X3Y99          MUXF7 (Prop_muxf7_S_O)       0.447    12.702 r  displayingBUFFER/ca_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.487    16.189    ca_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.730    19.920 r  ca_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.920    ca[6]
    R10                                                               r  ca[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.366ns  (logic 4.612ns (49.244%)  route 4.754ns (50.756%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.710    10.312    counterOn3bits/CLK
    SLICE_X2Y101         FDRE                                         r  counterOn3bits/internal_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.524    10.836 r  counterOn3bits/internal_state_reg[0]/Q
                         net (fo=27, routed)          1.228    12.064    displayingBUFFER/ca_OBUF[7]_inst_i_1_1
    SLICE_X4Y100         LUT6 (Prop_lut6_I4_O)        0.124    12.188 r  displayingBUFFER/ca_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000    12.188    displayingBUFFER/ca_OBUF[7]_inst_i_2_n_0
    SLICE_X4Y100         MUXF7 (Prop_muxf7_I0_O)      0.212    12.400 r  displayingBUFFER/ca_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.526    15.926    ca_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.752    19.678 r  ca_OBUF[7]_inst/O
                         net (fo=0)                   0.000    19.678    ca[7]
    T10                                                               r  ca[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.180ns  (logic 4.667ns (50.836%)  route 4.513ns (49.164%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.710    10.312    counterOn3bits/CLK
    SLICE_X2Y101         FDRE                                         r  counterOn3bits/internal_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.484    10.796 r  counterOn3bits/internal_state_reg[2]/Q
                         net (fo=17, routed)          1.448    12.244    displayingBUFFER/ca[0]
    SLICE_X4Y98          MUXF7 (Prop_muxf7_S_O)       0.447    12.691 r  displayingBUFFER/ca_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.065    15.757    ca_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.736    19.492 r  ca_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.492    ca[2]
    T11                                                               r  ca[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.139ns  (logic 4.431ns (48.488%)  route 4.708ns (51.512%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.710    10.312    counterOn3bits/CLK
    SLICE_X2Y101         FDRE                                         r  counterOn3bits/internal_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.524    10.836 f  counterOn3bits/internal_state_reg[1]/Q
                         net (fo=26, routed)          1.380    12.216    counterOn3bits/internal_state_reg[1]_0
    SLICE_X1Y98          LUT3 (Prop_lut3_I2_O)        0.152    12.368 r  counterOn3bits/an7_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.328    15.696    an7_OBUF
    U13                  OBUF (Prop_obuf_I_O)         3.755    19.451 r  an7_OBUF_inst/O
                         net (fo=0)                   0.000    19.451    an7
    U13                                                               r  an7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.997ns  (logic 4.533ns (50.376%)  route 4.465ns (49.624%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.710    10.312    counterOn3bits/CLK
    SLICE_X2Y101         FDRE                                         r  counterOn3bits/internal_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.484    10.796 f  counterOn3bits/internal_state_reg[2]/Q
                         net (fo=17, routed)          0.898    11.694    counterOn3bits/internal_state_reg[2]_0
    SLICE_X1Y100         LUT3 (Prop_lut3_I1_O)        0.323    12.017 r  counterOn3bits/an6_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.567    15.584    an6_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.726    19.310 r  an6_OBUF_inst/O
                         net (fo=0)                   0.000    19.310    an6
    K2                                                                r  an6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayingBUFFER/reg_reg[10][3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.979ns  (logic 4.504ns (50.157%)  route 4.475ns (49.843%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.709    10.311    displayingBUFFER/CLK
    SLICE_X7Y100         FDRE                                         r  displayingBUFFER/reg_reg[10][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.459    10.770 f  displayingBUFFER/reg_reg[10][3]/Q
                         net (fo=2, routed)           1.759    12.529    displayingBUFFER/reg_reg[10][3]
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.124    12.653 r  displayingBUFFER/ca_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000    12.653    displayingBUFFER/ca_OBUF[3]_inst_i_2_n_0
    SLICE_X5Y99          MUXF7 (Prop_muxf7_I0_O)      0.212    12.865 r  displayingBUFFER/ca_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.716    15.582    ca_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.709    19.290 r  ca_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.290    ca[3]
    P15                                                               r  ca[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.448ns  (logic 4.353ns (51.533%)  route 4.094ns (48.467%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.710    10.312    counterOn3bits/CLK
    SLICE_X2Y101         FDRE                                         r  counterOn3bits/internal_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.484    10.796 r  counterOn3bits/internal_state_reg[2]/Q
                         net (fo=17, routed)          0.896    11.692    counterOn3bits/internal_state_reg[2]_0
    SLICE_X1Y100         LUT3 (Prop_lut3_I0_O)        0.295    11.987 r  counterOn3bits/an2_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.198    15.186    an2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.574    18.760 r  an2_OBUF_inst/O
                         net (fo=0)                   0.000    18.760    an2
    T9                                                                r  an2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.100ns  (logic 4.200ns (51.848%)  route 3.900ns (48.152%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.710    10.312    counterOn3bits/CLK
    SLICE_X2Y101         FDRE                                         r  counterOn3bits/internal_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.524    10.836 r  counterOn3bits/internal_state_reg[1]/Q
                         net (fo=26, routed)          1.380    12.216    counterOn3bits/internal_state_reg[1]_0
    SLICE_X1Y98          LUT3 (Prop_lut3_I2_O)        0.124    12.340 r  counterOn3bits/an5_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.521    14.860    an5_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.552    18.412 r  an5_OBUF_inst/O
                         net (fo=0)                   0.000    18.412    an5
    T14                                                               r  an5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.043ns  (logic 4.585ns (57.010%)  route 3.458ns (42.990%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.710    10.312    counterOn3bits/CLK
    SLICE_X2Y101         FDRE                                         r  counterOn3bits/internal_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.524    10.836 r  counterOn3bits/internal_state_reg[1]/Q
                         net (fo=26, routed)          1.225    12.061    displayingBUFFER/ca_OBUF[7]_inst_i_1_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.124    12.185 r  displayingBUFFER/ca_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000    12.185    displayingBUFFER/ca_OBUF[4]_inst_i_2_n_0
    SLICE_X4Y102         MUXF7 (Prop_muxf7_I0_O)      0.212    12.397 r  displayingBUFFER/ca_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.233    14.630    ca_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.725    18.355 r  ca_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.355    ca[4]
    K13                                                               r  ca[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.863ns  (logic 4.574ns (58.169%)  route 3.289ns (41.831%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.710    10.312    counterOn3bits/CLK
    SLICE_X2Y101         FDRE                                         r  counterOn3bits/internal_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.524    10.836 r  counterOn3bits/internal_state_reg[1]/Q
                         net (fo=26, routed)          1.228    12.064    displayingBUFFER/ca_OBUF[7]_inst_i_1_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I2_O)        0.124    12.188 r  displayingBUFFER/ca_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000    12.188    displayingBUFFER/ca_OBUF[0]_inst_i_3_n_0
    SLICE_X6Y101         MUXF7 (Prop_muxf7_I1_O)      0.214    12.402 r  displayingBUFFER/ca_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.061    14.463    ca_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.712    18.175 r  ca_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.175    ca[0]
    H15                                                               r  ca[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CU_REGISTER/internal_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_reg[15][7]_i_4/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.627ns  (logic 0.247ns (39.415%)  route 0.380ns (60.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.570     1.489    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.148     1.637 r  CU_REGISTER/internal_state_reg[3]/Q
                         net (fo=16, routed)          0.177     1.814    CU_REGISTER/Q[3]
    SLICE_X8Y100         LUT6 (Prop_lut6_I5_O)        0.099     1.913 r  CU_REGISTER/reg[15][7]_i_9/O
                         net (fo=1, routed)           0.203     2.116    CU_REGISTER_n_13
    RAMB18_X0Y40         RAMB18E1                                     r  reg_reg[15][7]_i_4/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_REGISTER/internal_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_reg[15][7]_i_4/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.642ns  (logic 0.247ns (38.495%)  route 0.395ns (61.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.570     1.489    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.148     1.637 r  CU_REGISTER/internal_state_reg[3]/Q
                         net (fo=16, routed)          0.186     1.823    CU_REGISTER/Q[3]
    SLICE_X8Y100         LUT6 (Prop_lut6_I5_O)        0.099     1.922 r  CU_REGISTER/reg[15][7]_i_6/O
                         net (fo=1, routed)           0.209     2.131    CU_REGISTER_n_10
    RAMB18_X0Y40         RAMB18E1                                     r  reg_reg[15][7]_i_4/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_REGISTER/internal_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serialReader/reg_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.209ns (30.932%)  route 0.467ns (69.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.570     1.489    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  CU_REGISTER/internal_state_reg[0]/Q
                         net (fo=20, routed)          0.229     1.882    CU_REGISTER/Q[0]
    SLICE_X8Y101         LUT5 (Prop_lut5_I1_O)        0.045     1.927 r  CU_REGISTER/reg[10]_i_1/O
                         net (fo=14, routed)          0.238     2.165    serialReader/SR[0]
    SLICE_X9Y101         FDRE                                         r  serialReader/reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_REGISTER/internal_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serialReader/reg_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.209ns (30.932%)  route 0.467ns (69.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.570     1.489    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  CU_REGISTER/internal_state_reg[0]/Q
                         net (fo=20, routed)          0.229     1.882    CU_REGISTER/Q[0]
    SLICE_X8Y101         LUT5 (Prop_lut5_I1_O)        0.045     1.927 r  CU_REGISTER/reg[10]_i_1/O
                         net (fo=14, routed)          0.238     2.165    serialReader/SR[0]
    SLICE_X9Y101         FDRE                                         r  serialReader/reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_REGISTER/internal_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serialReader/reg_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.209ns (30.932%)  route 0.467ns (69.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.570     1.489    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  CU_REGISTER/internal_state_reg[0]/Q
                         net (fo=20, routed)          0.229     1.882    CU_REGISTER/Q[0]
    SLICE_X8Y101         LUT5 (Prop_lut5_I1_O)        0.045     1.927 r  CU_REGISTER/reg[10]_i_1/O
                         net (fo=14, routed)          0.238     2.165    serialReader/SR[0]
    SLICE_X9Y101         FDRE                                         r  serialReader/reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_REGISTER/internal_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serialReader/reg_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.209ns (30.932%)  route 0.467ns (69.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.570     1.489    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  CU_REGISTER/internal_state_reg[0]/Q
                         net (fo=20, routed)          0.229     1.882    CU_REGISTER/Q[0]
    SLICE_X8Y101         LUT5 (Prop_lut5_I1_O)        0.045     1.927 r  CU_REGISTER/reg[10]_i_1/O
                         net (fo=14, routed)          0.238     2.165    serialReader/SR[0]
    SLICE_X9Y101         FDRE                                         r  serialReader/reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_REGISTER/internal_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU_counter/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.677ns  (logic 0.323ns (47.707%)  route 0.354ns (52.293%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.570     1.489    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  CU_REGISTER/internal_state_reg[0]/Q
                         net (fo=20, routed)          0.229     1.882    CU_REGISTER/Q[0]
    SLICE_X8Y101         LUT5 (Prop_lut5_I3_O)        0.048     1.930 r  CU_REGISTER/count[3]_i_2/O
                         net (fo=3, routed)           0.125     2.055    CU_counter/tc_reg_0
    SLICE_X8Y103         LUT6 (Prop_lut6_I3_O)        0.111     2.166 r  CU_counter/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.166    CU_counter/count[3]_i_1_n_0
    SLICE_X8Y103         FDRE                                         r  CU_counter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_REGISTER/internal_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_reg[15][7]_i_4/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.678ns  (logic 0.246ns (36.272%)  route 0.432ns (63.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.570     1.489    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.148     1.637 r  CU_REGISTER/internal_state_reg[1]/Q
                         net (fo=20, routed)          0.229     1.867    CU_REGISTER/Q[1]
    SLICE_X8Y102         LUT6 (Prop_lut6_I2_O)        0.098     1.965 r  CU_REGISTER/reg[15][7]_i_11/O
                         net (fo=1, routed)           0.203     2.168    CU_REGISTER_n_15
    RAMB18_X0Y40         RAMB18E1                                     r  reg_reg[15][7]_i_4/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_REGISTER/internal_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_reg[15][7]_i_4/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.685ns  (logic 0.246ns (35.923%)  route 0.439ns (64.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.570     1.489    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.148     1.637 r  CU_REGISTER/internal_state_reg[1]/Q
                         net (fo=20, routed)          0.231     1.869    CU_REGISTER/Q[1]
    SLICE_X8Y102         LUT6 (Prop_lut6_I2_O)        0.098     1.967 r  CU_REGISTER/reg[15][7]_i_10/O
                         net (fo=1, routed)           0.208     2.174    CU_REGISTER_n_14
    RAMB18_X0Y40         RAMB18E1                                     r  reg_reg[15][7]_i_4/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_REGISTER/internal_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_reg[15][7]_i_4/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.246ns (35.367%)  route 0.450ns (64.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.570     1.489    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.148     1.637 r  CU_REGISTER/internal_state_reg[1]/Q
                         net (fo=20, routed)          0.299     1.937    CU_REGISTER/Q[1]
    SLICE_X8Y101         LUT6 (Prop_lut6_I2_O)        0.098     2.035 r  CU_REGISTER/reg[15][7]_i_7/O
                         net (fo=1, routed)           0.150     2.185    CU_REGISTER_n_11
    RAMB18_X0Y40         RAMB18E1                                     r  reg_reg[15][7]_i_4/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Clk_ps2
                            (input port)
  Destination:            synchroniser/internal_state_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.109ns  (logic 1.472ns (28.810%)  route 3.637ns (71.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 9.930 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  Clk_ps2 (IN)
                         net (fo=0)                   0.000     0.000    Clk_ps2
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  Clk_ps2_IBUF_inst/O
                         net (fo=1, routed)           3.637     5.109    synchroniser/D[0]
    SLICE_X12Y105        FDRE                                         r  synchroniser/internal_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.508     9.930    synchroniser/CLK
    SLICE_X12Y105        FDRE                                         r  synchroniser/internal_state_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 serialReader/reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CU_REGISTER/internal_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.990ns  (logic 1.046ns (26.217%)  route 2.944ns (73.783%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE                         0.000     0.000 r  serialReader/reg_reg[3]/C
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  serialReader/reg_reg[3]/Q
                         net (fo=4, routed)           0.810     1.334    serialReader/Q[1]
    SLICE_X9Y101         LUT3 (Prop_lut3_I1_O)        0.124     1.458 r  serialReader/g0_b0_i_9/O
                         net (fo=2, routed)           0.676     2.134    serialReader/g0_b0_i_9_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.258 r  serialReader/g0_b0_i_3/O
                         net (fo=1, routed)           0.666     2.924    serialReader/g0_b0_i_3_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I1_O)        0.124     3.048 r  serialReader/g0_b0_i_1/O
                         net (fo=4, routed)           0.792     3.840    CU_REGISTER/output
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.150     3.990 r  CU_REGISTER/g0_b3/O
                         net (fo=1, routed)           0.000     3.990    CU_REGISTER/g0_b3_n_0
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.509     4.931    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[3]/C

Slack:                    inf
  Source:                 serialReader/reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CU_REGISTER/internal_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.964ns  (logic 1.020ns (25.733%)  route 2.944ns (74.267%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE                         0.000     0.000 r  serialReader/reg_reg[3]/C
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  serialReader/reg_reg[3]/Q
                         net (fo=4, routed)           0.810     1.334    serialReader/Q[1]
    SLICE_X9Y101         LUT3 (Prop_lut3_I1_O)        0.124     1.458 r  serialReader/g0_b0_i_9/O
                         net (fo=2, routed)           0.676     2.134    serialReader/g0_b0_i_9_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.258 r  serialReader/g0_b0_i_3/O
                         net (fo=1, routed)           0.666     2.924    serialReader/g0_b0_i_3_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I1_O)        0.124     3.048 r  serialReader/g0_b0_i_1/O
                         net (fo=4, routed)           0.792     3.840    CU_REGISTER/output
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.124     3.964 r  CU_REGISTER/g0_b2/O
                         net (fo=1, routed)           0.000     3.964    CU_REGISTER/g0_b2_n_0
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.509     4.931    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[2]/C

Slack:                    inf
  Source:                 reg_reg[15][7]_i_4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            displayingBUFFER/reg_reg[15][1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.753ns  (logic 2.602ns (69.327%)  route 1.151ns (30.673%))
  Logic Levels:           2  (LUT2=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1                     0.000     0.000 r  reg_reg[15][7]_i_4/CLKARDCLK
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  reg_reg[15][7]_i_4/DOADO[1]
                         net (fo=1, routed)           1.151     3.605    serialReader/out[1]
    SLICE_X6Y100         LUT2 (Prop_lut2_I0_O)        0.148     3.753 r  serialReader/reg[15][1]_i_1/O
                         net (fo=1, routed)           0.000     3.753    displayingBUFFER/D[1]
    SLICE_X6Y100         FDRE                                         r  displayingBUFFER/reg_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.588    10.010    displayingBUFFER/CLK
    SLICE_X6Y100         FDRE                                         r  displayingBUFFER/reg_reg[15][1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reg_reg[15][7]_i_4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            displayingBUFFER/reg_reg[15][3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 2.602ns (69.980%)  route 1.116ns (30.020%))
  Logic Levels:           2  (LUT2=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1                     0.000     0.000 r  reg_reg[15][7]_i_4/CLKARDCLK
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     2.454 r  reg_reg[15][7]_i_4/DOADO[3]
                         net (fo=1, routed)           1.116     3.570    serialReader/out[3]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.148     3.718 r  serialReader/reg[15][3]_i_1/O
                         net (fo=1, routed)           0.000     3.718    displayingBUFFER/D[3]
    SLICE_X6Y99          FDRE                                         r  displayingBUFFER/reg_reg[15][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.604    10.027    displayingBUFFER/CLK
    SLICE_X6Y99          FDRE                                         r  displayingBUFFER/reg_reg[15][3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reg_reg[15][7]_i_4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            displayingBUFFER/reg_reg[15][2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.673ns  (logic 2.578ns (70.196%)  route 1.095ns (29.804%))
  Logic Levels:           2  (LUT2=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1                     0.000     0.000 r  reg_reg[15][7]_i_4/CLKARDCLK
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     2.454 r  reg_reg[15][7]_i_4/DOADO[2]
                         net (fo=1, routed)           1.095     3.549    serialReader/out[2]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.124     3.673 r  serialReader/reg[15][2]_i_1/O
                         net (fo=1, routed)           0.000     3.673    displayingBUFFER/D[2]
    SLICE_X6Y99          FDRE                                         r  displayingBUFFER/reg_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.604    10.027    displayingBUFFER/CLK
    SLICE_X6Y99          FDRE                                         r  displayingBUFFER/reg_reg[15][2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 serialReader/reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CU_REGISTER/internal_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.603ns  (logic 1.020ns (28.309%)  route 2.583ns (71.691%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE                         0.000     0.000 r  serialReader/reg_reg[3]/C
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  serialReader/reg_reg[3]/Q
                         net (fo=4, routed)           0.810     1.334    serialReader/Q[1]
    SLICE_X9Y101         LUT3 (Prop_lut3_I1_O)        0.124     1.458 r  serialReader/g0_b0_i_9/O
                         net (fo=2, routed)           0.676     2.134    serialReader/g0_b0_i_9_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.258 r  serialReader/g0_b0_i_3/O
                         net (fo=1, routed)           0.666     2.924    serialReader/g0_b0_i_3_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I1_O)        0.124     3.048 r  serialReader/g0_b0_i_1/O
                         net (fo=4, routed)           0.431     3.479    CU_REGISTER/output
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.124     3.603 r  CU_REGISTER/g0_b0/O
                         net (fo=1, routed)           0.000     3.603    CU_REGISTER/g0_b0_n_0
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.509     4.931    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[0]/C

Slack:                    inf
  Source:                 serialReader/reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CU_REGISTER/internal_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.595ns  (logic 1.012ns (28.149%)  route 2.583ns (71.851%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE                         0.000     0.000 r  serialReader/reg_reg[3]/C
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  serialReader/reg_reg[3]/Q
                         net (fo=4, routed)           0.810     1.334    serialReader/Q[1]
    SLICE_X9Y101         LUT3 (Prop_lut3_I1_O)        0.124     1.458 r  serialReader/g0_b0_i_9/O
                         net (fo=2, routed)           0.676     2.134    serialReader/g0_b0_i_9_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I4_O)        0.124     2.258 r  serialReader/g0_b0_i_3/O
                         net (fo=1, routed)           0.666     2.924    serialReader/g0_b0_i_3_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I1_O)        0.124     3.048 r  serialReader/g0_b0_i_1/O
                         net (fo=4, routed)           0.431     3.479    CU_REGISTER/output
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.116     3.595 r  CU_REGISTER/g0_b1/O
                         net (fo=1, routed)           0.000     3.595    CU_REGISTER/g0_b1_n_0
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.509     4.931    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[1]/C

Slack:                    inf
  Source:                 reg_reg[15][7]_i_4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            displayingBUFFER/reg_reg[15][6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.584ns  (logic 2.578ns (71.931%)  route 1.006ns (28.069%))
  Logic Levels:           2  (LUT2=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1                     0.000     0.000 r  reg_reg[15][7]_i_4/CLKARDCLK
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.454 r  reg_reg[15][7]_i_4/DOADO[6]
                         net (fo=1, routed)           1.006     3.460    serialReader/out[6]
    SLICE_X8Y101         LUT2 (Prop_lut2_I0_O)        0.124     3.584 r  serialReader/reg[15][6]_i_1/O
                         net (fo=1, routed)           0.000     3.584    displayingBUFFER/D[6]
    SLICE_X8Y101         FDRE                                         r  displayingBUFFER/reg_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.509     9.931    displayingBUFFER/CLK
    SLICE_X8Y101         FDRE                                         r  displayingBUFFER/reg_reg[15][6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reg_reg[15][7]_i_4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            displayingBUFFER/reg_reg[15][4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.551ns  (logic 2.578ns (72.603%)  route 0.973ns (27.397%))
  Logic Levels:           2  (LUT2=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1                     0.000     0.000 r  reg_reg[15][7]_i_4/CLKARDCLK
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.454 r  reg_reg[15][7]_i_4/DOADO[4]
                         net (fo=1, routed)           0.973     3.427    serialReader/out[4]
    SLICE_X6Y102         LUT2 (Prop_lut2_I0_O)        0.124     3.551 r  serialReader/reg[15][4]_i_1/O
                         net (fo=1, routed)           0.000     3.551    displayingBUFFER/D[4]
    SLICE_X6Y102         FDRE                                         r  displayingBUFFER/reg_reg[15][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.588    10.010    displayingBUFFER/CLK
    SLICE_X6Y102         FDRE                                         r  displayingBUFFER/reg_reg[15][4]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serialReader/reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayingBUFFER/reg_reg[15][6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.191ns (37.298%)  route 0.321ns (62.702%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE                         0.000     0.000 r  serialReader/reg_reg[8]/C
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  serialReader/reg_reg[8]/Q
                         net (fo=14, routed)          0.321     0.467    serialReader/Q[6]
    SLICE_X8Y101         LUT2 (Prop_lut2_I1_O)        0.045     0.512 r  serialReader/reg[15][6]_i_1/O
                         net (fo=1, routed)           0.000     0.512    displayingBUFFER/D[6]
    SLICE_X8Y101         FDRE                                         r  displayingBUFFER/reg_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.841     7.006    displayingBUFFER/CLK
    SLICE_X8Y101         FDRE                                         r  displayingBUFFER/reg_reg[15][6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 serialReader/reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayingBUFFER/reg_reg[15][7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.191ns (37.298%)  route 0.321ns (62.702%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE                         0.000     0.000 r  serialReader/reg_reg[8]/C
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  serialReader/reg_reg[8]/Q
                         net (fo=14, routed)          0.321     0.467    serialReader/Q[6]
    SLICE_X8Y101         LUT2 (Prop_lut2_I1_O)        0.045     0.512 r  serialReader/reg[15][7]_i_3/O
                         net (fo=1, routed)           0.000     0.512    displayingBUFFER/D[7]
    SLICE_X8Y101         FDRE                                         r  displayingBUFFER/reg_reg[15][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.841     7.006    displayingBUFFER/CLK
    SLICE_X8Y101         FDRE                                         r  displayingBUFFER/reg_reg[15][7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 serialReader/reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayingBUFFER/reg_reg[15][5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.190ns (31.206%)  route 0.419ns (68.794%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE                         0.000     0.000 r  serialReader/reg_reg[8]/C
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  serialReader/reg_reg[8]/Q
                         net (fo=14, routed)          0.419     0.565    serialReader/Q[6]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.044     0.609 r  serialReader/reg[15][5]_i_1/O
                         net (fo=1, routed)           0.000     0.609    displayingBUFFER/D[5]
    SLICE_X6Y102         FDRE                                         r  displayingBUFFER/reg_reg[15][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.868     7.034    displayingBUFFER/CLK
    SLICE_X6Y102         FDRE                                         r  displayingBUFFER/reg_reg[15][5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 serialReader/reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayingBUFFER/reg_reg[15][4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.191ns (31.319%)  route 0.419ns (68.681%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE                         0.000     0.000 r  serialReader/reg_reg[8]/C
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  serialReader/reg_reg[8]/Q
                         net (fo=14, routed)          0.419     0.565    serialReader/Q[6]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.045     0.610 r  serialReader/reg[15][4]_i_1/O
                         net (fo=1, routed)           0.000     0.610    displayingBUFFER/D[4]
    SLICE_X6Y102         FDRE                                         r  displayingBUFFER/reg_reg[15][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.868     7.034    displayingBUFFER/CLK
    SLICE_X6Y102         FDRE                                         r  displayingBUFFER/reg_reg[15][4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 serialReader/reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CU_REGISTER/internal_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.302ns (44.118%)  route 0.383ns (55.882%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE                         0.000     0.000 r  serialReader/reg_reg[0]/C
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  serialReader/reg_reg[0]/Q
                         net (fo=1, routed)           0.082     0.249    serialReader/shiftreg_output_11bits[0]
    SLICE_X9Y102         LUT6 (Prop_lut6_I3_O)        0.045     0.294 r  serialReader/g0_b0_i_2/O
                         net (fo=1, routed)           0.140     0.434    serialReader/g0_b0_i_2_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.045     0.479 r  serialReader/g0_b0_i_1/O
                         net (fo=4, routed)           0.161     0.640    CU_REGISTER/output
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.045     0.685 r  CU_REGISTER/g0_b0/O
                         net (fo=1, routed)           0.000     0.685    CU_REGISTER/g0_b0_n_0
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.841     2.006    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[0]/C

Slack:                    inf
  Source:                 serialReader/reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CU_REGISTER/internal_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.305ns (44.361%)  route 0.383ns (55.639%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE                         0.000     0.000 r  serialReader/reg_reg[0]/C
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  serialReader/reg_reg[0]/Q
                         net (fo=1, routed)           0.082     0.249    serialReader/shiftreg_output_11bits[0]
    SLICE_X9Y102         LUT6 (Prop_lut6_I3_O)        0.045     0.294 r  serialReader/g0_b0_i_2/O
                         net (fo=1, routed)           0.140     0.434    serialReader/g0_b0_i_2_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.045     0.479 r  serialReader/g0_b0_i_1/O
                         net (fo=4, routed)           0.161     0.640    CU_REGISTER/output
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.048     0.688 r  CU_REGISTER/g0_b1/O
                         net (fo=1, routed)           0.000     0.688    CU_REGISTER/g0_b1_n_0
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.841     2.006    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[1]/C

Slack:                    inf
  Source:                 serialReader/reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayingBUFFER/reg_reg[15][3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.190ns (24.313%)  route 0.591ns (75.687%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE                         0.000     0.000 r  serialReader/reg_reg[8]/C
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  serialReader/reg_reg[8]/Q
                         net (fo=14, routed)          0.591     0.737    serialReader/Q[6]
    SLICE_X6Y99          LUT2 (Prop_lut2_I1_O)        0.044     0.781 r  serialReader/reg[15][3]_i_1/O
                         net (fo=1, routed)           0.000     0.781    displayingBUFFER/D[3]
    SLICE_X6Y99          FDRE                                         r  displayingBUFFER/reg_reg[15][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.875     7.040    displayingBUFFER/CLK
    SLICE_X6Y99          FDRE                                         r  displayingBUFFER/reg_reg[15][3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 serialReader/reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayingBUFFER/reg_reg[15][2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.191ns (24.409%)  route 0.591ns (75.591%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE                         0.000     0.000 r  serialReader/reg_reg[8]/C
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  serialReader/reg_reg[8]/Q
                         net (fo=14, routed)          0.591     0.737    serialReader/Q[6]
    SLICE_X6Y99          LUT2 (Prop_lut2_I1_O)        0.045     0.782 r  serialReader/reg[15][2]_i_1/O
                         net (fo=1, routed)           0.000     0.782    displayingBUFFER/D[2]
    SLICE_X6Y99          FDRE                                         r  displayingBUFFER/reg_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.875     7.040    displayingBUFFER/CLK
    SLICE_X6Y99          FDRE                                         r  displayingBUFFER/reg_reg[15][2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 serialReader/reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CU_REGISTER/internal_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.302ns (38.266%)  route 0.487ns (61.734%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE                         0.000     0.000 r  serialReader/reg_reg[0]/C
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  serialReader/reg_reg[0]/Q
                         net (fo=1, routed)           0.082     0.249    serialReader/shiftreg_output_11bits[0]
    SLICE_X9Y102         LUT6 (Prop_lut6_I3_O)        0.045     0.294 r  serialReader/g0_b0_i_2/O
                         net (fo=1, routed)           0.140     0.434    serialReader/g0_b0_i_2_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.045     0.479 r  serialReader/g0_b0_i_1/O
                         net (fo=4, routed)           0.266     0.744    CU_REGISTER/output
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.045     0.789 r  CU_REGISTER/g0_b2/O
                         net (fo=1, routed)           0.000     0.789    CU_REGISTER/g0_b2_n_0
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.841     2.006    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[2]/C

Slack:                    inf
  Source:                 serialReader/reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CU_REGISTER/internal_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.304ns (38.422%)  route 0.487ns (61.578%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE                         0.000     0.000 r  serialReader/reg_reg[0]/C
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  serialReader/reg_reg[0]/Q
                         net (fo=1, routed)           0.082     0.249    serialReader/shiftreg_output_11bits[0]
    SLICE_X9Y102         LUT6 (Prop_lut6_I3_O)        0.045     0.294 r  serialReader/g0_b0_i_2/O
                         net (fo=1, routed)           0.140     0.434    serialReader/g0_b0_i_2_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.045     0.479 r  serialReader/g0_b0_i_1/O
                         net (fo=4, routed)           0.266     0.744    CU_REGISTER/output
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.047     0.791 r  CU_REGISTER/g0_b3/O
                         net (fo=1, routed)           0.000     0.791    CU_REGISTER/g0_b3_n_0
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.841     2.006    CU_REGISTER/CLK
    SLICE_X8Y100         FDRE                                         r  CU_REGISTER/internal_state_reg[3]/C





