

================================================================
== Vitis HLS Report for 'load_vec'
================================================================
* Date:           Sat Sep 27 23:14:43 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.562 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- mem_rd  |      768|      768|         2|          1|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_MatMul.cpp:12]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_7, i1 1, void @p_str"   --->   Operation 6 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_6, i1 1, void @p_str"   --->   Operation 7 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_5, i1 1, void @p_str"   --->   Operation 8 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_4, i1 1, void @p_str"   --->   Operation 9 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_3, i1 1, void @p_str"   --->   Operation 10 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_2, i1 1, void @p_str"   --->   Operation 11 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_1, i1 1, void @p_str"   --->   Operation 12 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_0, i1 1, void @p_str"   --->   Operation 13 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_stream, void @empty_65, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_113, void @empty_113, void @empty_113, i32 0, i32 0, i32 0, i32 0, void @empty_113, void @empty_113, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.39ns)   --->   "%store_ln12 = store i10 0, i10 %i" [kernel_MatMul.cpp:12]   --->   Operation 15 'store' 'store_ln12' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [kernel_MatMul.cpp:12]   --->   Operation 16 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_2 = load i10 %i" [kernel_MatMul.cpp:12]   --->   Operation 17 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.71ns)   --->   "%add_ln12 = add i10 %i_2, i10 1" [kernel_MatMul.cpp:12]   --->   Operation 18 'add' 'add_ln12' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.60ns)   --->   "%icmp_ln12 = icmp_eq  i10 %i_2, i10 768" [kernel_MatMul.cpp:12]   --->   Operation 19 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc.split, void %for.end" [kernel_MatMul.cpp:12]   --->   Operation 20 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i10 %i_2" [kernel_MatMul.cpp:12]   --->   Operation 21 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_2, i32 3, i32 9" [kernel_MatMul.cpp:12]   --->   Operation 22 'partselect' 'lshr_ln' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %lshr_ln" [kernel_MatMul.cpp:12]   --->   Operation 23 'zext' 'zext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_vec_0_addr = getelementptr i32 %i_vec_0, i64 0, i64 %zext_ln12" [kernel_MatMul.cpp:15]   --->   Operation 24 'getelementptr' 'i_vec_0_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_vec_1_addr = getelementptr i32 %i_vec_1, i64 0, i64 %zext_ln12" [kernel_MatMul.cpp:15]   --->   Operation 25 'getelementptr' 'i_vec_1_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_vec_2_addr = getelementptr i32 %i_vec_2, i64 0, i64 %zext_ln12" [kernel_MatMul.cpp:15]   --->   Operation 26 'getelementptr' 'i_vec_2_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_vec_3_addr = getelementptr i32 %i_vec_3, i64 0, i64 %zext_ln12" [kernel_MatMul.cpp:15]   --->   Operation 27 'getelementptr' 'i_vec_3_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_vec_4_addr = getelementptr i32 %i_vec_4, i64 0, i64 %zext_ln12" [kernel_MatMul.cpp:15]   --->   Operation 28 'getelementptr' 'i_vec_4_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_vec_5_addr = getelementptr i32 %i_vec_5, i64 0, i64 %zext_ln12" [kernel_MatMul.cpp:15]   --->   Operation 29 'getelementptr' 'i_vec_5_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_vec_6_addr = getelementptr i32 %i_vec_6, i64 0, i64 %zext_ln12" [kernel_MatMul.cpp:15]   --->   Operation 30 'getelementptr' 'i_vec_6_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i_vec_7_addr = getelementptr i32 %i_vec_7, i64 0, i64 %zext_ln12" [kernel_MatMul.cpp:15]   --->   Operation 31 'getelementptr' 'i_vec_7_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_i_vec_0_load = muxlogic i7 %i_vec_0_addr"   --->   Operation 32 'muxlogic' 'muxLogicRAMAddr_to_i_vec_0_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 33 [2/2] (0.72ns) (share mux size 4)   --->   "%i_vec_0_load = load i7 %i_vec_0_addr" [kernel_MatMul.cpp:15]   --->   Operation 33 'load' 'i_vec_0_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 34 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_i_vec_1_load = muxlogic i7 %i_vec_1_addr"   --->   Operation 34 'muxlogic' 'muxLogicRAMAddr_to_i_vec_1_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 35 [2/2] (0.72ns) (share mux size 4)   --->   "%i_vec_1_load = load i7 %i_vec_1_addr" [kernel_MatMul.cpp:15]   --->   Operation 35 'load' 'i_vec_1_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 36 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_i_vec_2_load = muxlogic i7 %i_vec_2_addr"   --->   Operation 36 'muxlogic' 'muxLogicRAMAddr_to_i_vec_2_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 37 [2/2] (0.72ns) (share mux size 4)   --->   "%i_vec_2_load = load i7 %i_vec_2_addr" [kernel_MatMul.cpp:15]   --->   Operation 37 'load' 'i_vec_2_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 38 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_i_vec_3_load = muxlogic i7 %i_vec_3_addr"   --->   Operation 38 'muxlogic' 'muxLogicRAMAddr_to_i_vec_3_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 39 [2/2] (0.72ns) (share mux size 4)   --->   "%i_vec_3_load = load i7 %i_vec_3_addr" [kernel_MatMul.cpp:15]   --->   Operation 39 'load' 'i_vec_3_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 40 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_i_vec_4_load = muxlogic i7 %i_vec_4_addr"   --->   Operation 40 'muxlogic' 'muxLogicRAMAddr_to_i_vec_4_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 41 [2/2] (0.72ns) (share mux size 4)   --->   "%i_vec_4_load = load i7 %i_vec_4_addr" [kernel_MatMul.cpp:15]   --->   Operation 41 'load' 'i_vec_4_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 42 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_i_vec_5_load = muxlogic i7 %i_vec_5_addr"   --->   Operation 42 'muxlogic' 'muxLogicRAMAddr_to_i_vec_5_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 43 [2/2] (0.72ns) (share mux size 4)   --->   "%i_vec_5_load = load i7 %i_vec_5_addr" [kernel_MatMul.cpp:15]   --->   Operation 43 'load' 'i_vec_5_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 44 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_i_vec_6_load = muxlogic i7 %i_vec_6_addr"   --->   Operation 44 'muxlogic' 'muxLogicRAMAddr_to_i_vec_6_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 45 [2/2] (0.72ns) (share mux size 4)   --->   "%i_vec_6_load = load i7 %i_vec_6_addr" [kernel_MatMul.cpp:15]   --->   Operation 45 'load' 'i_vec_6_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 46 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_i_vec_7_load = muxlogic i7 %i_vec_7_addr"   --->   Operation 46 'muxlogic' 'muxLogicRAMAddr_to_i_vec_7_load' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_1 : Operation 47 [2/2] (0.72ns) (share mux size 4)   --->   "%i_vec_7_load = load i7 %i_vec_7_addr" [kernel_MatMul.cpp:15]   --->   Operation 47 'load' 'i_vec_7_load' <Predicate = (!icmp_ln12)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 48 [1/1] (0.39ns)   --->   "%store_ln12 = store i10 %add_ln12, i10 %i" [kernel_MatMul.cpp:12]   --->   Operation 48 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.39>
ST_1 : Operation 65 [1/1] (0.28ns)   --->   "%ret_ln17 = ret" [kernel_MatMul.cpp:17]   --->   Operation 65 'ret' 'ret_ln17' <Predicate = (icmp_ln12)> <Delay = 0.28>

State 2 <SV = 1> <Delay = 2.56>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_113" [kernel_MatMul.cpp:13]   --->   Operation 49 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_MatMul.cpp:14]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_106" [kernel_MatMul.cpp:12]   --->   Operation 51 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%i_vec_0_load = load i7 %i_vec_0_addr" [kernel_MatMul.cpp:15]   --->   Operation 52 'load' 'i_vec_0_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 53 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%i_vec_1_load = load i7 %i_vec_1_addr" [kernel_MatMul.cpp:15]   --->   Operation 53 'load' 'i_vec_1_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 54 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%i_vec_2_load = load i7 %i_vec_2_addr" [kernel_MatMul.cpp:15]   --->   Operation 54 'load' 'i_vec_2_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 55 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%i_vec_3_load = load i7 %i_vec_3_addr" [kernel_MatMul.cpp:15]   --->   Operation 55 'load' 'i_vec_3_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 56 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%i_vec_4_load = load i7 %i_vec_4_addr" [kernel_MatMul.cpp:15]   --->   Operation 56 'load' 'i_vec_4_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 57 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%i_vec_5_load = load i7 %i_vec_5_addr" [kernel_MatMul.cpp:15]   --->   Operation 57 'load' 'i_vec_5_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 58 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%i_vec_6_load = load i7 %i_vec_6_addr" [kernel_MatMul.cpp:15]   --->   Operation 58 'load' 'i_vec_6_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 59 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%i_vec_7_load = load i7 %i_vec_7_addr" [kernel_MatMul.cpp:15]   --->   Operation 59 'load' 'i_vec_7_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 60 [1/1] (0.70ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %i_vec_0_load, i3 1, i32 %i_vec_1_load, i3 2, i32 %i_vec_2_load, i3 3, i32 %i_vec_3_load, i3 4, i32 %i_vec_4_load, i3 5, i32 %i_vec_5_load, i3 6, i32 %i_vec_6_load, i3 7, i32 %i_vec_7_load, i32 <undef>, i3 %trunc_ln12" [kernel_MatMul.cpp:15]   --->   Operation 60 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %tmp" [kernel_MatMul.cpp:15]   --->   Operation 61 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln15 = muxlogic i32 %bitcast_ln15"   --->   Operation 62 'muxlogic' 'muxLogicFIFOData_to_write_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] ( I:0.98ns O:0.98ns )   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %vector_stream, i32 %bitcast_ln15" [kernel_MatMul.cpp:15]   --->   Operation 63 'write' 'write_ln15' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [kernel_MatMul.cpp:12]   --->   Operation 64 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.142ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln12', kernel_MatMul.cpp:12) of constant 0 on local variable 'i', kernel_MatMul.cpp:12 [20]  (0.393 ns)
	'load' operation 10 bit ('i', kernel_MatMul.cpp:12) on local variable 'i', kernel_MatMul.cpp:12 [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln12', kernel_MatMul.cpp:12) [25]  (0.607 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_i_vec_0_load') [42]  (0.421 ns)
	'load' operation 32 bit ('i_vec_0_load', kernel_MatMul.cpp:15) on array 'i_vec_0' [43]  (0.721 ns)

 <State 2>: 2.562ns
The critical path consists of the following:
	'load' operation 32 bit ('i_vec_0_load', kernel_MatMul.cpp:15) on array 'i_vec_0' [43]  (0.870 ns)
	'sparsemux' operation 32 bit ('tmp', kernel_MatMul.cpp:15) [58]  (0.705 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln15') [60]  (0.000 ns)
	fifo write operation ('write_ln15', kernel_MatMul.cpp:15) on port 'vector_stream' (kernel_MatMul.cpp:15) [61]  (0.987 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
