var pairs =
{
"pullmode":{"hdl":1,"default":1,"attribute":1,"options":1,"iobuf":1,"string":1,"pin_name":1,"signal":1,"mode":1,"keeper":1,"slewrate":1}
,"hdl":{"attribute":1}
,"default":{"down":1}
,"down":{"none":1}
,"none":{"keeper":1}
,"keeper":{"pciclamp":1,"option":1}
,"attached":{"output":1}
,"output":{"buffer":1,"4:0":1}
,"buffer":{"elements":1}
,"elements":{"e.g":1}
,"e.g":{"obw":1}
,"obw":{"bidirectional":1}
,"bidirectional":{"buffers":1}
,"buffers":{"pullmode":1}
,"attribute":{"mode":1,"vccio":1,"used":1,"pullmode":1,"pin_name":1,"d_lvcmos33_keeper":1,"examples":1,"example":1}
,"mode":{"parameters":1,"default":1,"slewrate":1}
,"parameters":{"down":1}
,"pciclamp":{"pullmode":1}
,"options":{"enabled":1}
,"enabled":{"independently":1}
,"independently":{"keeper":1}
,"option":{"available":1}
,"available":{"pullmode":1,"corresponding":1}
,"vccio":{"3.3v":1}
,"3.3v":{"latticesc":1}
,"latticesc":{"default":1,"purespeed":1}
,"purespeed":{"usage":1}
,"usage":{"guide":1}
,"guide":{"information":1}
,"information":{"related":1}
,"related":{"attributes":1}
,"attributes":{"attribute":1,"example":1,"hdl":1}
,"used":{"conjunction":1}
,"conjunction":{"iobuf":1}
,"iobuf":{"preference":1}
,"preference":{"global":1,"please":1}
,"global":{"preferences":1}
,"preferences":{"honored":1}
,"honored":{"pullmode":1}
,"please":{"topic":1}
,"device":{"support":1,"family":1}
,"vhdl":{"syntax":1,"source":1,"iovhdl.vhd":1}
,"string":{"attribute":1}
,"pin_name":{"signal":1,"pullmode":1,"synthesis":1}
,"signal":{"mode":1,"pciclamp":1}
,"example":{"code":1,"given":1,"precision":1,"synplify":1,"files":1}
,"verilog":{"syntax":1,"example":1,"source":1}
,"syntax":{"precision":1,"synplify":1}
,"pragma":{"attribute":1}
,"code":{"precision":1,"synplify":1}
,"d_lvcmos33_keeper":{"pullmode":1}
,"pintype":{"pin_name":1}
,"synthesis":{"io_type":1}
,"io_type":{"type_name":1,"lvttl33_od":1}
,"type_name":{"drive":1}
,"drive":{"drive_strength":1,"pullmode":1}
,"drive_strength":{"pullmode":1}
,"slewrate":{"value":1,"fast":1}
,"note":{"example":1}
,"given":{"pin":1}
,"pin":{"type":1}
,"type":{"configuration":1,"settings":1}
,"4:0":{"porta":1}
,"porta":{"synthesis":1}
,"lvttl33_od":{"drive":1}
,"following":{"examples":1}
,"examples":{"type":1,"latticeec":1,"path":1}
,"settings":{"using":1}
,"using":{"latticeec":1}
,"latticeec":{"device":1,"preferences_attributes":1}
,"family":{"purposes":1}
,"purposes":{"demonstration":1}
,"demonstration":{"include":1}
,"include":{"pullmode":1}
,"source":{"attribute":1,"attributes":1}
,"path":{"install_dir":1}
,"install_dir":{"examples":1,"ispcpld":1}
,"preferences_attributes":{"iotype_drive_pullmode_slewrate":1}
,"iotype_drive_pullmode_slewrate":{"vhdl":1,"verilog_mentor":1,"verilog_synplify":1}
,"verilog_mentor":{"vlogio.v":1}
,"verilog_synplify":{"vlogio.v":1}
,"files":{"fpga":1}
,"fpga":{"architectures":1,"attributes":1}
,"architectures":{"available":1}
,"corresponding":{"directories":1}
,"directories":{"install_dir":1}
,"ispcpld":{"examples":1}
,"adding":{"fpga":1}
}
;Search.control.loadWordPairs(pairs);
