xload _0_0std_0_0cells_0_0TIEHIX1
box 19 12 20 15
paint ndiffusion
box 20 13 20 13
label "x" right ndiffusion
box 23 18 28 19
paint polysilicon
box 24 19 24 19
label "x" right polysilicon
box 23 21 24 22
paint polysilicon
box 24 22 24 22
label "x" right polysilicon
box 23 22 28 23
paint polysilicon
box 24 23 24 23
label "x" right polysilicon
box 19 25 20 28
paint pdiffusion
box 20 26 20 26
label "Y" right pdiffusion
box 16 12 19 15
paint ndiffusion
box 17 13 17 13
label "x" right ndiffusion
box 27 19 28 22
paint polysilicon
box 28 20 28 20
label "x" right polysilicon
box 16 25 19 28
paint pdiffusion
box 17 26 17 26
label "Y" right pdiffusion
box 15 10 20 12
paint ndiffusion
box 16 11 16 11
label "x" right ndiffusion
box 15 12 16 15
paint ndiffusion
box 16 13 16 13
label "x" right ndiffusion
box 15 15 20 16
paint ndiffusion
box 16 16 16 16
label "x" right ndiffusion
box 12 12 13 15
paint ndiffusion
box 24 19 27 22
paint polysilicon
box 25 20 25 20
label "x" right polysilicon
box 15 23 20 25
paint pdiffusion
box 16 24 16 24
label "Y" right pdiffusion
box 15 25 16 28
paint pdiffusion
box 16 26 16 26
label "Y" right pdiffusion
box 15 28 20 33
paint pdiffusion
box 16 29 16 29
label "Y" right pdiffusion
box 12 29 13 32
paint pdiffusion
box 13 30 13 30
label "Vdd" right pdiffusion
box 13 8 15 10
paint polysilicon
box 14 9 14 9
label "x" right polysilicon
box 13 10 15 16
paint ntransistor
box 14 11 14 11
label "x" right ntransistor
box 9 12 12 15
paint ndiffusion
box 13 16 15 19
paint polysilicon
box 14 17 14 17
label "x" right polysilicon
box 13 19 24 21
paint polysilicon
box 14 20 14 20
label "x" right polysilicon
box 13 21 15 23
paint polysilicon
box 14 22 14 22
label "x" right polysilicon
box 13 23 15 33
paint ptransistor
box 14 24 14 24
label "x" right ptransistor
box 9 29 12 32
paint pdiffusion
box 10 30 10 30
label "Vdd" right pdiffusion
box 13 33 15 35
paint polysilicon
box 14 34 14 34
label "x" right polysilicon
box 8 10 13 12
paint ndiffusion
box 8 12 9 15
paint ndiffusion
box 8 15 13 16
paint ndiffusion
box 8 23 13 29
paint pdiffusion
box 9 24 9 24
label "Vdd" right pdiffusion
box 8 29 9 32
paint pdiffusion
box 9 30 9 30
label "Vdd" right pdiffusion
box 8 32 13 33
paint pdiffusion
box 9 33 9 33
label "Vdd" right pdiffusion
box 24 19 27 22
paint pc
box 25 20 25 20
label "x" right pc
box 16 12 19 15
paint ndc
box 17 13 17 13
label "x" right ndc
box 16 25 19 28
paint pdc
box 17 26 17 26
label "Y" right pdc
box 9 12 12 15
paint ndc
box 9 29 12 32
paint pdc
box 10 30 10 30
label "Vdd" right pdc
box 26 25 27 28
paint m1
box 27 26 27 26
label "Y" right m1
port class output
port make
box 24 12 27 15
paint m1
box 25 13 25 13
label "Y" right m1
port class output
port make
box 27 19 28 22
paint m1
box 28 20 28 20
label "x" right m1
box 23 25 26 28
paint m1
box 24 26 24 26
label "Y" right m1
port class output
port make
box 24 19 27 22
paint m1
box 25 20 25 20
label "x" right m1
box 19 25 23 28
paint m1
box 20 26 20 26
label "Y" right m1
port class output
port make
box 16 12 19 15
paint m1
box 17 13 17 13
label "x" right m1
box 16 15 19 19
paint m1
box 17 16 17 16
label "x" right m1
box 16 19 24 22
paint m1
box 17 20 17 20
label "x" right m1
box 16 25 19 28
paint m1
box 17 26 17 26
label "Y" right m1
port class output
port make
box 15 25 16 28
paint m1
box 16 26 16 26
label "Y" right m1
port class output
port make
box 24 4 28 12
paint m1
box 25 5 25 5
label "Y" right m1
port class output
port make
box 16 11 19 12
paint m1
box 17 12 17 12
label "x" right m1
box 12 12 13 13
paint m1
box 9 12 12 15
paint m1
box 9 15 12 16
paint m1
box 9 28 12 29
paint m1
box 10 29 10 29
label "Vdd" right m1
box 9 29 12 32
paint m1
box 10 30 10 30
label "Vdd" right m1
box 9 32 12 36
paint m1
box 10 33 10 33
label "Vdd" right m1
box 9 36 12 39
paint m1
box 10 37 10 37
label "Vdd" right m1
box 8 11 13 12
paint m1
box 8 12 9 13
paint m1
box 8 36 9 39
paint m1
box 9 37 9 37
label "Vdd" right m1
box 8 39 12 40
paint m1
box 9 40 9 40
label "Vdd" right m1
box 6 7 12 8
paint m1
box 6 8 13 11
paint m1
box 27 12 28 15
paint m2
box 24 12 27 15
paint m2
box 23 12 24 15
paint m2
box 23 15 28 16
paint m2
box 23 16 25 24
paint m2
box 26 25 27 28
paint m2
box 23 25 26 28
paint m2
box 23 11 28 12
paint m2
box 12 12 13 15
paint m2
box 13 13 13 13
label "GND" right m2
box 22 24 27 25
paint m2
box 22 25 23 28
paint m2
box 22 28 27 29
paint m2
box 12 36 13 39
paint m2
box 13 37 13 37
label "Vdd" right m2
box 9 12 12 15
paint m2
box 10 13 10 13
label "GND" right m2
box 9 36 12 39
paint m2
box 10 37 10 37
label "Vdd" right m2
box 8 11 13 12
paint m2
box 9 12 9 12
label "GND" right m2
box 8 12 9 15
paint m2
box 9 13 9 13
label "GND" right m2
box 8 15 13 16
paint m2
box 9 16 9 16
label "GND" right m2
box 8 35 13 36
paint m2
box 9 36 9 36
label "Vdd" right m2
box 8 36 9 39
paint m2
box 9 37 9 37
label "Vdd" right m2
box 8 39 13 40
paint m2
box 9 40 9 40
label "Vdd" right m2
box 6 7 12 8
paint m2
box 7 8 7 8
label "GND" right m2
box 6 8 13 11
paint m2
box 7 9 7 9
label "GND" right m2
box 24 12 27 15
paint v1
box 23 25 26 28
paint v1
box 9 12 12 15
paint v1
box 9 36 12 39
paint v1
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
