m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Zynq/FPGA/verilog/programmer/test2/test2
T_opt
!s110 1660488772
VH<4EN4mJH[8B<mN4USghe3
Z1 04 6 4 work tb_top fast 0
=1-88a4c299047a-62f90c43-2a4-499c
o-quiet -auto_acc_if_foreign -work work +acc=bcglnprst
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;10.7;67
R0
T_opt1
!s110 1660492694
V7WZ<6V5WPfQi?AdcH1LlR0
R1
=1-88a4c299047a-62f91b96-5f-2804
Z4 o-quiet -auto_acc_if_foreign -work work
R2
n@_opt1
R3
R0
T_opt2
!s110 1660492698
VQX`B5LNm4Okkb9hU6Xg;72
04 6 4 work ex_cnt fast 0
=1-88a4c299047a-62f91b9a-271-282c
R4
R2
n@_opt2
R3
vex_cnt
Z5 !s110 1660488432
!i10b 1
!s100 I?EY[_b?ODbkeeo]Jk6JM0
IZJXPh2?:@jn8Q0;7<i@i70
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 dD:/Zynq/youlaoshi_test/test_1/sim
w1660295339
8D:/Zynq/youlaoshi_test/test_1/design/ex_cnt.v
FD:/Zynq/youlaoshi_test/test_1/design/ex_cnt.v
L0 1
Z8 OL;L;10.7;67
r1
!s85 0
31
Z9 !s108 1660488432.000000
!s107 D:/Zynq/youlaoshi_test/test_1/design/ex_cnt.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Zynq/youlaoshi_test/test_1/design/ex_cnt.v|
!i113 0
Z10 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_top
R5
!i10b 1
!s100 C^V[ozZR6Ohm=F0aL<BDc3
IKEZ=UY2ei1Q:9bzUL[24>2
R6
R7
w1660487921
8D:/Zynq/youlaoshi_test/test_1/sim/tb_top.v
FD:/Zynq/youlaoshi_test/test_1/sim/tb_top.v
L0 6
R8
r1
!s85 0
31
R9
!s107 D:/Zynq/youlaoshi_test/test_1/sim/tb_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Zynq/youlaoshi_test/test_1/sim/tb_top.v|
!i113 0
R10
R2
vtop
R5
!i10b 1
!s100 ooN:fEYBWHZX^0EBZ1QAG1
IGzoddeg:G;F@?^Jo6Yc>71
R6
R7
w1660295338
8D:/Zynq/youlaoshi_test/test_1/design/top.v
FD:/Zynq/youlaoshi_test/test_1/design/top.v
L0 1
R8
r1
!s85 0
31
R9
!s107 D:/Zynq/youlaoshi_test/test_1/design/top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Zynq/youlaoshi_test/test_1/design/top.v|
!i113 0
R10
R2
