

================================================================
== Vivado HLS Report for 'axi2matrix'
================================================================
* Date:           Tue Jan 14 16:43:23 2025

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        AES_HLS
* Solution:       aes
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.32|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%state_data_V_addr = getelementptr [16 x i8]* %state_data_V, i64 0, i64 0" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%state_data_V_addr_46 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 4" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call { i128, i16, i16, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i128P.i16P.i16P.i1P.i1P.i1P.i1P(i128* %stream_in_V_data_V, i16* %stream_in_V_keep_V, i16* %stream_in_V_strb_V, i1* %stream_in_V_user_V, i1* %stream_in_V_last_V, i1* %stream_in_V_id_V, i1* %stream_in_V_dest_V)" [AES_HLS/aes_implementation.cpp:169]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i128, i16, i16, i1, i1, i1, i1 } %empty, 0" [AES_HLS/aes_implementation.cpp:169]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%op2_V_read_assign = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 120, i32 127)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 14 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign, i8* %state_data_V_addr, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%op2_V_read_assign_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 112, i32 119)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 16 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_s, i8* %state_data_V_addr_46, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%op2_V_read_assign_15 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 104, i32 111)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%op2_V_read_assign_16 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 96, i32 103)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%op2_V_read_assign_17 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 88, i32 95)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%op2_V_read_assign_18 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 80, i32 87)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%op2_V_read_assign_19 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 72, i32 79)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%op2_V_read_assign_20 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 64, i32 71)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%op2_V_read_assign_21 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 56, i32 63)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%op2_V_read_assign_22 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 48, i32 55)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%op2_V_read_assign_23 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 40, i32 47)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%op2_V_read_assign_24 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 32, i32 39)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%op2_V_read_assign_25 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 24, i32 31)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%op2_V_read_assign_26 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 16, i32 23)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%op2_V_read_assign_27 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 8, i32 15)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = trunc i128 %tmp_data_V to i8" [AES_HLS/aes_implementation.cpp:176]

 <State 2> : 2.32ns
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%state_data_V_addr_47 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 8" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%state_data_V_addr_48 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 12" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_2 : Operation 33 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_15, i8* %state_data_V_addr_47, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 34 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_16, i8* %state_data_V_addr_48, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 3> : 2.32ns
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%state_data_V_addr_49 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%state_data_V_addr_50 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 5" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_3 : Operation 37 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_17, i8* %state_data_V_addr_49, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 38 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_18, i8* %state_data_V_addr_50, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 4> : 2.32ns
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%state_data_V_addr_51 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 9" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%state_data_V_addr_52 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 13" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_4 : Operation 41 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_19, i8* %state_data_V_addr_51, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 42 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_20, i8* %state_data_V_addr_52, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 5> : 2.32ns
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%state_data_V_addr_53 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 2" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%state_data_V_addr_54 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 6" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_5 : Operation 45 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_21, i8* %state_data_V_addr_53, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 46 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_22, i8* %state_data_V_addr_54, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 6> : 2.32ns
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%state_data_V_addr_55 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 10" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%state_data_V_addr_56 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 14" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_6 : Operation 49 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_23, i8* %state_data_V_addr_55, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 50 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_24, i8* %state_data_V_addr_56, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 7> : 2.32ns
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%state_data_V_addr_57 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 3" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%state_data_V_addr_58 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 7" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_7 : Operation 53 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_25, i8* %state_data_V_addr_57, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 54 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_26, i8* %state_data_V_addr_58, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 8> : 2.32ns
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%state_data_V_addr_59 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 11" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%state_data_V_addr_60 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 15" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %stream_in_V_data_V, i16* %stream_in_V_keep_V, i16* %stream_in_V_strb_V, i1* %stream_in_V_user_V, i1* %stream_in_V_last_V, i1* %stream_in_V_id_V, i1* %stream_in_V_dest_V, [5 x i8]* @p_str17, i32 0, i32 0, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind"
ST_8 : Operation 58 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_27, i8* %state_data_V_addr_59, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 59 [1/1] (2.32ns)   --->   "store i8 %tmp, i8* %state_data_V_addr_60, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "ret void" [AES_HLS/aes_implementation.cpp:179]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr', AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176) [9]  (0 ns)
	'store' operation (AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176) of variable 'op2.V', AES_HLS/aes_implementation.cpp:176 on array 'state_data_V' [29]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_47', AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176) [11]  (0 ns)
	'store' operation (AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176) of variable 'op2.V', AES_HLS/aes_implementation.cpp:176 on array 'state_data_V' [33]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_49', AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176) [13]  (0 ns)
	'store' operation (AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176) of variable 'op2.V', AES_HLS/aes_implementation.cpp:176 on array 'state_data_V' [37]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_51', AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176) [15]  (0 ns)
	'store' operation (AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176) of variable 'op2.V', AES_HLS/aes_implementation.cpp:176 on array 'state_data_V' [41]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_53', AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176) [17]  (0 ns)
	'store' operation (AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176) of variable 'op2.V', AES_HLS/aes_implementation.cpp:176 on array 'state_data_V' [45]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_55', AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176) [19]  (0 ns)
	'store' operation (AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176) of variable 'op2.V', AES_HLS/aes_implementation.cpp:176 on array 'state_data_V' [49]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_57', AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176) [21]  (0 ns)
	'store' operation (AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176) of variable 'op2.V', AES_HLS/aes_implementation.cpp:176 on array 'state_data_V' [53]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_59', AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176) [23]  (0 ns)
	'store' operation (AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176) of variable 'op2.V', AES_HLS/aes_implementation.cpp:176 on array 'state_data_V' [57]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
