// Seed: 1402434519
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    module_0,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_20 = 1'b0;
  id_24(
      .id_0(1), .id_1(1)
  );
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wor id_3,
    input wand id_4,
    output tri0 id_5,
    input uwire id_6,
    input wor id_7
    , id_29,
    input tri0 id_8,
    input uwire id_9,
    output supply1 id_10,
    output tri1 id_11,
    input supply0 id_12,
    input supply0 id_13,
    output supply0 id_14,
    input supply1 id_15,
    input tri id_16,
    input wire id_17,
    input uwire id_18,
    input supply0 id_19,
    input uwire id_20,
    output wor id_21,
    input tri0 id_22,
    input tri1 id_23,
    input wor id_24,
    input tri1 id_25,
    output supply0 id_26,
    input supply0 id_27
);
  wire id_30;
  module_0(
      id_30,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_30,
      id_30,
      id_29,
      id_29,
      id_29,
      id_30,
      id_29,
      id_30,
      id_29,
      id_29,
      id_30,
      id_30,
      id_30,
      id_30,
      id_30,
      id_30,
      id_30
  ); timeprecision 1ps;
endmodule
