{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "ila_sample12",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "9519C7174C8D54CD9DD610FCCD54D6D8",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "dat",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "dat[7]"
                                            },
                                            {
                                                "name": "dat[6]"
                                            },
                                            {
                                                "name": "dat[5]"
                                            },
                                            {
                                                "name": "dat[4]"
                                            },
                                            {
                                                "name": "dat[3]"
                                            },
                                            {
                                                "name": "dat[2]"
                                            },
                                            {
                                                "name": "dat[1]"
                                            },
                                            {
                                                "name": "dat[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "frame_req",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "FSM_Clk",
                                        "isBus": false,
                                        "parentNetId": 9
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "Reset_Counter",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Reset_Counter[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 4,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "clkout",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ],
                "parent_nets": [
                    {
                        "id": 9,
                        "name": "spi/ClockGenerator1/FSM_Clk_BUFG",
                        "state_reg": [
                            {
                                "name": "FSM_onehot_State_reg[0]",
                                "states": [
                                    {
                                        "name": "STATE_INIT",
                                        "val": "000001"
                                    },
                                    {
                                        "name": "STATE_DELAY",
                                        "val": "001000"
                                    },
                                    {
                                        "name": "STATE_FINISH",
                                        "val": "100000"
                                    },
                                    {
                                        "name": "STATE_RESET_FINISHED",
                                        "val": "000100"
                                    },
                                    {
                                        "name": "STATE_RESET",
                                        "val": "000010"
                                    },
                                    {
                                        "name": "STATE_FRAME_REQ",
                                        "val": "010000"
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}