{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670985997401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670985997401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 20:46:37 2022 " "Processing started: Tue Dec 13 20:46:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670985997401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1670985997401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyectoSTC -c proyectoSTC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyectoSTC -c proyectoSTC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1670985997401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1670985997721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1670985997721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyectostc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proyectostc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proyectoSTC-Behavioral " "Found design unit 1: proyectoSTC-Behavioral" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670986004855 ""} { "Info" "ISGN_ENTITY_NAME" "1 proyectoSTC " "Found entity 1: proyectoSTC" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670986004855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670986004855 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proyectoSTC " "Elaborating entity \"proyectoSTC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1670986004904 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e_presente proyectoSTC.vhd(114) " "VHDL Process Statement warning at proyectoSTC.vhd(114): signal \"e_presente\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1670986004911 "|proyectoSTC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estacion proyectoSTC.vhd(116) " "VHDL Process Statement warning at proyectoSTC.vhd(116): signal \"estacion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1670986004912 "|proyectoSTC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estacion proyectoSTC.vhd(123) " "VHDL Process Statement warning at proyectoSTC.vhd(123): signal \"estacion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1670986004912 "|proyectoSTC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estacion proyectoSTC.vhd(127) " "VHDL Process Statement warning at proyectoSTC.vhd(127): signal \"estacion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1670986004912 "|proyectoSTC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estacion proyectoSTC.vhd(137) " "VHDL Process Statement warning at proyectoSTC.vhd(137): signal \"estacion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1670986004912 "|proyectoSTC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estacion proyectoSTC.vhd(138) " "VHDL Process Statement warning at proyectoSTC.vhd(138): signal \"estacion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1670986004912 "|proyectoSTC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledEmergencia proyectoSTC.vhd(93) " "VHDL Process Statement warning at proyectoSTC.vhd(93): inferring latch(es) for signal or variable \"ledEmergencia\", which holds its previous value in one or more paths through the process" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1670986004912 "|proyectoSTC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tiempo_Espera proyectoSTC.vhd(93) " "VHDL Process Statement warning at proyectoSTC.vhd(93): inferring latch(es) for signal or variable \"tiempo_Espera\", which holds its previous value in one or more paths through the process" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1670986004912 "|proyectoSTC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "este proyectoSTC.vhd(93) " "VHDL Process Statement warning at proyectoSTC.vhd(93): inferring latch(es) for signal or variable \"este\", which holds its previous value in one or more paths through the process" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1670986004912 "|proyectoSTC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "oeste proyectoSTC.vhd(93) " "VHDL Process Statement warning at proyectoSTC.vhd(93): inferring latch(es) for signal or variable \"oeste\", which holds its previous value in one or more paths through the process" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1670986004912 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oeste proyectoSTC.vhd(93) " "Inferred latch for \"oeste\" at proyectoSTC.vhd(93)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "este proyectoSTC.vhd(93) " "Inferred latch for \"este\" at proyectoSTC.vhd(93)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledEmergencia proyectoSTC.vhd(93) " "Inferred latch for \"ledEmergencia\" at proyectoSTC.vhd(93)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[0\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[0\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[1\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[1\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[2\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[2\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[3\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[3\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[4\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[4\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[5\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[5\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[6\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[6\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[7\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[7\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[8\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[8\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[9\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[9\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[10\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[10\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[11\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[11\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[12\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[12\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[13\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[13\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[14\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[14\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[15\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[15\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[16\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[16\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[17\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[17\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[18\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[18\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[19\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[19\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[20\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[20\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[21\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[21\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[22\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[22\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[23\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[23\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[24\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[24\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[25\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[25\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[26\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[26\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[27\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[27\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[28\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[28\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[29\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[29\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[30\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[30\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_Espera\[31\] proyectoSTC.vhd(108) " "Inferred latch for \"tiempo_Espera\[31\]\" at proyectoSTC.vhd(108)" {  } { { "proyectoSTC.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P2/proyectoSTC.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1670986004915 "|proyectoSTC"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670986005053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 20:46:45 2022 " "Processing ended: Tue Dec 13 20:46:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670986005053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670986005053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670986005053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1670986005053 ""}
