{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560219667426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560219667428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 23:21:07 2019 " "Processing started: Mon Jun 10 23:21:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560219667428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560219667428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_FPGA -c MIPS_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_FPGA -c MIPS_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560219667429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560219668298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560219668298 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PC.v(5) " "Verilog HDL information at PC.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "Modulos/PC.v" "" { Text "/media/grobs/WD DOC/Git Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/PC.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560219681256 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting \";\" Conversor_7Seg.v(6) " "Verilog HDL syntax error at Conversor_7Seg.v(6) near text: \"wire\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/WD DOC/Git Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1560219681276 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Conversor_7Seg_Melhorado Conversor_7Seg.v(1) " "Ignored design unit \"Conversor_7Seg_Melhorado\" at Conversor_7Seg.v(1) due to previous errors" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/WD DOC/Git Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1560219681277 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Conversor_7Seg Conversor_7Seg.v(109) " "Ignored design unit \"Conversor_7Seg\" at Conversor_7Seg.v(109) due to previous errors" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/WD DOC/Git Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 109 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1560219681278 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Mem_Exibi Memoria_de_exibicao.v(1) " "Ignored design unit \"Mem_Exibi\" at Memoria_de_exibicao.v(1) due to previous errors" {  } { { "Modulos/Memoria_de_exibicao.v" "" { Text "/media/grobs/WD DOC/Git Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_de_exibicao.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1560219681278 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "MIPS_FPGA MIPS_FPGA.v(20) " "Ignored design unit \"MIPS_FPGA\" at MIPS_FPGA.v(20) due to previous errors" {  } { { "MIPS_FPGA.v" "" { Text "/media/grobs/WD DOC/Git Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.v" 20 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1560219681279 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/grobs/WD DOC/Git Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.map.smsg " "Generated suppressed messages file /media/grobs/WD DOC/Git Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560219681304 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "857 " "Peak virtual memory: 857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560219681363 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 10 23:21:21 2019 " "Processing ended: Mon Jun 10 23:21:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560219681363 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560219681363 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560219681363 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560219681363 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560219681558 ""}
