module control(
		Clock,
		CLRN,
		ex_n,
		mode,
		write_enabler,
		error_over,
		error_under,
		stack3,
		stack2,
		stack1,
		stack0,
		alu_output,
		write_select,
		read_address_a,
		read_address_b,
		write_adress
);

input Cloc;
input CLRN;
input ex_n;
input [1:0] mode;

output write_enabler;
output error_over;
output error_under;
output stack3;
output stack2;
output stack1;
output stack0;
output alu_output;
output write_select;
output [1:0] read_address_a;
output [1:0] read_address_b;
output [1:0] write_adress;

wire ctrl_en;
reg [2:0] ctrl;
wire[2:0] nxt_ctrl;

reg ex_delay;

assign alu_op = mode[0];

assign stack3 = ctrl[0] | ctrl[1] | ctrl[2];
assign stack2 = ctrl[1] | ctrl[2];
assign stack1 = ctrl[0] & ctrl [1] | ctrl[2];
assign stack0 = ctrl[2];