// Seed: 3358122071
module module_0 (
    input logic id_0,
    input id_1
);
  always @(posedge 1 or posedge (1))
    if (1) SystemTFIdentifier(1);
    else id_2 <= 1;
  always @(posedge 1)
    if (id_0) id_2 = 1 * id_0;
    else begin
      if (id_2) begin
        id_2 = 1;
      end
    end
  logic id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  logic id_13;
  logic id_14 = 1;
endmodule
