Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L blk_mem_gen_v8_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot Minisys_new_sim_behav --prj D:/512/Minisys_new/Minisys_new.sim/sim_1/behav/Minisys_new_sim.prj work.Minisys_new_sim work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "d:/512/Minisys_new/Minisys_new.srcs/sources_1/ip/program/blk_mem_gen_v8_1/simulation/blk_mem_gen_v8_1.v" into library blk_mem_gen_v8_1
INFO: [VRFC 10-165] Analyzing Verilog file "d:/512/Minisys_new/Minisys_new.srcs/sources_1/ip/program/sim/program.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "d:/512/Minisys_new/Minisys_new.srcs/sources_1/ip/ram/sim/ram.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/new/memori.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/new/ioread.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Ifect32.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/dmemory32.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/control32.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/512/Minisys_new/Minisys_new.srcs/sim_1/new/Minisys_new_sim.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_output_stage(C_...
Compiling module blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_softecc_output_...
Compiling module blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_mem_module(C_CO...
Compiling module blk_mem_gen_v8_1.blk_mem_gen_v8_1(C_FAMILY="artix...
Compiling module work.program
Compiling module work.Ifect32
Compiling module work.control32
Compiling module work.Idecode32
Compiling module work.Execute32
Compiling module blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_mem_module(C_CO...
Compiling module blk_mem_gen_v8_1.blk_mem_gen_v8_1(C_FAMILY="artix...
Compiling module work.ram
Compiling module work.dmemory32
Compiling module work.memorio
Compiling module work.ioread
Compiling module work.minisys
Compiling module work.Minisys_new_sim
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Minisys_new_sim_behav
