/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vlib /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/remote_port_sc_v4
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vmap remote_port_sc_v4 /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/remote_port_sc_v4
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/sccom  -64 -cpppath /tool/gcc/7.4.0/bin/g++ -nodebug  -I /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/include -I /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/remote_port_c_v4/include -I /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/remote_port_sc/remote_port_sc_v4/src -I /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/common_cpp_v1_0/include -Wall -fPIC -fPIC -std=c++11 -DREMOTEPORT_SC_DLL -O3 -work remote_port_sc_v4 -f /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/remote_port_sc_v4/.cxl.systemc.remote_port_sc_v4.remote_port_sc_v4.cmf
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/sccom  -64 -cpppath /tool/gcc/7.4.0/bin/g++ -nodebug -linkshared -lib remote_port_sc_v4  -v -L/home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/remote_port_c_v4 -lremote_port_c_v4 -L/home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/common_cpp_v1_0 -lcommon_cpp_v1_0  -work remote_port_sc_v4
