// Note the Verilog-1995 module declaration syntax here:
module top_module(clk, reset, in, out);
    input clk;
    input reset;    // Synchronous reset to state B
    input in;
    output out;//  
    reg out;

    // Fill in state name declarations

    reg present_state, next_state;
    parameter a = 1'b0, b=1'b1;

    always@(posedge clk)begin
        if (reset)begin
            present_state <= b;
        end else begin
            present_state <= next_state;
        end
    end
    
    always@(*)begin
        case (present_state)
            a : if (in == 0)
                	next_state <= b;
            	else
                    next_state <= a;
            b : if (in == 0)
                	next_state <= a;
            	else
                    next_state <= b;
            default : next_state <= b;
        endcase
    end
    
    always@(*)begin
        case(present_state)
            a : out <= 0;
            b : out <= 1;
            default : out <= 0;
        endcase
    end

endmodule
