// Seed: 3676157695
module module_0 #(
    parameter id_5 = 32'd27,
    parameter id_6 = 32'd12
) (
    output tri  id_0,
    input  wor  id_1,
    input  wand id_2
    , id_4
);
  wire _id_5;
  logic _id_6 = -1;
  wire [id_6 : ~  id_5] id_7;
  initial begin : LABEL_0
    id_4[(id_6)] <= 1;
  end
  wire  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  \id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    input  tri   id_2,
    output wand  id_3,
    output wor   id_4
);
  logic id_6 = -1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2
  );
endmodule
