{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637671502162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637671502170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 23 18:15:02 2021 " "Processing started: Tue Nov 23 18:15:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637671502170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637671502170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EVSCPU -c VSCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off EVSCPU -c VSCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637671502170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637671502573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637671502573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vscpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vscpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VSCPU-behave " "Found design unit 1: VSCPU-behave" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637671511751 ""} { "Info" "ISGN_ENTITY_NAME" "1 VSCPU " "Found entity 1: VSCPU" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637671511751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637671511751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_package " "Found design unit 1: my_package" {  } { { "my_package.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/my_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637671511753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637671511753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vscputb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vscputb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vscputb-stim " "Found design unit 1: vscputb-stim" {  } { { "vscputb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/vscputb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637671511755 ""} { "Info" "ISGN_ENTITY_NAME" "1 vscputb " "Found entity 1: vscputb" {  } { { "vscputb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/vscputb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637671511755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637671511755 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VSCPU " "Elaborating entity \"VSCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637671511797 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_ff VSCPU.vhd(134) " "VHDL Process Statement warning at VSCPU.vhd(134): signal \"IR_ff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637671511808 "|VSCPU"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"clk='.'\" VSCPU.vhd(228) " "VHDL Report Statement at VSCPU.vhd(228): \"clk='.'\" (NOTE)" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 228 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1637671511808 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset VSCPU.vhd(229) " "VHDL Process Statement warning at VSCPU.vhd(229): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637671511808 "|VSCPU"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"rst='.'\" VSCPU.vhd(229) " "VHDL Report Statement at VSCPU.vhd(229): \"rst='.'\" (NOTE)" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 229 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1637671511808 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start VSCPU.vhd(230) " "VHDL Process Statement warning at VSCPU.vhd(230): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637671511808 "|VSCPU"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"start='.'\" VSCPU.vhd(230) " "VHDL Report Statement at VSCPU.vhd(230): \"start='.'\" (NOTE)" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 230 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1637671511808 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rite VSCPU.vhd(231) " "VHDL Process Statement warning at VSCPU.vhd(231): signal \"rite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637671511808 "|VSCPU"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"write='.'\" VSCPU.vhd(231) " "VHDL Report Statement at VSCPU.vhd(231): \"write='.'\" (NOTE)" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 231 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1637671511808 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_ff VSCPU.vhd(232) " "VHDL Process Statement warning at VSCPU.vhd(232): signal \"PC_ff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637671511808 "|VSCPU"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"pc=0\" VSCPU.vhd(232) " "VHDL Report Statement at VSCPU.vhd(232): \"pc=0\" (NOTE)" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 232 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1637671511808 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stvar_ff VSCPU.vhd(233) " "VHDL Process Statement warning at VSCPU.vhd(233): signal \"stvar_ff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637671511808 "|VSCPU"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"cstate=0\" VSCPU.vhd(233) " "VHDL Report Statement at VSCPU.vhd(233): \"cstate=0\" (NOTE)" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 233 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1637671511808 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AC_ff VSCPU.vhd(234) " "VHDL Process Statement warning at VSCPU.vhd(234): signal \"AC_ff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637671511808 "|VSCPU"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"ac=0\" VSCPU.vhd(234) " "VHDL Report Statement at VSCPU.vhd(234): \"ac=0\" (NOTE)" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 234 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1637671511808 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_ff VSCPU.vhd(235) " "VHDL Process Statement warning at VSCPU.vhd(235): signal \"IR_ff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637671511809 "|VSCPU"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"ir=0\" VSCPU.vhd(235) " "VHDL Report Statement at VSCPU.vhd(235): \"ir=0\" (NOTE)" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 235 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1637671511809 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DR_ff VSCPU.vhd(236) " "VHDL Process Statement warning at VSCPU.vhd(236): signal \"DR_ff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637671511809 "|VSCPU"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"dr=0\" VSCPU.vhd(236) " "VHDL Report Statement at VSCPU.vhd(236): \"dr=0\" (NOTE)" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 236 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1637671511809 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AR_ff VSCPU.vhd(237) " "VHDL Process Statement warning at VSCPU.vhd(237): signal \"AR_ff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637671511809 "|VSCPU"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"ar=0\" VSCPU.vhd(237) " "VHDL Report Statement at VSCPU.vhd(237): \"ar=0\" (NOTE)" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 237 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1637671511809 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_rd VSCPU.vhd(238) " "VHDL Process Statement warning at VSCPU.vhd(238): signal \"data_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637671511809 "|VSCPU"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"data_rd=0\" VSCPU.vhd(238) " "VHDL Report Statement at VSCPU.vhd(238): \"data_rd=0\" (NOTE)" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 238 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1637671511809 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rid VSCPU.vhd(239) " "VHDL Process Statement warning at VSCPU.vhd(239): signal \"rid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637671511809 "|VSCPU"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"read='.'\" VSCPU.vhd(239) " "VHDL Report Statement at VSCPU.vhd(239): \"read='.'\" (NOTE)" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 239 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1637671511809 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address VSCPU.vhd(240) " "VHDL Process Statement warning at VSCPU.vhd(240): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637671511809 "|VSCPU"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"address=0\" VSCPU.vhd(240) " "VHDL Report Statement at VSCPU.vhd(240): \"address=0\" (NOTE)" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 240 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1637671511809 "|VSCPU"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_rd\[0\] DR_ns\[0\] " "Converted the fan-out from the tri-state buffer \"data_rd\[0\]\" to the node \"DR_ns\[0\]\" into an OR gate" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1637671512396 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_rd\[1\] DR_ns\[1\] " "Converted the fan-out from the tri-state buffer \"data_rd\[1\]\" to the node \"DR_ns\[1\]\" into an OR gate" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1637671512396 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_rd\[2\] DR_ns\[2\] " "Converted the fan-out from the tri-state buffer \"data_rd\[2\]\" to the node \"DR_ns\[2\]\" into an OR gate" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1637671512396 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_rd\[3\] DR_ns\[3\] " "Converted the fan-out from the tri-state buffer \"data_rd\[3\]\" to the node \"DR_ns\[3\]\" into an OR gate" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1637671512396 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_rd\[4\] DR_ns\[4\] " "Converted the fan-out from the tri-state buffer \"data_rd\[4\]\" to the node \"DR_ns\[4\]\" into an OR gate" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1637671512396 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_rd\[5\] DR_ns\[5\] " "Converted the fan-out from the tri-state buffer \"data_rd\[5\]\" to the node \"DR_ns\[5\]\" into an OR gate" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1637671512396 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_rd\[6\] DR_ns\[6\] " "Converted the fan-out from the tri-state buffer \"data_rd\[6\]\" to the node \"DR_ns\[6\]\" into an OR gate" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1637671512396 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_rd\[7\] DR_ns\[7\] " "Converted the fan-out from the tri-state buffer \"data_rd\[7\]\" to the node \"DR_ns\[7\]\" into an OR gate" {  } { { "VSCPU.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/EVSCPU/VSCPU.vhd" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1637671512396 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1637671512396 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637671512680 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637671513116 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637671513116 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "862 " "Implemented 862 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637671513222 ""} { "Info" "ICUT_CUT_TM_OPINS" "309 " "Implemented 309 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637671513222 ""} { "Info" "ICUT_CUT_TM_LCELLS" "536 " "Implemented 536 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637671513222 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637671513222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637671513234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 23 18:15:13 2021 " "Processing ended: Tue Nov 23 18:15:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637671513234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637671513234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637671513234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637671513234 ""}
