<stg><name>YOLO2_FPGA</name>


<trans_list>

<trans id="270" from="1" to="2">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="2" to="3">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="3" to="4">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="4" to="10">
<condition id="38">
<or_exp><and_exp><literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="4" to="5">
<condition id="40">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="5" to="6">
<condition id="42">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="5" to="4">
<condition id="52">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="6" to="7">
<condition id="44">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
<literal name="pingpongm" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="6" to="9">
<condition id="43">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
<literal name="pingpongm" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="6" to="5">
<condition id="50">
<or_exp><and_exp><literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="7" to="8">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="8" to="6">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="9" to="8">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0  %trow_loops_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %trow_loops)

]]></Node>
<StgValue><ssdm name="trow_loops_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %BetaQ_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %BetaQ)

]]></Node>
<StgValue><ssdm name="BetaQ_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %WeightQ_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %WeightQ)

]]></Node>
<StgValue><ssdm name="WeightQ_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:3  %OutputQ_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %OutputQ)

]]></Node>
<StgValue><ssdm name="OutputQ_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:4  %InputQ_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %InputQ)

]]></Node>
<StgValue><ssdm name="InputQ_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:5  %LayerType_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %LayerType)

]]></Node>
<StgValue><ssdm name="LayerType_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %cLoops_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %cLoops)

]]></Node>
<StgValue><ssdm name="cLoops_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %rLoops_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rLoops)

]]></Node>
<StgValue><ssdm name="rLoops_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %nLoops_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %nLoops)

]]></Node>
<StgValue><ssdm name="nLoops_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %mLoops_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mLoops)

]]></Node>
<StgValue><ssdm name="mLoops_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:10  %TC_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %TC)

]]></Node>
<StgValue><ssdm name="TC_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:11  %TR_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %TR)

]]></Node>
<StgValue><ssdm name="TR_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:12  %TN_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %TN)

]]></Node>
<StgValue><ssdm name="TN_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:13  %TM_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %TM)

]]></Node>
<StgValue><ssdm name="TM_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:14  %IsNL_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %IsNL)

]]></Node>
<StgValue><ssdm name="IsNL_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:15  %Padding_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Padding)

]]></Node>
<StgValue><ssdm name="Padding_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  %output_h_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_h)

]]></Node>
<StgValue><ssdm name="output_h_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  %output_w_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_w)

]]></Node>
<StgValue><ssdm name="output_w_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %Input_h_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Input_h)

]]></Node>
<StgValue><ssdm name="Input_h_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:19  %Input_w_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Input_w)

]]></Node>
<StgValue><ssdm name="Input_w_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:20  %Kernel_stride_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Kernel_stride)

]]></Node>
<StgValue><ssdm name="Kernel_stride_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:21  %Kernel_size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Kernel_size)

]]></Node>
<StgValue><ssdm name="Kernel_size_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:22  %OutFM_num_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %OutFM_num)

]]></Node>
<StgValue><ssdm name="OutFM_num_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:23  %InFM_num_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %InFM_num)

]]></Node>
<StgValue><ssdm name="InFM_num_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:24  %Beta_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Beta)

]]></Node>
<StgValue><ssdm name="Beta_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:25  %Weight_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Weight)

]]></Node>
<StgValue><ssdm name="Weight_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:26  %Output1_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Output1)

]]></Node>
<StgValue><ssdm name="Output1_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:27  %Output_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Output_r)

]]></Node>
<StgValue><ssdm name="Output_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:28  %Input3_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Input3)

]]></Node>
<StgValue><ssdm name="Input3_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:29  %Input2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Input2)

]]></Node>
<StgValue><ssdm name="Input2_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:30  %Input1_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Input1)

]]></Node>
<StgValue><ssdm name="Input1_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:31  %Input_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Input_r)

]]></Node>
<StgValue><ssdm name="Input_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:34  %Output2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %Output1_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="Output2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:36  %Input5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %Input3_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="Input5"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:37  %Input6 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %Input2_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="Input6"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:38  %Input7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %Input1_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="Input7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0  %trow_loops_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %trow_loops)

]]></Node>
<StgValue><ssdm name="trow_loops_read"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %BetaQ_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %BetaQ)

]]></Node>
<StgValue><ssdm name="BetaQ_read"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %WeightQ_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %WeightQ)

]]></Node>
<StgValue><ssdm name="WeightQ_read"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:3  %OutputQ_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %OutputQ)

]]></Node>
<StgValue><ssdm name="OutputQ_read"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:4  %InputQ_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %InputQ)

]]></Node>
<StgValue><ssdm name="InputQ_read"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:5  %LayerType_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %LayerType)

]]></Node>
<StgValue><ssdm name="LayerType_read"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %cLoops_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %cLoops)

]]></Node>
<StgValue><ssdm name="cLoops_read"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %rLoops_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rLoops)

]]></Node>
<StgValue><ssdm name="rLoops_read"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %nLoops_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %nLoops)

]]></Node>
<StgValue><ssdm name="nLoops_read"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %mLoops_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mLoops)

]]></Node>
<StgValue><ssdm name="mLoops_read"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:10  %TC_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %TC)

]]></Node>
<StgValue><ssdm name="TC_read"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:11  %TR_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %TR)

]]></Node>
<StgValue><ssdm name="TR_read"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:12  %TN_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %TN)

]]></Node>
<StgValue><ssdm name="TN_read"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:13  %TM_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %TM)

]]></Node>
<StgValue><ssdm name="TM_read"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:14  %IsNL_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %IsNL)

]]></Node>
<StgValue><ssdm name="IsNL_read"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:15  %Padding_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Padding)

]]></Node>
<StgValue><ssdm name="Padding_read"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  %output_h_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_h)

]]></Node>
<StgValue><ssdm name="output_h_read"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  %output_w_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_w)

]]></Node>
<StgValue><ssdm name="output_w_read"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %Input_h_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Input_h)

]]></Node>
<StgValue><ssdm name="Input_h_read"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:19  %Input_w_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Input_w)

]]></Node>
<StgValue><ssdm name="Input_w_read"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:20  %Kernel_stride_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Kernel_stride)

]]></Node>
<StgValue><ssdm name="Kernel_stride_read"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:21  %Kernel_size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Kernel_size)

]]></Node>
<StgValue><ssdm name="Kernel_size_read"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:22  %OutFM_num_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %OutFM_num)

]]></Node>
<StgValue><ssdm name="OutFM_num_read"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:23  %InFM_num_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %InFM_num)

]]></Node>
<StgValue><ssdm name="InFM_num_read"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:24  %Beta_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Beta)

]]></Node>
<StgValue><ssdm name="Beta_read"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:25  %Weight_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Weight)

]]></Node>
<StgValue><ssdm name="Weight_read"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:27  %Output_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Output_r)

]]></Node>
<StgValue><ssdm name="Output_read"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:31  %Input_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Input_r)

]]></Node>
<StgValue><ssdm name="Input_read"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:32  %Beta1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %Beta_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="Beta1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:33  %Weight1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %Weight_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="Weight1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:35  %Output3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %Output_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="Output3"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:39  %Input4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %Input_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="Input4"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:40  call void (...)* @_ssdm_op_SpecBitsMap(i32* %DATA_BUS5), !map !337

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:41  call void (...)* @_ssdm_op_SpecBitsMap(i32* %DATA_BUS4), !map !344

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:42  call void (...)* @_ssdm_op_SpecBitsMap(i32* %DATA_BUS3), !map !348

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:43  call void (...)* @_ssdm_op_SpecBitsMap(i32* %DATA_BUS2), !map !352

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:44  call void (...)* @_ssdm_op_SpecBitsMap(i32* %DATA_BUS1), !map !357

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:45  call void (...)* @_ssdm_op_SpecBitsMap(i32 %InFM_num) nounwind, !map !362

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:46  call void (...)* @_ssdm_op_SpecBitsMap(i32 %OutFM_num) nounwind, !map !368

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:47  call void (...)* @_ssdm_op_SpecBitsMap(i32 %Kernel_size) nounwind, !map !372

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:48  call void (...)* @_ssdm_op_SpecBitsMap(i32 %Kernel_stride) nounwind, !map !376

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:49  call void (...)* @_ssdm_op_SpecBitsMap(i32 %Input_w) nounwind, !map !380

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:50  call void (...)* @_ssdm_op_SpecBitsMap(i32 %Input_h) nounwind, !map !384

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:51  call void (...)* @_ssdm_op_SpecBitsMap(i32 %output_w) nounwind, !map !388

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:52  call void (...)* @_ssdm_op_SpecBitsMap(i32 %output_h) nounwind, !map !392

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:53  call void (...)* @_ssdm_op_SpecBitsMap(i32 %Padding) nounwind, !map !396

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:54  call void (...)* @_ssdm_op_SpecBitsMap(i1 %IsNL) nounwind, !map !400

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:55  call void (...)* @_ssdm_op_SpecBitsMap(i1 %IsBN) nounwind, !map !404

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:56  call void (...)* @_ssdm_op_SpecBitsMap(i32 %TM) nounwind, !map !408

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:57  call void (...)* @_ssdm_op_SpecBitsMap(i32 %TN) nounwind, !map !412

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:58  call void (...)* @_ssdm_op_SpecBitsMap(i32 %TR) nounwind, !map !416

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:59  call void (...)* @_ssdm_op_SpecBitsMap(i32 %TC) nounwind, !map !420

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:60  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mLoops) nounwind, !map !424

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:61  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nLoops) nounwind, !map !428

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:62  call void (...)* @_ssdm_op_SpecBitsMap(i32 %rLoops) nounwind, !map !432

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:63  call void (...)* @_ssdm_op_SpecBitsMap(i32 %cLoops) nounwind, !map !436

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:64  call void (...)* @_ssdm_op_SpecBitsMap(i32 %LayerType) nounwind, !map !440

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:65  call void (...)* @_ssdm_op_SpecBitsMap(i32 %InputQ) nounwind, !map !444

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:66  call void (...)* @_ssdm_op_SpecBitsMap(i32 %OutputQ) nounwind, !map !448

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:67  call void (...)* @_ssdm_op_SpecBitsMap(i32 %WeightQ) nounwind, !map !452

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:68  call void (...)* @_ssdm_op_SpecBitsMap(i32 %BetaQ) nounwind, !map !456

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:69  call void (...)* @_ssdm_op_SpecBitsMap(i32 %trow_loops) nounwind, !map !460

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:70  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @YOLO2_FPGA_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:71  call void (...)* @_ssdm_op_SpecInterface(i32* %DATA_BUS1, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:72  call void (...)* @_ssdm_op_SpecInterface(i32* %DATA_BUS2, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str19, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:73  call void (...)* @_ssdm_op_SpecInterface(i32 %Input1, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [1 x i8]* @bundle, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:74  call void (...)* @_ssdm_op_SpecInterface(i32* %DATA_BUS3, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str20, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:75  call void (...)* @_ssdm_op_SpecInterface(i32 %Input2, [10 x i8]* @mode15, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [1 x i8]* @bundle16, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:76  call void (...)* @_ssdm_op_SpecInterface(i32* %DATA_BUS4, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str21, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:77  call void (...)* @_ssdm_op_SpecInterface(i32 %Input3, [10 x i8]* @mode17, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [1 x i8]* @bundle18, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:78  call void (...)* @_ssdm_op_SpecInterface(i32 %Output1, [10 x i8]* @mode19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [1 x i8]* @bundle20, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:79  call void (...)* @_ssdm_op_SpecInterface(i32* %DATA_BUS5, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str22, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 128, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:80  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:81  call void (...)* @_ssdm_op_SpecInterface(i32 %InFM_num, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:82  call void (...)* @_ssdm_op_SpecInterface(i32 %OutFM_num, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:83  call void (...)* @_ssdm_op_SpecInterface(i32 %Kernel_size, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:84  call void (...)* @_ssdm_op_SpecInterface(i32 %Kernel_stride, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:85  call void (...)* @_ssdm_op_SpecInterface(i32 %Input_w, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:86  call void (...)* @_ssdm_op_SpecInterface(i32 %Input_h, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:87  call void (...)* @_ssdm_op_SpecInterface(i32 %output_w, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:88  call void (...)* @_ssdm_op_SpecInterface(i32 %output_h, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:89  call void (...)* @_ssdm_op_SpecInterface(i32 %Padding, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:90  call void (...)* @_ssdm_op_SpecInterface(i1 %IsNL, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:91  call void (...)* @_ssdm_op_SpecInterface(i1 %IsBN, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:92  call void (...)* @_ssdm_op_SpecInterface(i32 %TM, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:93  call void (...)* @_ssdm_op_SpecInterface(i32 %TN, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:94  call void (...)* @_ssdm_op_SpecInterface(i32 %TR, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:95  call void (...)* @_ssdm_op_SpecInterface(i32 %TC, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:96  call void (...)* @_ssdm_op_SpecInterface(i32 %mLoops, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:97  call void (...)* @_ssdm_op_SpecInterface(i32 %nLoops, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:98  call void (...)* @_ssdm_op_SpecInterface(i32 %rLoops, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:99  call void (...)* @_ssdm_op_SpecInterface(i32 %cLoops, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:100  call void (...)* @_ssdm_op_SpecInterface(i32 %LayerType, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:101  call void (...)* @_ssdm_op_SpecInterface(i32 %InputQ, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:102  call void (...)* @_ssdm_op_SpecInterface(i32 %OutputQ, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:103  call void (...)* @_ssdm_op_SpecInterface(i32 %WeightQ, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:104  call void (...)* @_ssdm_op_SpecInterface(i32 %BetaQ, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:105  call void (...)* @_ssdm_op_SpecInterface(i32 %trow_loops, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:106  call void (...)* @_ssdm_op_SpecInterface(i32 %Input_r, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:107  call void (...)* @_ssdm_op_SpecInterface(i32 %Output_r, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:108  call void (...)* @_ssdm_op_SpecInterface(i32 %Weight, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:109  call void (...)* @_ssdm_op_SpecInterface(i32 %Beta, [10 x i8]* @p_str23, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="9" op_0_bw="32">
<![CDATA[
._crit_edge:110  %output_h_9b_V = trunc i32 %output_h_read to i9

]]></Node>
<StgValue><ssdm name="output_h_9b_V"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="9" op_0_bw="32">
<![CDATA[
._crit_edge:111  %output_w_9b_V = trunc i32 %output_w_read to i9

]]></Node>
<StgValue><ssdm name="output_w_9b_V"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="5" op_0_bw="32">
<![CDATA[
._crit_edge:112  %TR_5b_V = trunc i32 %TR_read to i5

]]></Node>
<StgValue><ssdm name="TR_5b_V"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="5" op_0_bw="32">
<![CDATA[
._crit_edge:113  %TC_5b_V = trunc i32 %TC_read to i5

]]></Node>
<StgValue><ssdm name="TC_5b_V"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:114  %Kernel_stride_2b_V = trunc i32 %Kernel_stride_read to i2

]]></Node>
<StgValue><ssdm name="Kernel_stride_2b_V"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:115  %Kernel_size_2b_V = trunc i32 %Kernel_size_read to i2

]]></Node>
<StgValue><ssdm name="Kernel_size_2b_V"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge:116  %Input_h_10b_V = trunc i32 %Input_h_read to i10

]]></Node>
<StgValue><ssdm name="Input_h_10b_V"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="9" op_0_bw="32">
<![CDATA[
._crit_edge:117  %Input_w_9b_V = trunc i32 %Input_w_read to i9

]]></Node>
<StgValue><ssdm name="Input_w_9b_V"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:118  %trow_loops_6b_V = trunc i32 %trow_loops_read to i6

]]></Node>
<StgValue><ssdm name="trow_loops_6b_V"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge:119  %lhs_V = zext i9 %output_h_9b_V to i18

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge:120  %rhs_V = zext i9 %output_w_9b_V to i18

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge:121  %r_V = mul i18 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="6" op_0_bw="5">
<![CDATA[
._crit_edge:122  %tmp_cast = zext i5 %TR_5b_V to i6

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:123  %tmp_s = add i6 -1, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge:124  %tmp_137_cast = sext i6 %tmp_s to i8

]]></Node>
<StgValue><ssdm name="tmp_137_cast"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="2">
<![CDATA[
._crit_edge:125  %tmp_108 = zext i2 %Kernel_stride_2b_V to i8

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:126  %tmp_109 = mul i8 %tmp_137_cast, %tmp_108

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="2">
<![CDATA[
._crit_edge:127  %tmp_110 = zext i2 %Kernel_size_2b_V to i8

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:128  %TRow = add i8 %tmp_109, %tmp_110

]]></Node>
<StgValue><ssdm name="TRow"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="6" op_0_bw="5">
<![CDATA[
._crit_edge:129  %tmp_141_cast = zext i5 %TC_5b_V to i6

]]></Node>
<StgValue><ssdm name="tmp_141_cast"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:130  %tmp_111 = add i6 -1, %tmp_141_cast

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge:131  %tmp_142_cast = sext i6 %tmp_111 to i8

]]></Node>
<StgValue><ssdm name="tmp_142_cast"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:132  %tmp_112 = mul i8 %tmp_142_cast, %tmp_108

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:133  %TCol = add i8 %tmp_112, %tmp_110

]]></Node>
<StgValue><ssdm name="TCol"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge:134  %lhs_V_11 = zext i10 %Input_h_10b_V to i19

]]></Node>
<StgValue><ssdm name="lhs_V_11"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="19" op_0_bw="9">
<![CDATA[
._crit_edge:135  %rhs_V_8 = zext i9 %Input_w_9b_V to i19

]]></Node>
<StgValue><ssdm name="rhs_V_8"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge:136  %r_V_24 = mul i19 %lhs_V_11, %rhs_V_8

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:137  %mLoops_add1 = add nsw i32 1, %mLoops_read

]]></Node>
<StgValue><ssdm name="mLoops_add1"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:138  %mLoops_add2 = add nsw i32 2, %mLoops_read

]]></Node>
<StgValue><ssdm name="mLoops_add2"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:139  %tmp_113 = icmp ne i32 %LayerType_read, 0

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:140  %mLoops_bound = select i1 %tmp_113, i32 %mLoops_add2, i32 %mLoops_add1

]]></Node>
<StgValue><ssdm name="mLoops_bound"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:141  %tmp = trunc i32 %BetaQ_read to i8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:142  %InterSubBeta = sub i8 20, %tmp

]]></Node>
<StgValue><ssdm name="InterSubBeta"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:143  %tmp_117 = trunc i32 %InputQ_read to i8

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:144  %tmp_118 = trunc i32 %WeightQ_read to i8

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:145  %tmp1 = add i8 -20, %tmp_117

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:146  %WeightAddInputSubInt = add i8 %tmp1, %tmp_118

]]></Node>
<StgValue><ssdm name="WeightAddInputSubInt"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:147  %tmp_119 = trunc i32 %OutputQ_read to i8

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:148  %InterSubOutput = sub i8 20, %tmp_119

]]></Node>
<StgValue><ssdm name="InterSubOutput"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:149  %tmp_114 = icmp eq i32 %LayerType_read, 0

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:150  br i1 %tmp_114, label %0, label %._crit_edge355

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="30" op_3_bw="32">
<![CDATA[
:0  call fastcc void @copy_beta(i32* %DATA_BUS5, i30 %Beta1, i32 %OutFM_num_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="191" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="30" op_3_bw="32">
<![CDATA[
:0  call fastcc void @copy_beta(i32* %DATA_BUS5, i30 %Beta1, i32 %OutFM_num_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge355

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge355:0  %TMP_M_next0_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="TMP_M_next0_0_1"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge355:1  %TMP_M_next1_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="TMP_M_next1_0_1"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge355:2  %TM_MIN_next0_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="TM_MIN_next0_0_1"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge355:3  %TM_MIN_next1_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="TM_MIN_next1_0_1"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge355:4  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %r = phi i31 [ 0, %._crit_edge355 ], [ %r_1, %10 ]

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %TMP_R = phi i32 [ 0, %._crit_edge355 ], [ %TMP_R_1, %10 ]

]]></Node>
<StgValue><ssdm name="TMP_R"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="31">
<![CDATA[
:2  %r_cast = zext i31 %r to i32

]]></Node>
<StgValue><ssdm name="r_cast"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_115 = icmp slt i32 %r_cast, %rLoops_read

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %r_1 = add i31 %r, 1

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_115, label %2, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_116 = sub nsw i32 %output_h_read, %TMP_R

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_120 = icmp sgt i32 %tmp_116, %TR_read

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %TR_MIN = select i1 %tmp_120, i32 %TR_read, i32 %tmp_116

]]></Node>
<StgValue><ssdm name="TR_MIN"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %c = phi i31 [ 0, %2 ], [ %c_1, %9 ]

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %TMP_C = phi i32 [ 0, %2 ], [ %TMP_C_1, %9 ]

]]></Node>
<StgValue><ssdm name="TMP_C"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="31">
<![CDATA[
:2  %c_cast = zext i31 %c to i32

]]></Node>
<StgValue><ssdm name="c_cast"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_121 = icmp slt i32 %c_cast, %cLoops_read

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %c_1 = add i31 %c, 1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_121, label %4, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_122 = sub nsw i32 %output_w_read, %TMP_C

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_123 = icmp sgt i32 %tmp_122, %TC_read

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %TC_MIN = select i1 %tmp_123, i32 %TC_read, i32 %tmp_122

]]></Node>
<StgValue><ssdm name="TC_MIN"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %TMP_R_1 = add nsw i32 %TMP_R, %TR_read

]]></Node>
<StgValue><ssdm name="TMP_R_1"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %m = phi i31 [ 0, %4 ], [ %m_1, %8 ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %TMP_M = phi i32 [ 0, %4 ], [ %TMP_M_1, %8 ]

]]></Node>
<StgValue><ssdm name="TMP_M"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:2  %pingpongm = phi i1 [ false, %4 ], [ %pingpongm_1, %8 ]

]]></Node>
<StgValue><ssdm name="pingpongm"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="31">
<![CDATA[
:3  %m_cast = zext i31 %m to i32

]]></Node>
<StgValue><ssdm name="m_cast"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_124 = icmp slt i32 %m_cast, %mLoops_bound

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:5  %m_1 = add i31 %m, 1

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_124, label %_ifconv, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0  %tmp_125 = sub nsw i32 %OutFM_num_read, %TMP_M

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %tmp_126 = icmp sgt i32 %tmp_125, %TM_read

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:2  %TM_MIN = select i1 %tmp_126, i32 %TM_read, i32 %tmp_125

]]></Node>
<StgValue><ssdm name="TM_MIN"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:3  %MneZero = icmp ne i31 %m, 0

]]></Node>
<StgValue><ssdm name="MneZero"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:4  %MneOne = icmp ne i31 %m, 1

]]></Node>
<StgValue><ssdm name="MneOne"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %MnemLoops = icmp ne i32 %m_cast, %mLoops_read

]]></Node>
<StgValue><ssdm name="MnemLoops"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %MneMLoopsaddOne = icmp ne i32 %m_cast, %mLoops_add1

]]></Node>
<StgValue><ssdm name="MneMLoopsaddOne"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:7  %MneMLoopsaddOne_0_s = or i1 %tmp_114, %MneMLoopsaddOne

]]></Node>
<StgValue><ssdm name="MneMLoopsaddOne_0_s"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:8  %input_flag = and i1 %MnemLoops, %MneMLoopsaddOne_0_s

]]></Node>
<StgValue><ssdm name="input_flag"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
<literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:9  %MneMLoopsaddOne_0_1 = and i1 %MneZero, %MneMLoopsaddOne

]]></Node>
<StgValue><ssdm name="MneMLoopsaddOne_0_1"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:10  %process_flag = select i1 %tmp_114, i1 %MnemLoops, i1 %MneMLoopsaddOne_0_1

]]></Node>
<StgValue><ssdm name="process_flag"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %MneOne_0_s = or i1 %tmp_114, %MneOne

]]></Node>
<StgValue><ssdm name="MneOne_0_s"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:12  %write_flag = and i1 %MneZero, %MneOne_0_s

]]></Node>
<StgValue><ssdm name="write_flag"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:13  %TMP_M_next0_0_1_loa = load i32* %TMP_M_next0_0_1

]]></Node>
<StgValue><ssdm name="TMP_M_next0_0_1_loa"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:14  %TMP_M_next1_0_1_loa = load i32* %TMP_M_next1_0_1

]]></Node>
<StgValue><ssdm name="TMP_M_next1_0_1_loa"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:15  %TM_MIN_next0_0_1_lo = load i32* %TM_MIN_next0_0_1

]]></Node>
<StgValue><ssdm name="TM_MIN_next0_0_1_lo"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:16  %TM_MIN_next1_0_1_lo = load i32* %TM_MIN_next1_0_1

]]></Node>
<StgValue><ssdm name="TM_MIN_next1_0_1_lo"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:17  br i1 %pingpongm, label %7, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %TMP_C_1 = add nsw i32 %TMP_C, %TC_read

]]></Node>
<StgValue><ssdm name="TMP_C_1"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="248" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="30" op_3_bw="32" op_4_bw="30" op_5_bw="32" op_6_bw="30" op_7_bw="32" op_8_bw="30" op_9_bw="32" op_10_bw="30" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="16" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="8" op_57_bw="8" op_58_bw="32" op_59_bw="19" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="8" op_69_bw="8" op_70_bw="6">
<![CDATA[
:0  %tmp_128 = call fastcc { i32, i32 } @intra_pingpong_wrapp(i32* %DATA_BUS1, i30 %Input4, i32* %DATA_BUS2, i30 %Input7, i32* %DATA_BUS3, i30 %Input6, i32* %DATA_BUS4, i30 %Input5, i32* %DATA_BUS5, i30 %Weight1, [676 x i32]* @output_buffer1_0, [676 x i32]* @output_buffer1_1, [676 x i32]* @output_buffer1_2, [676 x i32]* @output_buffer1_3, [676 x i32]* @output_buffer1_4, [676 x i32]* @output_buffer1_5, [676 x i32]* @output_buffer1_6, [676 x i32]* @output_buffer1_7, [676 x i32]* @output_buffer1_8, [676 x i32]* @output_buffer1_9, [676 x i32]* @output_buffer1_10, [676 x i32]* @output_buffer1_11, [676 x i32]* @output_buffer1_12, [676 x i32]* @output_buffer1_13, [676 x i32]* @output_buffer1_14, [676 x i32]* @output_buffer1_15, [676 x i32]* @output_buffer1_16, [676 x i32]* @output_buffer1_17, [676 x i32]* @output_buffer1_18, [676 x i32]* @output_buffer1_19, [676 x i32]* @output_buffer1_20, [676 x i32]* @output_buffer1_21, [676 x i32]* @output_buffer1_22, [676 x i32]* @output_buffer1_23, [676 x i32]* @output_buffer1_24, [676 x i32]* @output_buffer1_25, [676 x i32]* @output_buffer1_26, [676 x i32]* @output_buffer1_27, [676 x i32]* @output_buffer1_28, [676 x i32]* @output_buffer1_29, [676 x i32]* @output_buffer1_30, [676 x i32]* @output_buffer1_31, [1024 x i16]* nocapture @beta_buffer, i32 %InFM_num_read, i32 %Input_w_read, i32 %Input_h_read, i32 %Kernel_size_read, i32 %Kernel_stride_read, i32 %TMP_R, i32 %TMP_C, i32 %TMP_M, i32 %TM_MIN, i32 %TR_MIN, i32 %TC_MIN, i32 %TN_read, i8 %TRow, i8 %TCol, i32 %Padding_read, i19 %r_V_24, i32 %nLoops_read, i32 %LayerType_read, i32 %TM_read, i32 %TMP_M_next1_0_1_loa, i32 %TM_MIN_next1_0_1_lo, i1 false, i1 %input_flag, i1 %process_flag, i8 %InterSubBeta, i8 %WeightAddInputSubInt, i6 %trow_loops_6b_V)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="30" op_35_bw="32" op_36_bw="30" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="18" op_44_bw="1" op_45_bw="1" op_46_bw="8" op_47_bw="32">
<![CDATA[
:3  call fastcc void @write_back_output_re([676 x i32]* nocapture @output_buffer_0, [676 x i32]* nocapture @output_buffer_1, [676 x i32]* nocapture @output_buffer_2, [676 x i32]* nocapture @output_buffer_3, [676 x i32]* nocapture @output_buffer_4, [676 x i32]* nocapture @output_buffer_5, [676 x i32]* nocapture @output_buffer_6, [676 x i32]* nocapture @output_buffer_7, [676 x i32]* nocapture @output_buffer_8, [676 x i32]* nocapture @output_buffer_9, [676 x i32]* nocapture @output_buffer_10, [676 x i32]* nocapture @output_buffer_11, [676 x i32]* nocapture @output_buffer_12, [676 x i32]* nocapture @output_buffer_13, [676 x i32]* nocapture @output_buffer_14, [676 x i32]* nocapture @output_buffer_15, [676 x i32]* nocapture @output_buffer_16, [676 x i32]* nocapture @output_buffer_17, [676 x i32]* nocapture @output_buffer_18, [676 x i32]* nocapture @output_buffer_19, [676 x i32]* nocapture @output_buffer_20, [676 x i32]* nocapture @output_buffer_21, [676 x i32]* nocapture @output_buffer_22, [676 x i32]* nocapture @output_buffer_23, [676 x i32]* nocapture @output_buffer_24, [676 x i32]* nocapture @output_buffer_25, [676 x i32]* nocapture @output_buffer_26, [676 x i32]* nocapture @output_buffer_27, [676 x i32]* nocapture @output_buffer_28, [676 x i32]* nocapture @output_buffer_29, [676 x i32]* nocapture @output_buffer_30, [676 x i32]* nocapture @output_buffer_31, i32* %DATA_BUS1, i30 %Output3, i32* %DATA_BUS2, i30 %Output2, i32 %TMP_R, i32 %TMP_C, i32 %TMP_M_next0_0_1_loa, i32 %output_w_read, i32 %TM_MIN_next0_0_1_lo, i32 %TC_MIN, i18 %r_V, i1 %write_flag, i1 %IsNL_read, i8 %InterSubOutput, i32 %LayerType_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="250" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="pingpongm" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="30" op_3_bw="32" op_4_bw="30" op_5_bw="32" op_6_bw="30" op_7_bw="32" op_8_bw="30" op_9_bw="32" op_10_bw="30" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="16" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="8" op_57_bw="8" op_58_bw="32" op_59_bw="19" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="8" op_69_bw="8" op_70_bw="6">
<![CDATA[
:0  %tmp_128 = call fastcc { i32, i32 } @intra_pingpong_wrapp(i32* %DATA_BUS1, i30 %Input4, i32* %DATA_BUS2, i30 %Input7, i32* %DATA_BUS3, i30 %Input6, i32* %DATA_BUS4, i30 %Input5, i32* %DATA_BUS5, i30 %Weight1, [676 x i32]* @output_buffer1_0, [676 x i32]* @output_buffer1_1, [676 x i32]* @output_buffer1_2, [676 x i32]* @output_buffer1_3, [676 x i32]* @output_buffer1_4, [676 x i32]* @output_buffer1_5, [676 x i32]* @output_buffer1_6, [676 x i32]* @output_buffer1_7, [676 x i32]* @output_buffer1_8, [676 x i32]* @output_buffer1_9, [676 x i32]* @output_buffer1_10, [676 x i32]* @output_buffer1_11, [676 x i32]* @output_buffer1_12, [676 x i32]* @output_buffer1_13, [676 x i32]* @output_buffer1_14, [676 x i32]* @output_buffer1_15, [676 x i32]* @output_buffer1_16, [676 x i32]* @output_buffer1_17, [676 x i32]* @output_buffer1_18, [676 x i32]* @output_buffer1_19, [676 x i32]* @output_buffer1_20, [676 x i32]* @output_buffer1_21, [676 x i32]* @output_buffer1_22, [676 x i32]* @output_buffer1_23, [676 x i32]* @output_buffer1_24, [676 x i32]* @output_buffer1_25, [676 x i32]* @output_buffer1_26, [676 x i32]* @output_buffer1_27, [676 x i32]* @output_buffer1_28, [676 x i32]* @output_buffer1_29, [676 x i32]* @output_buffer1_30, [676 x i32]* @output_buffer1_31, [1024 x i16]* nocapture @beta_buffer, i32 %InFM_num_read, i32 %Input_w_read, i32 %Input_h_read, i32 %Kernel_size_read, i32 %Kernel_stride_read, i32 %TMP_R, i32 %TMP_C, i32 %TMP_M, i32 %TM_MIN, i32 %TR_MIN, i32 %TC_MIN, i32 %TN_read, i8 %TRow, i8 %TCol, i32 %Padding_read, i19 %r_V_24, i32 %nLoops_read, i32 %LayerType_read, i32 %TM_read, i32 %TMP_M_next1_0_1_loa, i32 %TM_MIN_next1_0_1_lo, i1 false, i1 %input_flag, i1 %process_flag, i8 %InterSubBeta, i8 %WeightAddInputSubInt, i6 %trow_loops_6b_V)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="pingpongm" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="64">
<![CDATA[
:1  %TMP_M_next1_0 = extractvalue { i32, i32 } %tmp_128, 0

]]></Node>
<StgValue><ssdm name="TMP_M_next1_0"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="pingpongm" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="64">
<![CDATA[
:2  %TM_MIN_next1_0 = extractvalue { i32, i32 } %tmp_128, 1

]]></Node>
<StgValue><ssdm name="TM_MIN_next1_0"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="pingpongm" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="30" op_35_bw="32" op_36_bw="30" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="18" op_44_bw="1" op_45_bw="1" op_46_bw="8" op_47_bw="32">
<![CDATA[
:3  call fastcc void @write_back_output_re([676 x i32]* nocapture @output_buffer_0, [676 x i32]* nocapture @output_buffer_1, [676 x i32]* nocapture @output_buffer_2, [676 x i32]* nocapture @output_buffer_3, [676 x i32]* nocapture @output_buffer_4, [676 x i32]* nocapture @output_buffer_5, [676 x i32]* nocapture @output_buffer_6, [676 x i32]* nocapture @output_buffer_7, [676 x i32]* nocapture @output_buffer_8, [676 x i32]* nocapture @output_buffer_9, [676 x i32]* nocapture @output_buffer_10, [676 x i32]* nocapture @output_buffer_11, [676 x i32]* nocapture @output_buffer_12, [676 x i32]* nocapture @output_buffer_13, [676 x i32]* nocapture @output_buffer_14, [676 x i32]* nocapture @output_buffer_15, [676 x i32]* nocapture @output_buffer_16, [676 x i32]* nocapture @output_buffer_17, [676 x i32]* nocapture @output_buffer_18, [676 x i32]* nocapture @output_buffer_19, [676 x i32]* nocapture @output_buffer_20, [676 x i32]* nocapture @output_buffer_21, [676 x i32]* nocapture @output_buffer_22, [676 x i32]* nocapture @output_buffer_23, [676 x i32]* nocapture @output_buffer_24, [676 x i32]* nocapture @output_buffer_25, [676 x i32]* nocapture @output_buffer_26, [676 x i32]* nocapture @output_buffer_27, [676 x i32]* nocapture @output_buffer_28, [676 x i32]* nocapture @output_buffer_29, [676 x i32]* nocapture @output_buffer_30, [676 x i32]* nocapture @output_buffer_31, i32* %DATA_BUS1, i30 %Output3, i32* %DATA_BUS2, i30 %Output2, i32 %TMP_R, i32 %TMP_C, i32 %TMP_M_next0_0_1_loa, i32 %output_w_read, i32 %TM_MIN_next0_0_1_lo, i32 %TC_MIN, i18 %r_V, i1 %write_flag, i1 %IsNL_read, i8 %InterSubOutput, i32 %LayerType_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="pingpongm" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %TM_MIN_next1_0, i32* %TM_MIN_next1_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="pingpongm" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %TMP_M_next1_0, i32* %TMP_M_next1_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="pingpongm" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="pingpongm" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="30" op_3_bw="32" op_4_bw="30" op_5_bw="32" op_6_bw="30" op_7_bw="32" op_8_bw="30" op_9_bw="32" op_10_bw="30" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="16" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="8" op_57_bw="8" op_58_bw="32" op_59_bw="19" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="8" op_69_bw="8" op_70_bw="6">
<![CDATA[
:0  %tmp_127 = call fastcc { i32, i32 } @intra_pingpong_wrapp(i32* %DATA_BUS1, i30 %Input4, i32* %DATA_BUS2, i30 %Input7, i32* %DATA_BUS3, i30 %Input6, i32* %DATA_BUS4, i30 %Input5, i32* %DATA_BUS5, i30 %Weight1, [676 x i32]* @output_buffer_0, [676 x i32]* @output_buffer_1, [676 x i32]* @output_buffer_2, [676 x i32]* @output_buffer_3, [676 x i32]* @output_buffer_4, [676 x i32]* @output_buffer_5, [676 x i32]* @output_buffer_6, [676 x i32]* @output_buffer_7, [676 x i32]* @output_buffer_8, [676 x i32]* @output_buffer_9, [676 x i32]* @output_buffer_10, [676 x i32]* @output_buffer_11, [676 x i32]* @output_buffer_12, [676 x i32]* @output_buffer_13, [676 x i32]* @output_buffer_14, [676 x i32]* @output_buffer_15, [676 x i32]* @output_buffer_16, [676 x i32]* @output_buffer_17, [676 x i32]* @output_buffer_18, [676 x i32]* @output_buffer_19, [676 x i32]* @output_buffer_20, [676 x i32]* @output_buffer_21, [676 x i32]* @output_buffer_22, [676 x i32]* @output_buffer_23, [676 x i32]* @output_buffer_24, [676 x i32]* @output_buffer_25, [676 x i32]* @output_buffer_26, [676 x i32]* @output_buffer_27, [676 x i32]* @output_buffer_28, [676 x i32]* @output_buffer_29, [676 x i32]* @output_buffer_30, [676 x i32]* @output_buffer_31, [1024 x i16]* nocapture @beta_buffer, i32 %InFM_num_read, i32 %Input_w_read, i32 %Input_h_read, i32 %Kernel_size_read, i32 %Kernel_stride_read, i32 %TMP_R, i32 %TMP_C, i32 %TMP_M, i32 %TM_MIN, i32 %TR_MIN, i32 %TC_MIN, i32 %TN_read, i8 %TRow, i8 %TCol, i32 %Padding_read, i19 %r_V_24, i32 %nLoops_read, i32 %LayerType_read, i32 %TM_read, i32 %TMP_M_next0_0_1_loa, i32 %TM_MIN_next0_0_1_lo, i1 true, i1 %input_flag, i1 %process_flag, i8 %InterSubBeta, i8 %WeightAddInputSubInt, i6 %trow_loops_6b_V)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="pingpongm" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="64">
<![CDATA[
:1  %TMP_M_next0_0 = extractvalue { i32, i32 } %tmp_127, 0

]]></Node>
<StgValue><ssdm name="TMP_M_next0_0"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="pingpongm" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="64">
<![CDATA[
:2  %TM_MIN_next0_0 = extractvalue { i32, i32 } %tmp_127, 1

]]></Node>
<StgValue><ssdm name="TM_MIN_next0_0"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="pingpongm" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="30" op_35_bw="32" op_36_bw="30" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="18" op_44_bw="1" op_45_bw="1" op_46_bw="8" op_47_bw="32">
<![CDATA[
:3  call fastcc void @write_back_output_re([676 x i32]* nocapture @output_buffer1_0, [676 x i32]* nocapture @output_buffer1_1, [676 x i32]* nocapture @output_buffer1_2, [676 x i32]* nocapture @output_buffer1_3, [676 x i32]* nocapture @output_buffer1_4, [676 x i32]* nocapture @output_buffer1_5, [676 x i32]* nocapture @output_buffer1_6, [676 x i32]* nocapture @output_buffer1_7, [676 x i32]* nocapture @output_buffer1_8, [676 x i32]* nocapture @output_buffer1_9, [676 x i32]* nocapture @output_buffer1_10, [676 x i32]* nocapture @output_buffer1_11, [676 x i32]* nocapture @output_buffer1_12, [676 x i32]* nocapture @output_buffer1_13, [676 x i32]* nocapture @output_buffer1_14, [676 x i32]* nocapture @output_buffer1_15, [676 x i32]* nocapture @output_buffer1_16, [676 x i32]* nocapture @output_buffer1_17, [676 x i32]* nocapture @output_buffer1_18, [676 x i32]* nocapture @output_buffer1_19, [676 x i32]* nocapture @output_buffer1_20, [676 x i32]* nocapture @output_buffer1_21, [676 x i32]* nocapture @output_buffer1_22, [676 x i32]* nocapture @output_buffer1_23, [676 x i32]* nocapture @output_buffer1_24, [676 x i32]* nocapture @output_buffer1_25, [676 x i32]* nocapture @output_buffer1_26, [676 x i32]* nocapture @output_buffer1_27, [676 x i32]* nocapture @output_buffer1_28, [676 x i32]* nocapture @output_buffer1_29, [676 x i32]* nocapture @output_buffer1_30, [676 x i32]* nocapture @output_buffer1_31, i32* %DATA_BUS1, i30 %Output3, i32* %DATA_BUS2, i30 %Output2, i32 %TMP_R, i32 %TMP_C, i32 %TMP_M_next1_0_1_loa, i32 %output_w_read, i32 %TM_MIN_next1_0_1_lo, i32 %TC_MIN, i18 %r_V, i1 %write_flag, i1 %IsNL_read, i8 %InterSubOutput, i32 %LayerType_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="pingpongm" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %TM_MIN_next0_0, i32* %TM_MIN_next0_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="pingpongm" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %TMP_M_next0_0, i32* %TMP_M_next0_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="pingpongm" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %pingpongm_1 = phi i1 [ false, %7 ], [ true, %6 ]

]]></Node>
<StgValue><ssdm name="pingpongm_1"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %TMP_M_1 = add nsw i32 %TMP_M, %TM_read

]]></Node>
<StgValue><ssdm name="TMP_M_1"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="267" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="30" op_3_bw="32" op_4_bw="30" op_5_bw="32" op_6_bw="30" op_7_bw="32" op_8_bw="30" op_9_bw="32" op_10_bw="30" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="16" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="8" op_57_bw="8" op_58_bw="32" op_59_bw="19" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="8" op_69_bw="8" op_70_bw="6">
<![CDATA[
:0  %tmp_127 = call fastcc { i32, i32 } @intra_pingpong_wrapp(i32* %DATA_BUS1, i30 %Input4, i32* %DATA_BUS2, i30 %Input7, i32* %DATA_BUS3, i30 %Input6, i32* %DATA_BUS4, i30 %Input5, i32* %DATA_BUS5, i30 %Weight1, [676 x i32]* @output_buffer_0, [676 x i32]* @output_buffer_1, [676 x i32]* @output_buffer_2, [676 x i32]* @output_buffer_3, [676 x i32]* @output_buffer_4, [676 x i32]* @output_buffer_5, [676 x i32]* @output_buffer_6, [676 x i32]* @output_buffer_7, [676 x i32]* @output_buffer_8, [676 x i32]* @output_buffer_9, [676 x i32]* @output_buffer_10, [676 x i32]* @output_buffer_11, [676 x i32]* @output_buffer_12, [676 x i32]* @output_buffer_13, [676 x i32]* @output_buffer_14, [676 x i32]* @output_buffer_15, [676 x i32]* @output_buffer_16, [676 x i32]* @output_buffer_17, [676 x i32]* @output_buffer_18, [676 x i32]* @output_buffer_19, [676 x i32]* @output_buffer_20, [676 x i32]* @output_buffer_21, [676 x i32]* @output_buffer_22, [676 x i32]* @output_buffer_23, [676 x i32]* @output_buffer_24, [676 x i32]* @output_buffer_25, [676 x i32]* @output_buffer_26, [676 x i32]* @output_buffer_27, [676 x i32]* @output_buffer_28, [676 x i32]* @output_buffer_29, [676 x i32]* @output_buffer_30, [676 x i32]* @output_buffer_31, [1024 x i16]* nocapture @beta_buffer, i32 %InFM_num_read, i32 %Input_w_read, i32 %Input_h_read, i32 %Kernel_size_read, i32 %Kernel_stride_read, i32 %TMP_R, i32 %TMP_C, i32 %TMP_M, i32 %TM_MIN, i32 %TR_MIN, i32 %TC_MIN, i32 %TN_read, i8 %TRow, i8 %TCol, i32 %Padding_read, i19 %r_V_24, i32 %nLoops_read, i32 %LayerType_read, i32 %TM_read, i32 %TMP_M_next0_0_1_loa, i32 %TM_MIN_next0_0_1_lo, i1 true, i1 %input_flag, i1 %process_flag, i8 %InterSubBeta, i8 %WeightAddInputSubInt, i6 %trow_loops_6b_V)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="30" op_35_bw="32" op_36_bw="30" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="18" op_44_bw="1" op_45_bw="1" op_46_bw="8" op_47_bw="32">
<![CDATA[
:3  call fastcc void @write_back_output_re([676 x i32]* nocapture @output_buffer1_0, [676 x i32]* nocapture @output_buffer1_1, [676 x i32]* nocapture @output_buffer1_2, [676 x i32]* nocapture @output_buffer1_3, [676 x i32]* nocapture @output_buffer1_4, [676 x i32]* nocapture @output_buffer1_5, [676 x i32]* nocapture @output_buffer1_6, [676 x i32]* nocapture @output_buffer1_7, [676 x i32]* nocapture @output_buffer1_8, [676 x i32]* nocapture @output_buffer1_9, [676 x i32]* nocapture @output_buffer1_10, [676 x i32]* nocapture @output_buffer1_11, [676 x i32]* nocapture @output_buffer1_12, [676 x i32]* nocapture @output_buffer1_13, [676 x i32]* nocapture @output_buffer1_14, [676 x i32]* nocapture @output_buffer1_15, [676 x i32]* nocapture @output_buffer1_16, [676 x i32]* nocapture @output_buffer1_17, [676 x i32]* nocapture @output_buffer1_18, [676 x i32]* nocapture @output_buffer1_19, [676 x i32]* nocapture @output_buffer1_20, [676 x i32]* nocapture @output_buffer1_21, [676 x i32]* nocapture @output_buffer1_22, [676 x i32]* nocapture @output_buffer1_23, [676 x i32]* nocapture @output_buffer1_24, [676 x i32]* nocapture @output_buffer1_25, [676 x i32]* nocapture @output_buffer1_26, [676 x i32]* nocapture @output_buffer1_27, [676 x i32]* nocapture @output_buffer1_28, [676 x i32]* nocapture @output_buffer1_29, [676 x i32]* nocapture @output_buffer1_30, [676 x i32]* nocapture @output_buffer1_31, i32* %DATA_BUS1, i30 %Output3, i32* %DATA_BUS2, i30 %Output2, i32 %TMP_R, i32 %TMP_C, i32 %TMP_M_next1_0_1_loa, i32 %output_w_read, i32 %TM_MIN_next1_0_1_lo, i32 %TC_MIN, i18 %r_V, i1 %write_flag, i1 %IsNL_read, i8 %InterSubOutput, i32 %LayerType_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="269" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
