#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May 10 11:56:19 2022
# Process ID: 6736
# Current directory: C:/Users/SEP16/SoC_2022_MJU/HW
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4164 C:\Users\SEP16\SoC_2022_MJU\HW\HW.xpr
# Log file: C:/Users/SEP16/SoC_2022_MJU/HW/vivado.log
# Journal file: C:/Users/SEP16/SoC_2022_MJU/HW\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SEP16/SoC_2022_MJU/HW/HW.xpr
INFO: [Project 1-313] Project file moved from 'C:/SoC_2022_MJU/HW' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 790.164 ; gain = 140.305
update_compile_order -fileset sources_1
INFO: [Vivado 12-4159] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream before doing hardware export.
file copy -force C:/Users/SEP16/SoC_2022_MJU/HW/HW.runs/impl_1/design_1_wrapper.sysdef C:/Users/SEP16/SoC_2022_MJU/HW/HW.sdk/design_1_wrapper.hdf

INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/SEP16/SoC_2022_MJU/HW/HW.sdk -hwspec C:/Users/SEP16/SoC_2022_MJU/HW/HW.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/SEP16/SoC_2022_MJU/HW/HW.sdk -hwspec C:/Users/SEP16/SoC_2022_MJU/HW/HW.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/SEP16/SoC_2022_MJU/HW/HW.sdk -hwspec C:/Users/SEP16/SoC_2022_MJU/HW/HW.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/SEP16/SoC_2022_MJU/HW/HW.sdk -hwspec C:/Users/SEP16/SoC_2022_MJU/HW/HW.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 10 11:58:55 2022] Launched synth_1...
Run output will be captured here: C:/Users/SEP16/SoC_2022_MJU/HW/HW.runs/synth_1/runme.log
[Tue May 10 11:58:55 2022] Launched impl_1...
Run output will be captured here: C:/Users/SEP16/SoC_2022_MJU/HW/HW.runs/impl_1/runme.log
file copy -force C:/Users/SEP16/SoC_2022_MJU/HW/HW.runs/impl_1/design_1_wrapper.sysdef C:/Users/SEP16/SoC_2022_MJU/HW/HW.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/SEP16/SoC_2022_MJU/HW/HW.sdk -hwspec C:/Users/SEP16/SoC_2022_MJU/HW/HW.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/SEP16/SoC_2022_MJU/HW/HW.sdk -hwspec C:/Users/SEP16/SoC_2022_MJU/HW/HW.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/SEP16/SoC_2022_MJU/HW/HW.sdk -hwspec C:/Users/SEP16/SoC_2022_MJU/HW/HW.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/SEP16/SoC_2022_MJU/HW/HW.sdk -hwspec C:/Users/SEP16/SoC_2022_MJU/HW/HW.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
create_project HW1 C:/Users/SEP16/SoC_2022_MJU/HW1 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
create_bd_design "design_1"
Wrote  : <C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 938.371 ; gain = 83.785
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.preset {ZedBoard}] [get_bd_cells processing_system7_0]
set_property -dict [list CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB_RESET_ENABLE {0} CONFIG.PCW_I2C_RESET_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property location {1 105 -204} [get_bd_cells axi_gpio_1]
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
</axi_gpio_1/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41210000 [ 64K ]>
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_1]
endgroup
startgroup
create_bd_port -dir O -from 3 -to 0 LED
connect_bd_net [get_bd_pins /axi_gpio_1/gpio_io_o] [get_bd_ports LED]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
endgroup
startgroup
set_property -dict [list CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
create_bd_port -dir I -from 0 -to 0 BRN
connect_bd_net [get_bd_pins /axi_gpio_0/gpio2_io_i] [get_bd_ports BRN]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
endgroup
delete_bd_objs [get_bd_nets BRN_1]
startgroup
create_bd_port -dir I -from 0 -to 0 BTN
connect_bd_net [get_bd_pins /axi_gpio_0/gpio2_io_i] [get_bd_ports BTN]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
endgroup
startgroup
create_bd_port -dir I -from 3 -to 0 SW
connect_bd_net [get_bd_pins /axi_gpio_0/gpio_io_i] [get_bd_ports SW]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
endgroup
delete_bd_objs [get_bd_ports BRN]
generate_target all [get_files  C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SEP16/SoC_2022_MJU/HW1/HW1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1300.344 ; gain = 183.160
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_processing_system7_0_0_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_axi_gpio_1_0_synth_1 design_1_rst_ps7_0_100M_0_synth_1 design_1_xbar_0_synth_1 design_1_auto_pc_0_synth_1}
[Tue May 10 12:09:51 2022] Launched design_1_processing_system7_0_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_axi_gpio_1_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_axi_gpio_1_0_synth_1: C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.runs/design_1_axi_gpio_1_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.ip_user_files -ipstatic_source_dir C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.cache/compile_simlib/modelsim} {questa=C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.cache/compile_simlib/questa} {riviera=C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.cache/compile_simlib/riviera} {activehdl=C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
file mkdir C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.srcs/constrs_1
file mkdir C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.srcs/constrs_1/new
close [ open C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.srcs/constrs_1/new/design.xdc w ]
add_files -fileset constrs_1 C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.srcs/constrs_1/new/design.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 10 12:11:33 2022] Launched design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_auto_pc_0_synth_1: C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.runs/synth_1/runme.log
[Tue May 10 12:11:33 2022] Launched impl_1...
Run output will be captured here: C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.runs/impl_1/runme.log
file mkdir C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.sdk
file copy -force C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.runs/impl_1/design_1_wrapper.sysdef C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.sdk/design_1_wrapper.hdf

file copy -force C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.runs/impl_1/design_1_wrapper.sysdef C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.sdk -hwspec C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.sdk -hwspec C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
file copy -force C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.runs/impl_1/design_1_wrapper.sysdef C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.sdk -hwspec C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.sdk -hwspec C:/Users/SEP16/SoC_2022_MJU/HW1/HW1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 10 15:08:16 2022...
