#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5b78e6d62f00 .scope module, "caminho_tb" "caminho_tb" 2 3;
 .timescale 0 0;
v0x5b78e6e67bc0_0 .var "clk_tb", 0 0;
v0x5b78e6e67c80_0 .net "mem0", 31 0, v0x5b78e6e5b4b0_0;  1 drivers
v0x5b78e6e67d90_0 .net "mem1", 31 0, v0x5b78e6e5b5e0_0;  1 drivers
v0x5b78e6e67e80_0 .net "mem10", 31 0, v0x5b78e6e5b6c0_0;  1 drivers
v0x5b78e6e67f90_0 .net "mem11", 31 0, v0x5b78e6e5b7a0_0;  1 drivers
v0x5b78e6e680f0_0 .net "mem12", 31 0, v0x5b78e6e5b880_0;  1 drivers
v0x5b78e6e68200_0 .net "mem13", 31 0, v0x5b78e6e5b9f0_0;  1 drivers
v0x5b78e6e68310_0 .net "mem14", 31 0, v0x5b78e6e5bad0_0;  1 drivers
v0x5b78e6e68420_0 .net "mem15", 31 0, v0x5b78e6e5bbb0_0;  1 drivers
v0x5b78e6e684e0_0 .net "mem16", 31 0, v0x5b78e6e5bc90_0;  1 drivers
v0x5b78e6e685f0_0 .net "mem17", 31 0, v0x5b78e6e5bd70_0;  1 drivers
v0x5b78e6e68700_0 .net "mem18", 31 0, v0x5b78e6e5be50_0;  1 drivers
v0x5b78e6e68810_0 .net "mem19", 31 0, v0x5b78e6e5bf30_0;  1 drivers
v0x5b78e6e68920_0 .net "mem2", 31 0, v0x5b78e6e5c010_0;  1 drivers
v0x5b78e6e68a30_0 .net "mem20", 31 0, v0x5b78e6e5c0f0_0;  1 drivers
v0x5b78e6e68b40_0 .net "mem21", 31 0, v0x5b78e6e5c1d0_0;  1 drivers
v0x5b78e6e68c50_0 .net "mem22", 31 0, v0x5b78e6e5c2b0_0;  1 drivers
v0x5b78e6e68d60_0 .net "mem23", 31 0, v0x5b78e6e5c390_0;  1 drivers
v0x5b78e6e68e70_0 .net "mem24", 31 0, v0x5b78e6e5c470_0;  1 drivers
v0x5b78e6e68f80_0 .net "mem25", 31 0, v0x5b78e6e5c550_0;  1 drivers
v0x5b78e6e69090_0 .net "mem26", 31 0, v0x5b78e6e5c630_0;  1 drivers
v0x5b78e6e691a0_0 .net "mem27", 31 0, v0x5b78e6e5c710_0;  1 drivers
v0x5b78e6e692b0_0 .net "mem28", 31 0, v0x5b78e6e5c7f0_0;  1 drivers
v0x5b78e6e693c0_0 .net "mem29", 31 0, v0x5b78e6e5c8d0_0;  1 drivers
v0x5b78e6e694d0_0 .net "mem3", 31 0, v0x5b78e6e5c9b0_0;  1 drivers
v0x5b78e6e695e0_0 .net "mem30", 31 0, v0x5b78e6e5ca90_0;  1 drivers
v0x5b78e6e696f0_0 .net "mem31", 31 0, v0x5b78e6e5cb70_0;  1 drivers
v0x5b78e6e69800_0 .net "mem4", 31 0, v0x5b78e6e5cc50_0;  1 drivers
v0x5b78e6e69910_0 .net "mem5", 31 0, v0x5b78e6e5cd30_0;  1 drivers
v0x5b78e6e69a20_0 .net "mem6", 31 0, v0x5b78e6e5ce10_0;  1 drivers
v0x5b78e6e69b30_0 .net "mem7", 31 0, v0x5b78e6e5cef0_0;  1 drivers
v0x5b78e6e69c40_0 .net "mem8", 31 0, v0x5b78e6e5cfd0_0;  1 drivers
v0x5b78e6e69d50_0 .net "mem9", 31 0, v0x5b78e6e5d0b0_0;  1 drivers
v0x5b78e6e69e60_0 .net "reg0", 31 0, v0x5b78e6e5f370_0;  1 drivers
v0x5b78e6e69f70_0 .net "reg1", 31 0, v0x5b78e6e5f430_0;  1 drivers
v0x5b78e6e6a080_0 .net "reg10", 31 0, v0x5b78e6e5f510_0;  1 drivers
v0x5b78e6e6a190_0 .net "reg11", 31 0, v0x5b78e6e5f5f0_0;  1 drivers
v0x5b78e6e6a2a0_0 .net "reg12", 31 0, v0x5b78e6e5f6d0_0;  1 drivers
v0x5b78e6e6a3b0_0 .net "reg13", 31 0, v0x5b78e6e5f7b0_0;  1 drivers
v0x5b78e6e6a4c0_0 .net "reg14", 31 0, v0x5b78e6e5f890_0;  1 drivers
v0x5b78e6e6a5d0_0 .net "reg15", 31 0, v0x5b78e6e5f970_0;  1 drivers
v0x5b78e6e6a6e0_0 .net "reg16", 31 0, v0x5b78e6e5fa50_0;  1 drivers
v0x5b78e6e6a7f0_0 .net "reg17", 31 0, v0x5b78e6e5fb30_0;  1 drivers
v0x5b78e6e6a900_0 .net "reg18", 31 0, v0x5b78e6e5fc10_0;  1 drivers
v0x5b78e6e6aa10_0 .net "reg19", 31 0, v0x5b78e6e5fcf0_0;  1 drivers
v0x5b78e6e6ab20_0 .net "reg2", 31 0, v0x5b78e6e5fdd0_0;  1 drivers
v0x5b78e6e6ac30_0 .net "reg20", 31 0, v0x5b78e6e5feb0_0;  1 drivers
v0x5b78e6e6ad40_0 .net "reg21", 31 0, v0x5b78e6e5ff90_0;  1 drivers
v0x5b78e6e6ae50_0 .net "reg22", 31 0, v0x5b78e6e60070_0;  1 drivers
v0x5b78e6e6af60_0 .net "reg23", 31 0, v0x5b78e6e60150_0;  1 drivers
v0x5b78e6e6b070_0 .net "reg24", 31 0, v0x5b78e6e60230_0;  1 drivers
v0x5b78e6e6b180_0 .net "reg25", 31 0, v0x5b78e6e60310_0;  1 drivers
v0x5b78e6e6b290_0 .net "reg26", 31 0, v0x5b78e6e60600_0;  1 drivers
v0x5b78e6e6b3a0_0 .net "reg27", 31 0, v0x5b78e6e606e0_0;  1 drivers
v0x5b78e6e6b4b0_0 .net "reg28", 31 0, v0x5b78e6e607c0_0;  1 drivers
v0x5b78e6e6b5c0_0 .net "reg29", 31 0, v0x5b78e6e608a0_0;  1 drivers
v0x5b78e6e6b6d0_0 .net "reg3", 31 0, v0x5b78e6e60980_0;  1 drivers
v0x5b78e6e6b7e0_0 .net "reg30", 31 0, v0x5b78e6e60a60_0;  1 drivers
v0x5b78e6e6b8f0_0 .net "reg31", 31 0, v0x5b78e6e60b40_0;  1 drivers
v0x5b78e6e6ba00_0 .net "reg4", 31 0, v0x5b78e6e60c20_0;  1 drivers
v0x5b78e6e6bb10_0 .net "reg5", 31 0, v0x5b78e6e60d00_0;  1 drivers
v0x5b78e6e6bc20_0 .net "reg6", 31 0, v0x5b78e6e60de0_0;  1 drivers
v0x5b78e6e6bd30_0 .net "reg7", 31 0, v0x5b78e6e60ec0_0;  1 drivers
v0x5b78e6e6be40_0 .net "reg8", 31 0, v0x5b78e6e60fa0_0;  1 drivers
v0x5b78e6e6bf50_0 .net "reg9", 31 0, v0x5b78e6e61080_0;  1 drivers
v0x5b78e6e6c450_0 .var "rst_tb", 0 0;
S_0x5b78e6d63090 .scope module, "main" "main" 2 13, 3 11 0, S_0x5b78e6d62f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "reg0";
    .port_info 3 /OUTPUT 32 "reg1";
    .port_info 4 /OUTPUT 32 "reg2";
    .port_info 5 /OUTPUT 32 "reg3";
    .port_info 6 /OUTPUT 32 "reg4";
    .port_info 7 /OUTPUT 32 "reg5";
    .port_info 8 /OUTPUT 32 "reg6";
    .port_info 9 /OUTPUT 32 "reg7";
    .port_info 10 /OUTPUT 32 "reg8";
    .port_info 11 /OUTPUT 32 "reg9";
    .port_info 12 /OUTPUT 32 "reg10";
    .port_info 13 /OUTPUT 32 "reg11";
    .port_info 14 /OUTPUT 32 "reg12";
    .port_info 15 /OUTPUT 32 "reg13";
    .port_info 16 /OUTPUT 32 "reg14";
    .port_info 17 /OUTPUT 32 "reg15";
    .port_info 18 /OUTPUT 32 "reg16";
    .port_info 19 /OUTPUT 32 "reg17";
    .port_info 20 /OUTPUT 32 "reg18";
    .port_info 21 /OUTPUT 32 "reg19";
    .port_info 22 /OUTPUT 32 "reg20";
    .port_info 23 /OUTPUT 32 "reg21";
    .port_info 24 /OUTPUT 32 "reg22";
    .port_info 25 /OUTPUT 32 "reg23";
    .port_info 26 /OUTPUT 32 "reg24";
    .port_info 27 /OUTPUT 32 "reg25";
    .port_info 28 /OUTPUT 32 "reg26";
    .port_info 29 /OUTPUT 32 "reg27";
    .port_info 30 /OUTPUT 32 "reg28";
    .port_info 31 /OUTPUT 32 "reg29";
    .port_info 32 /OUTPUT 32 "reg30";
    .port_info 33 /OUTPUT 32 "reg31";
    .port_info 34 /OUTPUT 32 "mem0";
    .port_info 35 /OUTPUT 32 "mem1";
    .port_info 36 /OUTPUT 32 "mem2";
    .port_info 37 /OUTPUT 32 "mem3";
    .port_info 38 /OUTPUT 32 "mem4";
    .port_info 39 /OUTPUT 32 "mem5";
    .port_info 40 /OUTPUT 32 "mem6";
    .port_info 41 /OUTPUT 32 "mem7";
    .port_info 42 /OUTPUT 32 "mem8";
    .port_info 43 /OUTPUT 32 "mem9";
    .port_info 44 /OUTPUT 32 "mem10";
    .port_info 45 /OUTPUT 32 "mem11";
    .port_info 46 /OUTPUT 32 "mem12";
    .port_info 47 /OUTPUT 32 "mem13";
    .port_info 48 /OUTPUT 32 "mem14";
    .port_info 49 /OUTPUT 32 "mem15";
    .port_info 50 /OUTPUT 32 "mem16";
    .port_info 51 /OUTPUT 32 "mem17";
    .port_info 52 /OUTPUT 32 "mem18";
    .port_info 53 /OUTPUT 32 "mem19";
    .port_info 54 /OUTPUT 32 "mem20";
    .port_info 55 /OUTPUT 32 "mem21";
    .port_info 56 /OUTPUT 32 "mem22";
    .port_info 57 /OUTPUT 32 "mem23";
    .port_info 58 /OUTPUT 32 "mem24";
    .port_info 59 /OUTPUT 32 "mem25";
    .port_info 60 /OUTPUT 32 "mem26";
    .port_info 61 /OUTPUT 32 "mem27";
    .port_info 62 /OUTPUT 32 "mem28";
    .port_info 63 /OUTPUT 32 "mem29";
    .port_info 64 /OUTPUT 32 "mem30";
    .port_info 65 /OUTPUT 32 "mem31";
P_0x5b78e6d55fa0 .param/l "AUX1" 0 3 72, C4<0101>;
P_0x5b78e6d55fe0 .param/l "AUX2" 0 3 73, C4<1111>;
P_0x5b78e6d56020 .param/l "AUX3" 0 3 76, C4<0110>;
P_0x5b78e6d56060 .param/l "AUX4" 0 3 77, C4<0111>;
P_0x5b78e6d560a0 .param/l "EX" 0 3 71, C4<0010>;
P_0x5b78e6d560e0 .param/l "FIM" 0 3 79, C4<1001>;
P_0x5b78e6d56120 .param/l "ID" 0 3 70, C4<0001>;
P_0x5b78e6d56160 .param/l "IF" 0 3 69, C4<0000>;
P_0x5b78e6d561a0 .param/l "MEM" 0 3 74, C4<0011>;
P_0x5b78e6d561e0 .param/l "SUMPC" 0 3 78, C4<1000>;
P_0x5b78e6d56220 .param/l "WB" 0 3 75, C4<0100>;
v0x5b78e6e62200_0 .net "PC", 31 0, v0x5b78e6e61c60_0;  1 drivers
v0x5b78e6e62330_0 .net "alucontrol", 3 0, v0x5b78e6e591c0_0;  1 drivers
v0x5b78e6e62440_0 .net "aluresult1", 0 0, v0x5b78e6e1fcd0_0;  1 drivers
v0x5b78e6e624e0_0 .net "aluresult2", 31 0, v0x5b78e6e02210_0;  1 drivers
v0x5b78e6e625d0_0 .net "alusrc", 0 0, v0x5b78e6e59340_0;  1 drivers
v0x5b78e6e62710_0 .net "branch", 0 0, v0x5b78e6e593e0_0;  1 drivers
v0x5b78e6e62800_0 .net "clk", 0 0, v0x5b78e6e67bc0_0;  1 drivers
v0x5b78e6e628a0_0 .var "estado", 3 0;
v0x5b78e6e62940_0 .net "funct3", 2 0, v0x5b78e6e5a1a0_0;  1 drivers
v0x5b78e6e62a00_0 .net "funct7", 6 0, v0x5b78e6e5a240_0;  1 drivers
v0x5b78e6e62b10_0 .net "immediate", 11 0, v0x5b78e6e5a310_0;  1 drivers
v0x5b78e6e62c60_0 .net "instrucao", 31 0, v0x5b78e6e5e000_0;  1 drivers
v0x5b78e6e62d20_0 .net "mem0", 31 0, v0x5b78e6e5b4b0_0;  alias, 1 drivers
v0x5b78e6e62de0_0 .net "mem1", 31 0, v0x5b78e6e5b5e0_0;  alias, 1 drivers
v0x5b78e6e62e80_0 .net "mem10", 31 0, v0x5b78e6e5b6c0_0;  alias, 1 drivers
v0x5b78e6e62f20_0 .net "mem11", 31 0, v0x5b78e6e5b7a0_0;  alias, 1 drivers
v0x5b78e6e62fc0_0 .net "mem12", 31 0, v0x5b78e6e5b880_0;  alias, 1 drivers
v0x5b78e6e63060_0 .net "mem13", 31 0, v0x5b78e6e5b9f0_0;  alias, 1 drivers
v0x5b78e6e63100_0 .net "mem14", 31 0, v0x5b78e6e5bad0_0;  alias, 1 drivers
v0x5b78e6e631a0_0 .net "mem15", 31 0, v0x5b78e6e5bbb0_0;  alias, 1 drivers
v0x5b78e6e63240_0 .net "mem16", 31 0, v0x5b78e6e5bc90_0;  alias, 1 drivers
v0x5b78e6e63310_0 .net "mem17", 31 0, v0x5b78e6e5bd70_0;  alias, 1 drivers
v0x5b78e6e633e0_0 .net "mem18", 31 0, v0x5b78e6e5be50_0;  alias, 1 drivers
v0x5b78e6e634b0_0 .net "mem19", 31 0, v0x5b78e6e5bf30_0;  alias, 1 drivers
v0x5b78e6e63580_0 .net "mem2", 31 0, v0x5b78e6e5c010_0;  alias, 1 drivers
v0x5b78e6e63650_0 .net "mem20", 31 0, v0x5b78e6e5c0f0_0;  alias, 1 drivers
v0x5b78e6e63720_0 .net "mem21", 31 0, v0x5b78e6e5c1d0_0;  alias, 1 drivers
v0x5b78e6e637f0_0 .net "mem22", 31 0, v0x5b78e6e5c2b0_0;  alias, 1 drivers
v0x5b78e6e638c0_0 .net "mem23", 31 0, v0x5b78e6e5c390_0;  alias, 1 drivers
v0x5b78e6e63990_0 .net "mem24", 31 0, v0x5b78e6e5c470_0;  alias, 1 drivers
v0x5b78e6e63a60_0 .net "mem25", 31 0, v0x5b78e6e5c550_0;  alias, 1 drivers
v0x5b78e6e63b30_0 .net "mem26", 31 0, v0x5b78e6e5c630_0;  alias, 1 drivers
v0x5b78e6e63c00_0 .net "mem27", 31 0, v0x5b78e6e5c710_0;  alias, 1 drivers
v0x5b78e6e63ee0_0 .net "mem28", 31 0, v0x5b78e6e5c7f0_0;  alias, 1 drivers
v0x5b78e6e63fb0_0 .net "mem29", 31 0, v0x5b78e6e5c8d0_0;  alias, 1 drivers
v0x5b78e6e64080_0 .net "mem3", 31 0, v0x5b78e6e5c9b0_0;  alias, 1 drivers
v0x5b78e6e64150_0 .net "mem30", 31 0, v0x5b78e6e5ca90_0;  alias, 1 drivers
v0x5b78e6e64220_0 .net "mem31", 31 0, v0x5b78e6e5cb70_0;  alias, 1 drivers
v0x5b78e6e642f0_0 .net "mem4", 31 0, v0x5b78e6e5cc50_0;  alias, 1 drivers
v0x5b78e6e643c0_0 .net "mem5", 31 0, v0x5b78e6e5cd30_0;  alias, 1 drivers
v0x5b78e6e64490_0 .net "mem6", 31 0, v0x5b78e6e5ce10_0;  alias, 1 drivers
v0x5b78e6e64560_0 .net "mem7", 31 0, v0x5b78e6e5cef0_0;  alias, 1 drivers
v0x5b78e6e64630_0 .net "mem8", 31 0, v0x5b78e6e5cfd0_0;  alias, 1 drivers
v0x5b78e6e64700_0 .net "mem9", 31 0, v0x5b78e6e5d0b0_0;  alias, 1 drivers
v0x5b78e6e647d0_0 .net "memread", 0 0, v0x5b78e6e59750_0;  1 drivers
v0x5b78e6e648c0_0 .net "memtoreg", 0 0, v0x5b78e6e59810_0;  1 drivers
v0x5b78e6e649b0_0 .net "memwrite", 0 0, v0x5b78e6e598d0_0;  1 drivers
v0x5b78e6e64aa0_0 .net "negativo", 0 0, v0x5b78e6e5a4c0_0;  1 drivers
v0x5b78e6e64b40_0 .net "opcode", 6 0, v0x5b78e6e5a590_0;  1 drivers
v0x5b78e6e64be0_0 .net "pcsrc", 0 0, L_0x5b78e6d98a80;  1 drivers
v0x5b78e6e64cd0_0 .net "rd", 4 0, v0x5b78e6e5a650_0;  1 drivers
v0x5b78e6e64dc0_0 .net "readdata1R", 31 0, L_0x5b78e6d57070;  1 drivers
v0x5b78e6e64ed0_0 .net "readdata2R", 31 0, L_0x5b78e6d63f90;  1 drivers
v0x5b78e6e64f90_0 .net "reddataM", 31 0, v0x5b78e6e5d460_0;  1 drivers
v0x5b78e6e650a0_0 .net "reg0", 31 0, v0x5b78e6e5f370_0;  alias, 1 drivers
v0x5b78e6e65160_0 .net "reg1", 31 0, v0x5b78e6e5f430_0;  alias, 1 drivers
v0x5b78e6e65200_0 .net "reg10", 31 0, v0x5b78e6e5f510_0;  alias, 1 drivers
v0x5b78e6e652a0_0 .net "reg11", 31 0, v0x5b78e6e5f5f0_0;  alias, 1 drivers
v0x5b78e6e65340_0 .net "reg12", 31 0, v0x5b78e6e5f6d0_0;  alias, 1 drivers
v0x5b78e6e653e0_0 .net "reg13", 31 0, v0x5b78e6e5f7b0_0;  alias, 1 drivers
v0x5b78e6e65480_0 .net "reg14", 31 0, v0x5b78e6e5f890_0;  alias, 1 drivers
v0x5b78e6e65550_0 .net "reg15", 31 0, v0x5b78e6e5f970_0;  alias, 1 drivers
v0x5b78e6e65620_0 .net "reg16", 31 0, v0x5b78e6e5fa50_0;  alias, 1 drivers
v0x5b78e6e656f0_0 .net "reg17", 31 0, v0x5b78e6e5fb30_0;  alias, 1 drivers
v0x5b78e6e657c0_0 .net "reg18", 31 0, v0x5b78e6e5fc10_0;  alias, 1 drivers
v0x5b78e6e65ca0_0 .net "reg19", 31 0, v0x5b78e6e5fcf0_0;  alias, 1 drivers
v0x5b78e6e65d70_0 .net "reg2", 31 0, v0x5b78e6e5fdd0_0;  alias, 1 drivers
v0x5b78e6e65e40_0 .net "reg20", 31 0, v0x5b78e6e5feb0_0;  alias, 1 drivers
v0x5b78e6e65f10_0 .net "reg21", 31 0, v0x5b78e6e5ff90_0;  alias, 1 drivers
v0x5b78e6e65fe0_0 .net "reg22", 31 0, v0x5b78e6e60070_0;  alias, 1 drivers
v0x5b78e6e660b0_0 .net "reg23", 31 0, v0x5b78e6e60150_0;  alias, 1 drivers
v0x5b78e6e66180_0 .net "reg24", 31 0, v0x5b78e6e60230_0;  alias, 1 drivers
v0x5b78e6e66250_0 .net "reg25", 31 0, v0x5b78e6e60310_0;  alias, 1 drivers
v0x5b78e6e66320_0 .net "reg26", 31 0, v0x5b78e6e60600_0;  alias, 1 drivers
v0x5b78e6e663f0_0 .net "reg27", 31 0, v0x5b78e6e606e0_0;  alias, 1 drivers
v0x5b78e6e664c0_0 .net "reg28", 31 0, v0x5b78e6e607c0_0;  alias, 1 drivers
v0x5b78e6e66590_0 .net "reg29", 31 0, v0x5b78e6e608a0_0;  alias, 1 drivers
v0x5b78e6e66660_0 .net "reg3", 31 0, v0x5b78e6e60980_0;  alias, 1 drivers
v0x5b78e6e66730_0 .net "reg30", 31 0, v0x5b78e6e60a60_0;  alias, 1 drivers
v0x5b78e6e66800_0 .net "reg31", 31 0, v0x5b78e6e60b40_0;  alias, 1 drivers
v0x5b78e6e668d0_0 .net "reg4", 31 0, v0x5b78e6e60c20_0;  alias, 1 drivers
v0x5b78e6e669a0_0 .net "reg5", 31 0, v0x5b78e6e60d00_0;  alias, 1 drivers
v0x5b78e6e66a70_0 .net "reg6", 31 0, v0x5b78e6e60de0_0;  alias, 1 drivers
v0x5b78e6e66b40_0 .net "reg7", 31 0, v0x5b78e6e60ec0_0;  alias, 1 drivers
v0x5b78e6e66c10_0 .net "reg8", 31 0, v0x5b78e6e60fa0_0;  alias, 1 drivers
v0x5b78e6e66ce0_0 .net "reg9", 31 0, v0x5b78e6e61080_0;  alias, 1 drivers
v0x5b78e6e66db0_0 .net "regiwrite", 0 0, v0x5b78e6e59990_0;  1 drivers
v0x5b78e6e66ea0_0 .net "rs1", 4 0, v0x5b78e6e5a7c0_0;  1 drivers
v0x5b78e6e66f90_0 .net "rs2", 4 0, v0x5b78e6e5a8a0_0;  1 drivers
v0x5b78e6e670a0_0 .net "rst", 0 0, v0x5b78e6e6c450_0;  1 drivers
v0x5b78e6e67160_0 .net "tipo", 2 0, v0x5b78e6e5a980_0;  1 drivers
v0x5b78e6e67270_0 .net "writedataR", 31 0, v0x5b78e6e5d500_0;  1 drivers
E_0x5b78e6d9a4d0 .event posedge, v0x5b78e6e670a0_0, v0x5b78e6e136d0_0;
S_0x5b78e6da3200 .scope module, "Alu" "Alu" 3 112, 4 1 0, S_0x5b78e6d63090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "readdata1R";
    .port_info 2 /INPUT 32 "readdata2R";
    .port_info 3 /INPUT 1 "alusrc";
    .port_info 4 /INPUT 4 "alucontrol";
    .port_info 5 /INPUT 12 "immediate";
    .port_info 6 /OUTPUT 1 "aluresult1";
    .port_info 7 /OUTPUT 32 "aluresult2";
    .port_info 8 /OUTPUT 1 "pcsrc";
    .port_info 9 /INPUT 1 "branch";
    .port_info 10 /INPUT 4 "estado";
    .port_info 11 /INPUT 1 "negativo";
L_0x5b78e6d98a80 .functor AND 1, v0x5b78e6e1fcd0_0, v0x5b78e6e593e0_0, C4<1>, C4<1>;
v0x5b78e6e00fa0_0 .net "alucontrol", 3 0, v0x5b78e6e591c0_0;  alias, 1 drivers
v0x5b78e6e1fcd0_0 .var "aluresult1", 0 0;
v0x5b78e6e02210_0 .var "aluresult2", 31 0;
v0x5b78e6e2e930_0 .net "alusrc", 0 0, v0x5b78e6e59340_0;  alias, 1 drivers
v0x5b78e6e07670_0 .net "branch", 0 0, v0x5b78e6e593e0_0;  alias, 1 drivers
v0x5b78e6e136d0_0 .net "clk", 0 0, v0x5b78e6e67bc0_0;  alias, 1 drivers
v0x5b78e6e58860_0 .net "estado", 3 0, v0x5b78e6e628a0_0;  1 drivers
v0x5b78e6e58940_0 .net "immediate", 11 0, v0x5b78e6e5a310_0;  alias, 1 drivers
v0x5b78e6e58a20_0 .net "negativo", 0 0, v0x5b78e6e5a4c0_0;  alias, 1 drivers
v0x5b78e6e58ae0_0 .net "pcsrc", 0 0, L_0x5b78e6d98a80;  alias, 1 drivers
v0x5b78e6e58ba0_0 .net "readdata1R", 31 0, L_0x5b78e6d57070;  alias, 1 drivers
v0x5b78e6e58c80_0 .net "readdata2R", 31 0, L_0x5b78e6d63f90;  alias, 1 drivers
E_0x5b78e6d992e0 .event posedge, v0x5b78e6e136d0_0;
S_0x5b78e6e58ee0 .scope module, "Control_signis" "Control_signis" 3 100, 5 1 0, S_0x5b78e6d63090;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "tipo";
    .port_info 1 /OUTPUT 1 "regiwrite";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "memread";
    .port_info 4 /OUTPUT 4 "alucontrol";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "memtoreg";
    .port_info 9 /OUTPUT 1 "alusrc";
    .port_info 10 /INPUT 7 "funct7";
    .port_info 11 /INPUT 4 "estado";
v0x5b78e6e591c0_0 .var "alucontrol", 3 0;
v0x5b78e6e59280_0 .var "aluop", 1 0;
v0x5b78e6e59340_0 .var "alusrc", 0 0;
v0x5b78e6e593e0_0 .var "branch", 0 0;
v0x5b78e6e59480_0 .net "clk", 0 0, v0x5b78e6e67bc0_0;  alias, 1 drivers
v0x5b78e6e59570_0 .net "estado", 3 0, v0x5b78e6e628a0_0;  alias, 1 drivers
v0x5b78e6e59610_0 .net "funct3", 2 0, v0x5b78e6e5a1a0_0;  alias, 1 drivers
v0x5b78e6e596b0_0 .net "funct7", 6 0, v0x5b78e6e5a240_0;  alias, 1 drivers
v0x5b78e6e59750_0 .var "memread", 0 0;
v0x5b78e6e59810_0 .var "memtoreg", 0 0;
v0x5b78e6e598d0_0 .var "memwrite", 0 0;
v0x5b78e6e59990_0 .var "regiwrite", 0 0;
v0x5b78e6e59a50_0 .net "tipo", 2 0, v0x5b78e6e5a980_0;  alias, 1 drivers
S_0x5b78e6e59cb0 .scope module, "Decoding" "Decoding" 3 96, 6 1 0, S_0x5b78e6d63090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instrucao";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 5 "rs1";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 12 "immediate";
    .port_info 8 /OUTPUT 3 "tipo";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 4 "estado";
    .port_info 11 /OUTPUT 1 "negativo";
v0x5b78e6e59fa0_0 .net "clk", 0 0, v0x5b78e6e67bc0_0;  alias, 1 drivers
v0x5b78e6e5a090_0 .net "estado", 3 0, v0x5b78e6e628a0_0;  alias, 1 drivers
v0x5b78e6e5a1a0_0 .var "funct3", 2 0;
v0x5b78e6e5a240_0 .var "funct7", 6 0;
v0x5b78e6e5a310_0 .var "immediate", 11 0;
v0x5b78e6e5a400_0 .net "instrucao", 31 0, v0x5b78e6e5e000_0;  alias, 1 drivers
v0x5b78e6e5a4c0_0 .var "negativo", 0 0;
v0x5b78e6e5a590_0 .var "opcode", 6 0;
v0x5b78e6e5a650_0 .var "rd", 4 0;
v0x5b78e6e5a7c0_0 .var "rs1", 4 0;
v0x5b78e6e5a8a0_0 .var "rs2", 4 0;
v0x5b78e6e5a980_0 .var "tipo", 2 0;
S_0x5b78e6e5abd0 .scope module, "Memory" "Memory" 3 116, 7 1 0, S_0x5b78e6d63090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "aluresult2";
    .port_info 2 /INPUT 32 "readdata2R";
    .port_info 3 /OUTPUT 32 "reddataM";
    .port_info 4 /INPUT 1 "memwrite";
    .port_info 5 /INPUT 1 "memread";
    .port_info 6 /INPUT 12 "immediate";
    .port_info 7 /OUTPUT 32 "mem0";
    .port_info 8 /OUTPUT 32 "mem1";
    .port_info 9 /OUTPUT 32 "mem2";
    .port_info 10 /OUTPUT 32 "mem3";
    .port_info 11 /OUTPUT 32 "mem4";
    .port_info 12 /OUTPUT 32 "mem5";
    .port_info 13 /OUTPUT 32 "mem6";
    .port_info 14 /OUTPUT 32 "mem7";
    .port_info 15 /OUTPUT 32 "mem8";
    .port_info 16 /OUTPUT 32 "mem9";
    .port_info 17 /OUTPUT 32 "mem10";
    .port_info 18 /OUTPUT 32 "mem11";
    .port_info 19 /OUTPUT 32 "mem12";
    .port_info 20 /OUTPUT 32 "mem13";
    .port_info 21 /OUTPUT 32 "mem14";
    .port_info 22 /OUTPUT 32 "mem15";
    .port_info 23 /OUTPUT 32 "mem16";
    .port_info 24 /OUTPUT 32 "mem17";
    .port_info 25 /OUTPUT 32 "mem18";
    .port_info 26 /OUTPUT 32 "mem19";
    .port_info 27 /OUTPUT 32 "mem20";
    .port_info 28 /OUTPUT 32 "mem21";
    .port_info 29 /OUTPUT 32 "mem22";
    .port_info 30 /OUTPUT 32 "mem23";
    .port_info 31 /OUTPUT 32 "mem24";
    .port_info 32 /OUTPUT 32 "mem25";
    .port_info 33 /OUTPUT 32 "mem26";
    .port_info 34 /OUTPUT 32 "mem27";
    .port_info 35 /OUTPUT 32 "mem28";
    .port_info 36 /OUTPUT 32 "mem29";
    .port_info 37 /OUTPUT 32 "mem30";
    .port_info 38 /OUTPUT 32 "mem31";
    .port_info 39 /INPUT 4 "estado";
    .port_info 40 /OUTPUT 32 "writedataR";
v0x5b78e6e5b140_0 .net "aluresult2", 31 0, v0x5b78e6e02210_0;  alias, 1 drivers
v0x5b78e6e5b250_0 .net "clk", 0 0, v0x5b78e6e67bc0_0;  alias, 1 drivers
v0x5b78e6e5b2f0_0 .net "estado", 3 0, v0x5b78e6e628a0_0;  alias, 1 drivers
v0x5b78e6e5b3c0_0 .net "immediate", 11 0, v0x5b78e6e5a310_0;  alias, 1 drivers
v0x5b78e6e5b4b0_0 .var "mem0", 31 0;
v0x5b78e6e5b5e0_0 .var "mem1", 31 0;
v0x5b78e6e5b6c0_0 .var "mem10", 31 0;
v0x5b78e6e5b7a0_0 .var "mem11", 31 0;
v0x5b78e6e5b880_0 .var "mem12", 31 0;
v0x5b78e6e5b9f0_0 .var "mem13", 31 0;
v0x5b78e6e5bad0_0 .var "mem14", 31 0;
v0x5b78e6e5bbb0_0 .var "mem15", 31 0;
v0x5b78e6e5bc90_0 .var "mem16", 31 0;
v0x5b78e6e5bd70_0 .var "mem17", 31 0;
v0x5b78e6e5be50_0 .var "mem18", 31 0;
v0x5b78e6e5bf30_0 .var "mem19", 31 0;
v0x5b78e6e5c010_0 .var "mem2", 31 0;
v0x5b78e6e5c0f0_0 .var "mem20", 31 0;
v0x5b78e6e5c1d0_0 .var "mem21", 31 0;
v0x5b78e6e5c2b0_0 .var "mem22", 31 0;
v0x5b78e6e5c390_0 .var "mem23", 31 0;
v0x5b78e6e5c470_0 .var "mem24", 31 0;
v0x5b78e6e5c550_0 .var "mem25", 31 0;
v0x5b78e6e5c630_0 .var "mem26", 31 0;
v0x5b78e6e5c710_0 .var "mem27", 31 0;
v0x5b78e6e5c7f0_0 .var "mem28", 31 0;
v0x5b78e6e5c8d0_0 .var "mem29", 31 0;
v0x5b78e6e5c9b0_0 .var "mem3", 31 0;
v0x5b78e6e5ca90_0 .var "mem30", 31 0;
v0x5b78e6e5cb70_0 .var "mem31", 31 0;
v0x5b78e6e5cc50_0 .var "mem4", 31 0;
v0x5b78e6e5cd30_0 .var "mem5", 31 0;
v0x5b78e6e5ce10_0 .var "mem6", 31 0;
v0x5b78e6e5cef0_0 .var "mem7", 31 0;
v0x5b78e6e5cfd0_0 .var "mem8", 31 0;
v0x5b78e6e5d0b0_0 .var "mem9", 31 0;
v0x5b78e6e5d190 .array "memoria", 31 0, 31 0;
v0x5b78e6e5d250_0 .net "memread", 0 0, v0x5b78e6e59750_0;  alias, 1 drivers
v0x5b78e6e5d2f0_0 .net "memwrite", 0 0, v0x5b78e6e598d0_0;  alias, 1 drivers
v0x5b78e6e5d390_0 .net "readdata2R", 31 0, L_0x5b78e6d63f90;  alias, 1 drivers
v0x5b78e6e5d460_0 .var "reddataM", 31 0;
v0x5b78e6e5d500_0 .var "writedataR", 31 0;
S_0x5b78e6e5db00 .scope module, "Read_instructions" "Read_instructions" 3 94, 8 1 0, S_0x5b78e6d63090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instrucao";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 4 "estado";
v0x5b78e6e5dce0_0 .net "PC", 31 0, v0x5b78e6e61c60_0;  alias, 1 drivers
v0x5b78e6e5dde0_0 .net "clk", 0 0, v0x5b78e6e67bc0_0;  alias, 1 drivers
v0x5b78e6e5dea0_0 .net "estado", 3 0, v0x5b78e6e628a0_0;  alias, 1 drivers
v0x5b78e6e5e000_0 .var "instrucao", 31 0;
v0x5b78e6e5e0d0 .array "instrucoes", 14 0, 31 0;
S_0x5b78e6e5e1f0 .scope module, "Registrars" "Registrars" 3 104, 9 1 0, S_0x5b78e6d63090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /OUTPUT 32 "readdata1R";
    .port_info 5 /OUTPUT 32 "readdata2R";
    .port_info 6 /INPUT 1 "regiwrite";
    .port_info 7 /INPUT 1 "memtoreg";
    .port_info 8 /INPUT 32 "writedataR";
    .port_info 9 /INPUT 32 "reddataM";
    .port_info 10 /OUTPUT 32 "reg0";
    .port_info 11 /OUTPUT 32 "reg1";
    .port_info 12 /OUTPUT 32 "reg2";
    .port_info 13 /OUTPUT 32 "reg3";
    .port_info 14 /OUTPUT 32 "reg4";
    .port_info 15 /OUTPUT 32 "reg5";
    .port_info 16 /OUTPUT 32 "reg6";
    .port_info 17 /OUTPUT 32 "reg7";
    .port_info 18 /OUTPUT 32 "reg8";
    .port_info 19 /OUTPUT 32 "reg9";
    .port_info 20 /OUTPUT 32 "reg10";
    .port_info 21 /OUTPUT 32 "reg11";
    .port_info 22 /OUTPUT 32 "reg12";
    .port_info 23 /OUTPUT 32 "reg13";
    .port_info 24 /OUTPUT 32 "reg14";
    .port_info 25 /OUTPUT 32 "reg15";
    .port_info 26 /OUTPUT 32 "reg16";
    .port_info 27 /OUTPUT 32 "reg17";
    .port_info 28 /OUTPUT 32 "reg18";
    .port_info 29 /OUTPUT 32 "reg19";
    .port_info 30 /OUTPUT 32 "reg20";
    .port_info 31 /OUTPUT 32 "reg21";
    .port_info 32 /OUTPUT 32 "reg22";
    .port_info 33 /OUTPUT 32 "reg23";
    .port_info 34 /OUTPUT 32 "reg24";
    .port_info 35 /OUTPUT 32 "reg25";
    .port_info 36 /OUTPUT 32 "reg26";
    .port_info 37 /OUTPUT 32 "reg27";
    .port_info 38 /OUTPUT 32 "reg28";
    .port_info 39 /OUTPUT 32 "reg29";
    .port_info 40 /OUTPUT 32 "reg30";
    .port_info 41 /OUTPUT 32 "reg31";
    .port_info 42 /INPUT 4 "estado";
L_0x5b78e6d57070 .functor BUFZ 32, L_0x5b78e6e6c4f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b78e6d63f90 .functor BUFZ 32, L_0x5b78e6e6c720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5b78e6e5e790_0 .net *"_ivl_0", 31 0, L_0x5b78e6e6c4f0;  1 drivers
v0x5b78e6e5e890_0 .net *"_ivl_10", 6 0, L_0x5b78e6e6c7c0;  1 drivers
L_0x7282667b7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b78e6e5e970_0 .net *"_ivl_13", 1 0, L_0x7282667b7060;  1 drivers
v0x5b78e6e5ea30_0 .net *"_ivl_2", 6 0, L_0x5b78e6e6c590;  1 drivers
L_0x7282667b7018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b78e6e5eb10_0 .net *"_ivl_5", 1 0, L_0x7282667b7018;  1 drivers
v0x5b78e6e5ec40_0 .net *"_ivl_8", 31 0, L_0x5b78e6e6c720;  1 drivers
v0x5b78e6e5ed20 .array "bancoregistradores", 31 0, 31 0;
v0x5b78e6e5ede0_0 .net "clk", 0 0, v0x5b78e6e67bc0_0;  alias, 1 drivers
v0x5b78e6e5ee80_0 .net "estado", 3 0, v0x5b78e6e628a0_0;  alias, 1 drivers
v0x5b78e6e5efd0_0 .net "memtoreg", 0 0, v0x5b78e6e59810_0;  alias, 1 drivers
v0x5b78e6e5f070_0 .net "rd", 4 0, v0x5b78e6e5a650_0;  alias, 1 drivers
v0x5b78e6e5f140_0 .net "readdata1R", 31 0, L_0x5b78e6d57070;  alias, 1 drivers
v0x5b78e6e5f210_0 .net "readdata2R", 31 0, L_0x5b78e6d63f90;  alias, 1 drivers
v0x5b78e6e5f2b0_0 .net "reddataM", 31 0, v0x5b78e6e5d460_0;  alias, 1 drivers
v0x5b78e6e5f370_0 .var "reg0", 31 0;
v0x5b78e6e5f430_0 .var "reg1", 31 0;
v0x5b78e6e5f510_0 .var "reg10", 31 0;
v0x5b78e6e5f5f0_0 .var "reg11", 31 0;
v0x5b78e6e5f6d0_0 .var "reg12", 31 0;
v0x5b78e6e5f7b0_0 .var "reg13", 31 0;
v0x5b78e6e5f890_0 .var "reg14", 31 0;
v0x5b78e6e5f970_0 .var "reg15", 31 0;
v0x5b78e6e5fa50_0 .var "reg16", 31 0;
v0x5b78e6e5fb30_0 .var "reg17", 31 0;
v0x5b78e6e5fc10_0 .var "reg18", 31 0;
v0x5b78e6e5fcf0_0 .var "reg19", 31 0;
v0x5b78e6e5fdd0_0 .var "reg2", 31 0;
v0x5b78e6e5feb0_0 .var "reg20", 31 0;
v0x5b78e6e5ff90_0 .var "reg21", 31 0;
v0x5b78e6e60070_0 .var "reg22", 31 0;
v0x5b78e6e60150_0 .var "reg23", 31 0;
v0x5b78e6e60230_0 .var "reg24", 31 0;
v0x5b78e6e60310_0 .var "reg25", 31 0;
v0x5b78e6e60600_0 .var "reg26", 31 0;
v0x5b78e6e606e0_0 .var "reg27", 31 0;
v0x5b78e6e607c0_0 .var "reg28", 31 0;
v0x5b78e6e608a0_0 .var "reg29", 31 0;
v0x5b78e6e60980_0 .var "reg3", 31 0;
v0x5b78e6e60a60_0 .var "reg30", 31 0;
v0x5b78e6e60b40_0 .var "reg31", 31 0;
v0x5b78e6e60c20_0 .var "reg4", 31 0;
v0x5b78e6e60d00_0 .var "reg5", 31 0;
v0x5b78e6e60de0_0 .var "reg6", 31 0;
v0x5b78e6e60ec0_0 .var "reg7", 31 0;
v0x5b78e6e60fa0_0 .var "reg8", 31 0;
v0x5b78e6e61080_0 .var "reg9", 31 0;
v0x5b78e6e61160_0 .net "regiwrite", 0 0, v0x5b78e6e59990_0;  alias, 1 drivers
v0x5b78e6e61230_0 .net "rs1", 4 0, v0x5b78e6e5a7c0_0;  alias, 1 drivers
v0x5b78e6e61300_0 .net "rs2", 4 0, v0x5b78e6e5a8a0_0;  alias, 1 drivers
v0x5b78e6e613d0_0 .net "writedataR", 31 0, v0x5b78e6e5d500_0;  alias, 1 drivers
L_0x5b78e6e6c4f0 .array/port v0x5b78e6e5ed20, L_0x5b78e6e6c590;
L_0x5b78e6e6c590 .concat [ 5 2 0 0], v0x5b78e6e5a7c0_0, L_0x7282667b7018;
L_0x5b78e6e6c720 .array/port v0x5b78e6e5ed20, L_0x5b78e6e6c7c0;
L_0x5b78e6e6c7c0 .concat [ 5 2 0 0], v0x5b78e6e5a8a0_0, L_0x7282667b7060;
S_0x5b78e6e619e0 .scope module, "SomaPC" "SomaPC" 3 91, 10 1 0, S_0x5b78e6d63090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pcsrc";
    .port_info 3 /INPUT 12 "immediate";
    .port_info 4 /INPUT 4 "estado";
    .port_info 5 /INPUT 1 "negativo";
v0x5b78e6e61c60_0 .var "PC", 31 0;
v0x5b78e6e61d70_0 .net "clk", 0 0, v0x5b78e6e67bc0_0;  alias, 1 drivers
v0x5b78e6e61e10_0 .net "estado", 3 0, v0x5b78e6e628a0_0;  alias, 1 drivers
v0x5b78e6e61ee0_0 .net "immediate", 11 0, v0x5b78e6e5a310_0;  alias, 1 drivers
v0x5b78e6e61f80_0 .net "negativo", 0 0, v0x5b78e6e5a4c0_0;  alias, 1 drivers
v0x5b78e6e620c0_0 .net "pcsrc", 0 0, L_0x5b78e6d98a80;  alias, 1 drivers
    .scope S_0x5b78e6e619e0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b78e6e61c60_0, 0;
    %end;
    .thread T_0;
    .scope S_0x5b78e6e619e0;
T_1 ;
    %wait E_0x5b78e6d992e0;
    %load/vec4 v0x5b78e6e61e10_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5b78e6e620c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x5b78e6e61c60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5b78e6e61c60_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x5b78e6e61f80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.5, 4;
    %load/vec4 v0x5b78e6e61c60_0;
    %load/vec4 v0x5b78e6e61ee0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %sub;
    %assign/vec4 v0x5b78e6e61c60_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x5b78e6e61c60_0;
    %load/vec4 v0x5b78e6e61ee0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %assign/vec4 v0x5b78e6e61c60_0, 0;
T_1.6 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5b78e6e5db00;
T_2 ;
    %vpi_call 8 12 "$readmemb", "../Inputs/instruction1.bin", v0x5b78e6e5e0d0 {0 0 0};
    %ix/getv 4, v0x5b78e6e5dce0_0;
    %load/vec4a v0x5b78e6e5e0d0, 4;
    %assign/vec4 v0x5b78e6e5e000_0, 0;
    %end;
    .thread T_2;
    .scope S_0x5b78e6e5db00;
T_3 ;
    %wait E_0x5b78e6d992e0;
    %load/vec4 v0x5b78e6e5dea0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %ix/getv 4, v0x5b78e6e5dce0_0;
    %load/vec4a v0x5b78e6e5e0d0, 4;
    %assign/vec4 v0x5b78e6e5e000_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5b78e6e59cb0;
T_4 ;
    %wait E_0x5b78e6d992e0;
    %load/vec4 v0x5b78e6e5a090_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x5b78e6e5a650_0, 0;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x5b78e6e5a7c0_0, 0;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0x5b78e6e5a1a0_0, 0;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v0x5b78e6e5a310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e5a4c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b78e6e5a980_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x5b78e6e5a650_0, 0;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x5b78e6e5a7c0_0, 0;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0x5b78e6e5a1a0_0, 0;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 12, 20, 6;
    %inv;
    %addi 1, 0, 12;
    %assign/vec4 v0x5b78e6e5a310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e5a4c0_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v0x5b78e6e5a310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e5a4c0_0, 0;
T_4.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5b78e6e5a980_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5b78e6e5a310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e5a4c0_0, 0;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x5b78e6e5a7c0_0, 0;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x5b78e6e5a8a0_0, 0;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0x5b78e6e5a1a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5b78e6e5a980_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 7, 25, 6;
    %assign/vec4 v0x5b78e6e5a240_0, 0;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x5b78e6e5a8a0_0, 0;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x5b78e6e5a7c0_0, 0;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x5b78e6e5a650_0, 0;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0x5b78e6e5a1a0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5b78e6e5a980_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %inv;
    %addi 1, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5b78e6e5a310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e5a4c0_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5b78e6e5a310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e5a4c0_0, 0;
T_4.11 ;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x5b78e6e5a7c0_0, 0;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x5b78e6e5a8a0_0, 0;
    %load/vec4 v0x5b78e6e5a400_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0x5b78e6e5a1a0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5b78e6e5a980_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5b78e6e58ee0;
T_5 ;
    %wait E_0x5b78e6d992e0;
    %load/vec4 v0x5b78e6e59570_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x5b78e6e59a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e59990_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e598d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e59750_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5b78e6e591c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e593e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e59810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e59340_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e59990_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e598d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e59750_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5b78e6e591c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e593e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e59340_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e59990_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e598d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e59750_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5b78e6e591c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e593e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e59810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e59340_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x5b78e6e59610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %jmp T_5.13;
T_5.8 ;
    %load/vec4 v0x5b78e6e596b0_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %jmp T_5.16;
T_5.14 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e59990_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e598d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e59750_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5b78e6e591c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e593e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59340_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e59990_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e598d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e59750_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5b78e6e591c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e593e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59340_0, 0;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5.13;
T_5.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e59990_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e598d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e59750_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5b78e6e591c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e593e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59340_0, 0;
    %jmp T_5.13;
T_5.10 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e59990_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e598d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e59750_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5b78e6e591c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e593e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59340_0, 0;
    %jmp T_5.13;
T_5.11 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e59990_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e598d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e59750_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b78e6e591c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e593e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59340_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e59990_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e598d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e59750_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5b78e6e591c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e593e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59340_0, 0;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e59990_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e598d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5b78e6e59750_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5b78e6e591c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e593e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e59340_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
T_5.0 ;
    %load/vec4 v0x5b78e6e59570_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.17, 4;
    %load/vec4 v0x5b78e6e59a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %jmp T_5.24;
T_5.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e59990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e598d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e59750_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5b78e6e591c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e593e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e59810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e59340_0, 0;
    %jmp T_5.24;
T_5.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e59990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e598d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59750_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5b78e6e591c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e593e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e59340_0, 0;
    %jmp T_5.24;
T_5.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e598d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59750_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5b78e6e591c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e593e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e59810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e59340_0, 0;
    %jmp T_5.24;
T_5.22 ;
    %load/vec4 v0x5b78e6e59610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %jmp T_5.30;
T_5.25 ;
    %load/vec4 v0x5b78e6e596b0_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %jmp T_5.33;
T_5.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e59990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e598d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59750_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5b78e6e591c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e593e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59340_0, 0;
    %jmp T_5.33;
T_5.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e59990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e598d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59750_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5b78e6e591c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e593e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59340_0, 0;
    %jmp T_5.33;
T_5.33 ;
    %pop/vec4 1;
    %jmp T_5.30;
T_5.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e59990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e598d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59750_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5b78e6e591c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e593e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59340_0, 0;
    %jmp T_5.30;
T_5.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e59990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e598d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59750_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5b78e6e591c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e593e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59340_0, 0;
    %jmp T_5.30;
T_5.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e59990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e598d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59750_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b78e6e591c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e593e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59340_0, 0;
    %jmp T_5.30;
T_5.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e59990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e598d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59750_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5b78e6e591c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e593e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59340_0, 0;
    %jmp T_5.30;
T_5.30 ;
    %pop/vec4 1;
    %jmp T_5.24;
T_5.23 ;
    %load/vec4 v0x5b78e6e59610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %jmp T_5.36;
T_5.34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e598d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59750_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5b78e6e591c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e593e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e59340_0, 0;
    %jmp T_5.36;
T_5.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e598d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59750_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5b78e6e591c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e593e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e59810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e59340_0, 0;
    %jmp T_5.36;
T_5.36 ;
    %pop/vec4 1;
    %jmp T_5.24;
T_5.24 ;
    %pop/vec4 1;
T_5.17 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5b78e6e5e1f0;
T_6 ;
    %vpi_call 9 20 "$readmemb", "../Inputs/registrars.bin", v0x5b78e6e5ed20 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5f370_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5f430_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5fdd0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60980_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60c20_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60d00_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60de0_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60ec0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60fa0_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e61080_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5f510_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5f5f0_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5f6d0_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5f7b0_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5f890_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5f970_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5fa50_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5fb30_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5fc10_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5fcf0_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5feb0_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5ff90_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60070_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60150_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60230_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60310_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60600_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e606e0_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e607c0_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e608a0_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60a60_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60b40_0, 0;
    %end;
    .thread T_6;
    .scope S_0x5b78e6e5e1f0;
T_7 ;
    %wait E_0x5b78e6d992e0;
    %load/vec4 v0x5b78e6e5ee80_0;
    %cmpi/e 6, 0, 4;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5b78e6e5ee80_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5b78e6e61160_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x5b78e6e5efd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x5b78e6e5f070_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x5b78e6e5f2b0_0;
    %load/vec4 v0x5b78e6e5f070_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b78e6e5ed20, 0, 4;
T_7.8 ;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x5b78e6e5f070_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x5b78e6e613d0_0;
    %load/vec4 v0x5b78e6e5f070_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b78e6e5ed20, 0, 4;
T_7.10 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5f370_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5f430_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5fdd0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60980_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60c20_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60d00_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60de0_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60ec0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60fa0_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e61080_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5f510_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5f5f0_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5f6d0_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5f7b0_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5f890_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5f970_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5fa50_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5fb30_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5fc10_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5fcf0_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5feb0_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e5ff90_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60070_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60150_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60230_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60310_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60600_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e606e0_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e607c0_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e608a0_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60a60_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5ed20, 4;
    %assign/vec4 v0x5b78e6e60b40_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5b78e6da3200;
T_8 ;
    %wait E_0x5b78e6d992e0;
    %load/vec4 v0x5b78e6e58860_0;
    %cmpi/e 5, 0, 4;
    %jmp/1 T_8.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5b78e6e58860_0;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
T_8.2;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x5b78e6e2e930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x5b78e6e00fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %jmp T_8.12;
T_8.6 ;
    %load/vec4 v0x5b78e6e58ba0_0;
    %load/vec4 v0x5b78e6e58c80_0;
    %and;
    %assign/vec4 v0x5b78e6e02210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e1fcd0_0, 0;
    %jmp T_8.12;
T_8.7 ;
    %load/vec4 v0x5b78e6e58ba0_0;
    %load/vec4 v0x5b78e6e58c80_0;
    %or;
    %assign/vec4 v0x5b78e6e02210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e1fcd0_0, 0;
    %jmp T_8.12;
T_8.8 ;
    %load/vec4 v0x5b78e6e58ba0_0;
    %load/vec4 v0x5b78e6e58c80_0;
    %add;
    %assign/vec4 v0x5b78e6e02210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e1fcd0_0, 0;
    %jmp T_8.12;
T_8.9 ;
    %load/vec4 v0x5b78e6e58ba0_0;
    %load/vec4 v0x5b78e6e58c80_0;
    %sub;
    %assign/vec4 v0x5b78e6e02210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e1fcd0_0, 0;
    %jmp T_8.12;
T_8.10 ;
    %load/vec4 v0x5b78e6e58ba0_0;
    %load/vec4 v0x5b78e6e58c80_0;
    %xor;
    %assign/vec4 v0x5b78e6e02210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e1fcd0_0, 0;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v0x5b78e6e58ba0_0;
    %ix/getv 4, v0x5b78e6e58c80_0;
    %shiftr 4;
    %assign/vec4 v0x5b78e6e02210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e1fcd0_0, 0;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5b78e6e00fa0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %jmp T_8.17;
T_8.13 ;
    %load/vec4 v0x5b78e6e58a20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.18, 4;
    %load/vec4 v0x5b78e6e58ba0_0;
    %load/vec4 v0x5b78e6e58940_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %sub;
    %assign/vec4 v0x5b78e6e02210_0, 0;
    %jmp T_8.19;
T_8.18 ;
    %load/vec4 v0x5b78e6e58ba0_0;
    %load/vec4 v0x5b78e6e58940_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %assign/vec4 v0x5b78e6e02210_0, 0;
T_8.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e1fcd0_0, 0;
    %jmp T_8.17;
T_8.14 ;
    %load/vec4 v0x5b78e6e58a20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.20, 4;
    %load/vec4 v0x5b78e6e58ba0_0;
    %load/vec4 v0x5b78e6e58940_0;
    %pad/u 32;
    %sub;
    %assign/vec4 v0x5b78e6e02210_0, 0;
    %jmp T_8.21;
T_8.20 ;
    %load/vec4 v0x5b78e6e58ba0_0;
    %load/vec4 v0x5b78e6e58940_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5b78e6e02210_0, 0;
T_8.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e1fcd0_0, 0;
    %jmp T_8.17;
T_8.15 ;
    %load/vec4 v0x5b78e6e58ba0_0;
    %load/vec4 v0x5b78e6e58c80_0;
    %sub;
    %assign/vec4 v0x5b78e6e02210_0, 0;
    %load/vec4 v0x5b78e6e02210_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e1fcd0_0, 0;
T_8.22 ;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0x5b78e6e58ba0_0;
    %load/vec4 v0x5b78e6e58c80_0;
    %cmp/ne;
    %jmp/0xz  T_8.24, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b78e6e1fcd0_0, 0;
    %jmp T_8.25;
T_8.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b78e6e1fcd0_0, 0;
T_8.25 ;
    %jmp T_8.17;
T_8.17 ;
    %pop/vec4 1;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5b78e6e5abd0;
T_9 ;
    %vpi_call 7 18 "$readmemb", "../Inputs/memory.bin", v0x5b78e6e5d190 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5b4b0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5b5e0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c010_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c9b0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5cc50_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5cd30_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5ce10_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5cef0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5cfd0_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5d0b0_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5b6c0_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5b7a0_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5b880_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5b9f0_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5bad0_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5bbb0_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5bc90_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5bd70_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5be50_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5bf30_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c0f0_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c1d0_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c2b0_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c390_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c470_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c550_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c630_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c710_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c7f0_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c8d0_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5ca90_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5cb70_0, 0;
    %end;
    .thread T_9;
    .scope S_0x5b78e6e5abd0;
T_10 ;
    %wait E_0x5b78e6d992e0;
    %load/vec4 v0x5b78e6e5b2f0_0;
    %cmpi/e 3, 0, 4;
    %jmp/1 T_10.3, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5b78e6e5b2f0_0;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
T_10.3;
    %jmp/1 T_10.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5b78e6e5b2f0_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
T_10.2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x5b78e6e5d2f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x5b78e6e5d390_0;
    %ix/getv 3, v0x5b78e6e5b140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b78e6e5d190, 0, 4;
T_10.4 ;
    %load/vec4 v0x5b78e6e5d250_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.6, 4;
    %ix/getv 4, v0x5b78e6e5b140_0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5d460_0, 0;
T_10.6 ;
    %load/vec4 v0x5b78e6e5b140_0;
    %assign/vec4 v0x5b78e6e5d500_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5b4b0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5b5e0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c010_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c9b0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5cc50_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5cd30_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5ce10_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5cef0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5cfd0_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5d0b0_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5b6c0_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5b7a0_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5b880_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5b9f0_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5bad0_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5bbb0_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5bc90_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5bd70_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5be50_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5bf30_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c0f0_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c1d0_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c2b0_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c390_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c470_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c550_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c630_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c710_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c7f0_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5c8d0_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5ca90_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b78e6e5d190, 4;
    %assign/vec4 v0x5b78e6e5cb70_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5b78e6d63090;
T_11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b78e6e628a0_0, 0;
    %end;
    .thread T_11;
    .scope S_0x5b78e6d63090;
T_12 ;
    %wait E_0x5b78e6d9a4d0;
    %load/vec4 v0x5b78e6e670a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b78e6e628a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5b78e6e628a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %jmp T_12.13;
T_12.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5b78e6e628a0_0, 0;
    %jmp T_12.13;
T_12.3 ;
    %load/vec4 v0x5b78e6e62c60_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5b78e6e628a0_0, 0;
    %jmp T_12.15;
T_12.14 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5b78e6e628a0_0, 0;
T_12.15 ;
    %jmp T_12.13;
T_12.4 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5b78e6e628a0_0, 0;
    %jmp T_12.13;
T_12.5 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5b78e6e628a0_0, 0;
    %jmp T_12.13;
T_12.6 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5b78e6e628a0_0, 0;
    %jmp T_12.13;
T_12.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5b78e6e628a0_0, 0;
    %jmp T_12.13;
T_12.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5b78e6e628a0_0, 0;
    %jmp T_12.13;
T_12.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5b78e6e628a0_0, 0;
    %jmp T_12.13;
T_12.10 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5b78e6e628a0_0, 0;
    %jmp T_12.13;
T_12.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b78e6e628a0_0, 0;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x5b78e6e670a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.16, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b78e6e628a0_0, 0;
T_12.16 ;
    %jmp T_12.13;
T_12.13 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5b78e6d62f00;
T_13 ;
    %vpi_call 2 26 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b78e6d62f00 {0 0 0};
    %vpi_call 2 28 "$display", "\012Resultados Finais" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b78e6e6c450_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b78e6e6c450_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 33 "$display", "--------------Memoria--------------" {0 0 0};
    %vpi_call 2 34 "$display", "memoria [0] =  %d", v0x5b78e6e67c80_0 {0 0 0};
    %vpi_call 2 35 "$display", "memoria [1] =  %d", v0x5b78e6e67d90_0 {0 0 0};
    %vpi_call 2 36 "$display", "memoria [2] =  %d", v0x5b78e6e68920_0 {0 0 0};
    %vpi_call 2 37 "$display", "memoria [3] =  %d", v0x5b78e6e694d0_0 {0 0 0};
    %vpi_call 2 38 "$display", "memoria [4] =  %d", v0x5b78e6e69800_0 {0 0 0};
    %vpi_call 2 39 "$display", "memoria [5] =  %d", v0x5b78e6e69910_0 {0 0 0};
    %vpi_call 2 40 "$display", "memoria [6] =  %d", v0x5b78e6e69a20_0 {0 0 0};
    %vpi_call 2 41 "$display", "memoria [7] =  %d", v0x5b78e6e69b30_0 {0 0 0};
    %vpi_call 2 42 "$display", "memoria [8] =  %d", v0x5b78e6e69c40_0 {0 0 0};
    %vpi_call 2 43 "$display", "memoria [9] =  %d", v0x5b78e6e69d50_0 {0 0 0};
    %vpi_call 2 44 "$display", "memoria [10] = %d", v0x5b78e6e67e80_0 {0 0 0};
    %vpi_call 2 45 "$display", "memoria [11] = %d", v0x5b78e6e67f90_0 {0 0 0};
    %vpi_call 2 46 "$display", "memoria [12] = %d", v0x5b78e6e680f0_0 {0 0 0};
    %vpi_call 2 47 "$display", "memoria [13] = %d", v0x5b78e6e68200_0 {0 0 0};
    %vpi_call 2 48 "$display", "memoria [14] = %d", v0x5b78e6e68310_0 {0 0 0};
    %vpi_call 2 49 "$display", "memoria [15] = %d", v0x5b78e6e68420_0 {0 0 0};
    %vpi_call 2 50 "$display", "memoria [16] = %d", v0x5b78e6e684e0_0 {0 0 0};
    %vpi_call 2 51 "$display", "memoria [17] = %d", v0x5b78e6e685f0_0 {0 0 0};
    %vpi_call 2 52 "$display", "memoria [18] = %d", v0x5b78e6e68700_0 {0 0 0};
    %vpi_call 2 53 "$display", "memoria [19] = %d", v0x5b78e6e68810_0 {0 0 0};
    %vpi_call 2 54 "$display", "memoria [20] = %d", v0x5b78e6e68a30_0 {0 0 0};
    %vpi_call 2 55 "$display", "memoria [21] = %d", v0x5b78e6e68b40_0 {0 0 0};
    %vpi_call 2 56 "$display", "memoria [22] = %d", v0x5b78e6e68c50_0 {0 0 0};
    %vpi_call 2 57 "$display", "memoria [23] = %d", v0x5b78e6e68d60_0 {0 0 0};
    %vpi_call 2 58 "$display", "memoria [24] = %d", v0x5b78e6e68e70_0 {0 0 0};
    %vpi_call 2 59 "$display", "memoria [25] = %d", v0x5b78e6e68f80_0 {0 0 0};
    %vpi_call 2 60 "$display", "memoria [26] = %d", v0x5b78e6e69090_0 {0 0 0};
    %vpi_call 2 61 "$display", "memoria [27] = %d", v0x5b78e6e691a0_0 {0 0 0};
    %vpi_call 2 62 "$display", "memoria [28] = %d", v0x5b78e6e692b0_0 {0 0 0};
    %vpi_call 2 63 "$display", "memoria [29] = %d", v0x5b78e6e693c0_0 {0 0 0};
    %vpi_call 2 64 "$display", "memoria [30] = %d", v0x5b78e6e695e0_0 {0 0 0};
    %vpi_call 2 65 "$display", "memoria [31] = %d", v0x5b78e6e696f0_0 {0 0 0};
    %vpi_call 2 66 "$display", "--------------Registradores--------------" {0 0 0};
    %vpi_call 2 67 "$display", "Registrador [0] =  %d", v0x5b78e6e69e60_0 {0 0 0};
    %vpi_call 2 68 "$display", "Registrador [1] =  %d", v0x5b78e6e69f70_0 {0 0 0};
    %vpi_call 2 69 "$display", "Registrador [2] =  %d", v0x5b78e6e6ab20_0 {0 0 0};
    %vpi_call 2 70 "$display", "Registrador [3] =  %d", v0x5b78e6e6b6d0_0 {0 0 0};
    %vpi_call 2 71 "$display", "Registrador [4] =  %d", v0x5b78e6e6ba00_0 {0 0 0};
    %vpi_call 2 72 "$display", "Registrador [5] =  %d", v0x5b78e6e6bb10_0 {0 0 0};
    %vpi_call 2 73 "$display", "Registrador [6] =  %d", v0x5b78e6e6bc20_0 {0 0 0};
    %vpi_call 2 74 "$display", "Registrador [7] =  %d", v0x5b78e6e6bd30_0 {0 0 0};
    %vpi_call 2 75 "$display", "Registrador [8] =  %d", v0x5b78e6e6be40_0 {0 0 0};
    %vpi_call 2 76 "$display", "Registrador [9] =  %d", v0x5b78e6e6bf50_0 {0 0 0};
    %vpi_call 2 77 "$display", "Registrador [10] = %d", v0x5b78e6e6a080_0 {0 0 0};
    %vpi_call 2 78 "$display", "Registrador [11] = %d", v0x5b78e6e6a190_0 {0 0 0};
    %vpi_call 2 79 "$display", "Registrador [12] = %d", v0x5b78e6e6a2a0_0 {0 0 0};
    %vpi_call 2 80 "$display", "Registrador [13] = %d", v0x5b78e6e6a3b0_0 {0 0 0};
    %vpi_call 2 81 "$display", "Registrador [14] = %d", v0x5b78e6e6a4c0_0 {0 0 0};
    %vpi_call 2 82 "$display", "Registrador [15] = %d", v0x5b78e6e6a5d0_0 {0 0 0};
    %vpi_call 2 83 "$display", "Registrador [16] = %d", v0x5b78e6e6a6e0_0 {0 0 0};
    %vpi_call 2 84 "$display", "Registrador [17] = %d", v0x5b78e6e6a7f0_0 {0 0 0};
    %vpi_call 2 85 "$display", "Registrador [18] = %d", v0x5b78e6e6a900_0 {0 0 0};
    %vpi_call 2 86 "$display", "Registrador [19] = %d", v0x5b78e6e6aa10_0 {0 0 0};
    %vpi_call 2 87 "$display", "Registrador [20] = %d", v0x5b78e6e6ac30_0 {0 0 0};
    %vpi_call 2 88 "$display", "Registrador [21] = %d", v0x5b78e6e6ad40_0 {0 0 0};
    %vpi_call 2 89 "$display", "Registrador [22] = %d", v0x5b78e6e6ae50_0 {0 0 0};
    %vpi_call 2 90 "$display", "Registrador [23] = %d", v0x5b78e6e6af60_0 {0 0 0};
    %vpi_call 2 91 "$display", "Registrador [24] = %d", v0x5b78e6e6b070_0 {0 0 0};
    %vpi_call 2 92 "$display", "Registrador [25] = %d", v0x5b78e6e6b180_0 {0 0 0};
    %vpi_call 2 93 "$display", "Registrador [26] = %d", v0x5b78e6e6b290_0 {0 0 0};
    %vpi_call 2 94 "$display", "Registrador [27] = %d", v0x5b78e6e6b3a0_0 {0 0 0};
    %vpi_call 2 95 "$display", "Registrador [28] = %d", v0x5b78e6e6b4b0_0 {0 0 0};
    %vpi_call 2 96 "$display", "Registrador [29] = %d", v0x5b78e6e6b5c0_0 {0 0 0};
    %vpi_call 2 97 "$display", "Registrador [30] = %d", v0x5b78e6e6b7e0_0 {0 0 0};
    %vpi_call 2 98 "$display", "Registrador [31] = %d", v0x5b78e6e6b8f0_0 {0 0 0};
    %vpi_call 2 99 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5b78e6d62f00;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b78e6e67bc0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x5b78e6d62f00;
T_15 ;
    %delay 1, 0;
    %load/vec4 v0x5b78e6e67bc0_0;
    %inv;
    %store/vec4 v0x5b78e6e67bc0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "./Main.v";
    "./../Modules/Alu.v";
    "./../Modules/Control_signis.v";
    "./../Modules/Decoding.v";
    "./../Modules/Memory.v";
    "./../Modules/Read_instructions.v";
    "./../Modules/Registrars.v";
    "./../Modules/SomaPC.v";
