

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Thu Dec  5 22:36:44 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     4.350|        1.27|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|       16|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -| 14 ~ 28 |    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|       106|          -|          -|        ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    913|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     23|    1587|     23|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   3679|
|Register         |        -|      -|    1584|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     23|    3171|   4615|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     10|       2|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------------+---------+-------+----+----+
    |             Instance            |           Module           | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------------+----------------------------+---------+-------+----+----+
    |network_mul_16s_16s_30_4_1_U86   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U87   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U88   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U89   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U90   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U91   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U92   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U93   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U94   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U95   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U96   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U97   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U98   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U99   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U100  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U101  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U102  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U103  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U104  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U105  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U106  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U107  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U108  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    +---------------------------------+----------------------------+---------+-------+----+----+
    |Total                            |                            |        0|     23|1587|  23|
    +---------------------------------+----------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |tmp59_fu_7395_p2         |     *    |      0|  0|  51|           7|           9|
    |tmp5_0_1_fu_7394_p2      |     *    |      0|  0|  51|           7|           9|
    |tmp5_0_2_fu_7390_p2      |     *    |      0|  0|  51|           7|           9|
    |tmp7_fu_7391_p2          |     *    |      0|  0|  51|           6|           9|
    |grp_fu_838_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_839_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_840_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_841_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_842_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_843_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_844_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_845_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_846_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_847_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_848_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_849_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_850_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_851_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_852_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_853_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_854_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_855_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_856_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_857_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_858_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_859_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_860_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_861_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_862_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_863_p2            |     +    |      0|  0|  24|          17|          17|
    |grp_fu_864_p2            |     +    |      0|  0|  24|          17|          17|
    |exitcond2_6_fu_10148_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond2_fu_9499_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_9452_p2     |   icmp   |      0|  0|  11|           6|           6|
    |exitcond4_fu_9370_p2     |   icmp   |      0|  0|  11|           5|           6|
    |grp_fu_9022_p2           |   icmp   |      0|  0|  13|          16|          16|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 913|         545|         555|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  500|        113|    1|        113|
    |grp_fu_7382_p0     |   21|          4|   16|         64|
    |grp_fu_7382_p1     |   21|          4|   16|         64|
    |grp_fu_7383_p0     |   21|          4|   16|         64|
    |grp_fu_7383_p1     |   21|          4|   16|         64|
    |grp_fu_7384_p0     |   21|          4|   16|         64|
    |grp_fu_7384_p1     |   21|          4|   16|         64|
    |grp_fu_7385_p0     |   15|          3|   16|         48|
    |grp_fu_7385_p1     |   21|          4|   16|         64|
    |grp_fu_7386_p0     |   15|          3|   16|         48|
    |grp_fu_7386_p1     |   21|          4|   16|         64|
    |grp_fu_7387_p0     |   15|          3|   16|         48|
    |grp_fu_7387_p1     |   21|          4|   16|         64|
    |grp_fu_7388_p0     |   15|          3|   16|         48|
    |grp_fu_7388_p1     |   21|          4|   16|         64|
    |grp_fu_7389_p0     |   21|          4|   16|         64|
    |grp_fu_7389_p1     |   21|          4|   16|         64|
    |grp_fu_7392_p0     |   21|          4|   16|         64|
    |grp_fu_7392_p1     |   21|          4|   16|         64|
    |grp_fu_7393_p0     |   15|          3|   16|         48|
    |grp_fu_7393_p1     |   21|          4|   16|         64|
    |grp_fu_7396_p0     |   15|          3|   16|         48|
    |grp_fu_7396_p1     |   15|          3|   16|         48|
    |grp_fu_7397_p0     |   15|          3|   16|         48|
    |grp_fu_7397_p1     |   21|          4|   16|         64|
    |grp_fu_7398_p1     |   15|          3|   16|         48|
    |grp_fu_7399_p1     |   15|          3|   16|         48|
    |grp_fu_7400_p0     |   15|          3|   16|         48|
    |grp_fu_7400_p1     |   15|          3|   16|         48|
    |grp_fu_7401_p0     |   15|          3|   16|         48|
    |grp_fu_7401_p1     |   21|          4|   16|         64|
    |grp_fu_7402_p1     |   15|          3|   16|         48|
    |grp_fu_7403_p0     |   21|          4|   16|         64|
    |grp_fu_7403_p1     |   21|          4|   16|         64|
    |grp_fu_7404_p0     |   15|          3|   16|         48|
    |grp_fu_7404_p1     |   15|          3|   16|         48|
    |grp_fu_7405_p0     |   15|          3|   16|         48|
    |grp_fu_7405_p1     |   21|          4|   16|         64|
    |grp_fu_7406_p0     |   15|          3|   16|         48|
    |grp_fu_7406_p1     |   21|          4|   16|         64|
    |grp_fu_7407_p0     |   15|          3|   16|         48|
    |grp_fu_7407_p1     |   21|          4|   16|         64|
    |grp_fu_7408_p0     |   21|          4|   16|         64|
    |grp_fu_7408_p1     |   21|          4|   16|         64|
    |grp_fu_838_p0      |   27|          5|   17|         85|
    |grp_fu_838_p1      |   38|          7|   17|        119|
    |grp_fu_839_p0      |   27|          5|   17|         85|
    |grp_fu_839_p1      |   27|          5|   17|         85|
    |grp_fu_840_p0      |   27|          5|   17|         85|
    |grp_fu_840_p1      |   33|          6|   17|        102|
    |grp_fu_841_p0      |   33|          6|   17|        102|
    |grp_fu_841_p1      |   27|          5|   17|         85|
    |grp_fu_842_p0      |   33|          6|   17|        102|
    |grp_fu_842_p1      |   41|          8|   17|        136|
    |grp_fu_843_p0      |   38|          7|   17|        119|
    |grp_fu_843_p1      |   41|          8|   17|        136|
    |grp_fu_844_p0      |   33|          6|   17|        102|
    |grp_fu_844_p1      |   27|          5|   17|         85|
    |grp_fu_845_p0      |   21|          4|   17|         68|
    |grp_fu_845_p1      |   27|          5|   17|         85|
    |grp_fu_846_p0      |   15|          3|   17|         51|
    |grp_fu_846_p1      |   33|          6|   17|        102|
    |grp_fu_847_p0      |   27|          5|   17|         85|
    |grp_fu_847_p1      |   38|          7|   17|        119|
    |grp_fu_848_p0      |   15|          3|   17|         51|
    |grp_fu_848_p1      |   33|          6|   17|        102|
    |grp_fu_849_p0      |   27|          5|   17|         85|
    |grp_fu_849_p1      |   38|          7|   17|        119|
    |grp_fu_850_p0      |   27|          5|   17|         85|
    |grp_fu_850_p1      |   38|          7|   17|        119|
    |grp_fu_851_p0      |   21|          4|   17|         68|
    |grp_fu_851_p1      |   38|          7|   17|        119|
    |grp_fu_852_p0      |   33|          6|   17|        102|
    |grp_fu_852_p1      |   38|          7|   17|        119|
    |grp_fu_853_p0      |   27|          5|   17|         85|
    |grp_fu_853_p1      |   41|          8|   17|        136|
    |grp_fu_854_p0      |   21|          4|   17|         68|
    |grp_fu_854_p1      |   27|          5|   17|         85|
    |grp_fu_855_p0      |   21|          4|   17|         68|
    |grp_fu_855_p1      |   38|          7|   17|        119|
    |grp_fu_856_p0      |   27|          5|   17|         85|
    |grp_fu_856_p1      |   38|          7|   17|        119|
    |grp_fu_857_p0      |   38|          7|   17|        119|
    |grp_fu_857_p1      |   33|          6|   17|        102|
    |grp_fu_858_p0      |   21|          4|   17|         68|
    |grp_fu_858_p1      |   27|          5|   17|         85|
    |grp_fu_859_p0      |   38|          7|   17|        119|
    |grp_fu_859_p1      |   38|          7|   17|        119|
    |grp_fu_860_p0      |   38|          7|   17|        119|
    |grp_fu_860_p1      |   33|          6|   17|        102|
    |grp_fu_861_p0      |   15|          3|   17|         51|
    |grp_fu_861_p1      |   27|          5|   17|         85|
    |grp_fu_862_p0      |   15|          3|   17|         51|
    |grp_fu_862_p1      |   38|          7|   17|        119|
    |grp_fu_863_p0      |   21|          4|   17|         68|
    |grp_fu_863_p1      |   27|          5|   17|         85|
    |grp_fu_864_p0      |   33|          6|   17|        102|
    |grp_fu_864_p1      |   33|          6|   17|        102|
    |input_r_address0   |  149|         33|   14|        462|
    |input_r_address1   |  145|         32|   14|        448|
    |kernel_0_address0  |   33|          6|    8|         48|
    |kernel_0_address1  |   27|          5|    8|         40|
    |out_d_reg_780      |    9|          2|    5|         10|
    |out_h_reg_815      |    9|          2|    5|         10|
    |output_r_address0  |   41|          8|   14|        112|
    |output_r_d0        |   15|          3|   16|         48|
    |phi_mul2_reg_803   |    9|          2|    9|         18|
    |phi_mul_reg_791    |    9|          2|    9|         18|
    |reg_2358           |   15|          3|   17|         51|
    |reg_2361           |   41|          8|   17|        136|
    |reg_2364           |    9|          2|   17|         34|
    |reg_2367           |   59|         14|   17|        238|
    |reg_2370           |   62|         15|   17|        255|
    |reg_2373           |   56|         13|   17|        221|
    |reg_826            |   21|          4|   17|         68|
    |reg_9167           |    9|          2|   16|         32|
    |reg_9172           |    9|          2|   16|         32|
    |reg_9177           |    9|          2|   16|         32|
    |reg_9182           |    9|          2|   16|         32|
    |reg_9187           |    9|          2|   16|         32|
    +-------------------+-----+-----------+-----+-----------+
    |Total              | 3679|        734| 1908|      10106|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+-----+----+-----+-----------+
    |             Name             |  FF | LUT| Bits| Const Bits|
    +------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                     |  112|   0|  112|          0|
    |bias_addr_reg_10292           |    4|   0|    4|          0|
    |bias_load_reg_10666           |   16|   0|   16|          0|
    |buffer_6_5_2_2_reg_6776       |   16|   0|   16|          0|
    |exitcond2_1_reg_10675         |    1|   0|    1|          0|
    |exitcond2_2_reg_10776         |    1|   0|    1|          0|
    |exitcond2_3_reg_10876         |    1|   0|    1|          0|
    |exitcond2_4_reg_10977         |    1|   0|    1|          0|
    |exitcond2_5_reg_11077         |    1|   0|    1|          0|
    |exitcond2_reg_10414           |    1|   0|    1|          0|
    |input_load_198_reg_10485      |   16|   0|   16|          0|
    |input_load_199_reg_10495      |   16|   0|   16|          0|
    |input_load_200_reg_10515      |   16|   0|   16|          0|
    |input_load_201_reg_10525      |   16|   0|   16|          0|
    |kernel_0_addr_1_reg_10302     |    8|   0|    8|          0|
    |kernel_0_addr_2_reg_10307     |    8|   0|    8|          0|
    |kernel_0_addr_3_reg_10312     |    8|   0|    8|          0|
    |kernel_0_addr_4_reg_10317     |    8|   0|    8|          0|
    |kernel_0_addr_5_reg_10322     |    8|   0|    8|          0|
    |kernel_0_addr_6_reg_10327     |    8|   0|    8|          0|
    |kernel_0_addr_7_reg_10332     |    8|   0|    8|          0|
    |kernel_0_addr_8_reg_10337     |    8|   0|    8|          0|
    |kernel_0_addr_reg_10297       |    8|   0|    8|          0|
    |kernel_0_load_1_reg_10445     |   16|   0|   16|          0|
    |kernel_0_load_2_reg_10450     |   16|   0|   16|          0|
    |kernel_0_load_3_reg_10465     |   16|   0|   16|          0|
    |kernel_0_load_4_reg_10470     |   16|   0|   16|          0|
    |kernel_0_load_5_reg_10490     |   16|   0|   16|          0|
    |kernel_0_load_6_reg_10500     |   16|   0|   16|          0|
    |kernel_0_load_7_reg_10520     |   16|   0|   16|          0|
    |kernel_0_load_8_reg_10530     |   16|   0|   16|          0|
    |kernel_0_load_reg_10430       |   16|   0|   16|          0|
    |next_mul3_reg_1315            |    9|   0|    9|          0|
    |next_mul_reg_1320             |    9|   0|    9|          0|
    |out_d_4_reg_1325              |    5|   0|    5|          0|
    |out_d_reg_780                 |    5|   0|    5|          0|
    |out_h_4_reg_2355              |    5|   0|    5|          0|
    |out_h_reg_815                 |    5|   0|    5|          0|
    |out_w_4_5_reg_6785            |   16|   0|   16|          0|
    |output_width_cast_reg_10260   |    6|   0|   16|         10|
    |phi_mul2_reg_803              |    9|   0|    9|          0|
    |phi_mul_reg_791               |    9|   0|    9|          0|
    |reg_2358                      |   17|   0|   17|          0|
    |reg_2361                      |   17|   0|   17|          0|
    |reg_2364                      |   17|   0|   17|          0|
    |reg_2367                      |   17|   0|   17|          0|
    |reg_2370                      |   17|   0|   17|          0|
    |reg_2373                      |   17|   0|   17|          0|
    |reg_2376                      |   17|   0|   17|          0|
    |reg_826                       |   17|   0|   17|          0|
    |reg_9167                      |   16|   0|   16|          0|
    |reg_9172                      |   16|   0|   16|          0|
    |reg_9177                      |   16|   0|   16|          0|
    |reg_9182                      |   16|   0|   16|          0|
    |reg_9187                      |   16|   0|   16|          0|
    |reg_9192                      |   16|   0|   16|          0|
    |reg_9199                      |   16|   0|   16|          0|
    |reg_9206                      |   16|   0|   16|          0|
    |reg_9213                      |   16|   0|   16|          0|
    |reg_9220                      |   16|   0|   16|          0|
    |reg_9227                      |   16|   0|   16|          0|
    |reg_9233                      |   16|   0|   16|          0|
    |reg_9240                      |   16|   0|   16|          0|
    |reg_9247                      |   16|   0|   16|          0|
    |reg_9253                      |   16|   0|   16|          0|
    |reg_9260                      |   16|   0|   16|          0|
    |reg_9267                      |   16|   0|   16|          0|
    |reg_9273                      |   16|   0|   16|          0|
    |reg_9279                      |   16|   0|   16|          0|
    |reg_9286                      |   16|   0|   16|          0|
    |reg_9292                      |   16|   0|   16|          0|
    |reg_9299                      |   16|   0|   16|          0|
    |reg_9306                      |   16|   0|   16|          0|
    |reg_9313                      |   16|   0|   16|          0|
    |reg_9320                      |   16|   0|   16|          0|
    |reg_9327                      |   16|   0|   16|          0|
    |reg_9333                      |   16|   0|   16|          0|
    |reg_9340                      |   16|   0|   16|          0|
    |tmp59_cast_reg_10345          |   16|   0|   17|          1|
    |tmp5_0_1_cast_reg_10363       |   16|   0|   17|          1|
    |tmp5_0_2_cast_reg_10383       |   16|   0|   17|          1|
    |tmp7_cast_reg_10405           |   15|   0|   17|          2|
    |tmp_104_1_cast_reg_10679      |   16|   0|   17|          1|
    |tmp_104_2_cast_reg_10780      |   16|   0|   17|          1|
    |tmp_104_3_cast_reg_10880      |   16|   0|   17|          1|
    |tmp_104_4_cast_reg_10981      |   16|   0|   17|          1|
    |tmp_104_5_cast_reg_11081      |   16|   0|   17|          1|
    |tmp_104_6_cast_reg_11181      |   16|   0|   17|          1|
    |tmp_105_5_reg_6781            |   17|   0|   17|          0|
    |tmp_118_0_0_1_cast_reg_10614  |   30|   0|   30|          0|
    |tmp_118_0_0_2_cast_reg_10540  |   30|   0|   30|          0|
    |tmp_118_0_1_1_cast_reg_10628  |   30|   0|   30|          0|
    |tmp_118_0_1_2_cast_reg_10642  |   30|   0|   30|          0|
    |tmp_118_0_1_cast_reg_10555    |   30|   0|   30|          0|
    |tmp_118_0_2_1_cast_reg_10570  |   30|   0|   30|          0|
    |tmp_118_0_2_2_cast_reg_10586  |   30|   0|   30|          0|
    |tmp_118_0_2_cast_reg_10656    |   30|   0|   30|          0|
    |tmp_118_0_cast_reg_10600      |   30|   0|   30|          0|
    |tmp_62_cast1_cast_reg_10272   |    7|   0|   16|          9|
    |tmp_63_cast_reg_10279         |    6|   0|    9|          3|
    |tmp_64_cast_cast_reg_10284    |    6|   0|   15|          9|
    |tmp_71_cast_reg_10418         |   16|   0|   17|          1|
    |tmp_cast_reg_10267            |    7|   0|    9|          2|
    +------------------------------+-----+----+-----+-----------+
    |Total                         | 1584|   0| 1629|         45|
    +------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|input_height       |  in |    7|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    6|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    6|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    4|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_0_address0  | out |    8|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce0       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q0        |  in |   16|  ap_memory |        kernel_0        |     array    |
|kernel_0_address1  | out |    8|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce1       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q1        |  in |   16|  ap_memory |        kernel_0        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

