/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_16z;
  wire [29:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = celloutsig_1_0z[5] ? in_data[110] : celloutsig_1_0z[7];
  assign celloutsig_0_10z = celloutsig_0_6z ? celloutsig_0_0z[1] : celloutsig_0_3z;
  assign celloutsig_0_1z = celloutsig_0_0z[0] ? in_data[91] : celloutsig_0_0z[3];
  assign celloutsig_1_5z = ~(celloutsig_1_4z | celloutsig_1_3z[2]);
  assign celloutsig_1_8z = ~in_data[178];
  assign celloutsig_1_19z = ~((celloutsig_1_5z | celloutsig_1_5z) & celloutsig_1_13z[1]);
  assign celloutsig_0_4z = ~((in_data[17] | celloutsig_0_2z[8]) & (celloutsig_0_3z | celloutsig_0_1z));
  assign celloutsig_1_12z = ~((celloutsig_1_9z | celloutsig_1_1z) & (celloutsig_1_10z | celloutsig_1_11z[3]));
  assign celloutsig_0_15z = ~((celloutsig_0_7z[3] | celloutsig_0_11z) & (celloutsig_0_4z | celloutsig_0_11z));
  assign celloutsig_0_22z = ~((celloutsig_0_2z[4] | celloutsig_0_8z[3]) & (celloutsig_0_19z[3] | celloutsig_0_6z));
  assign celloutsig_0_44z = celloutsig_0_22z ^ celloutsig_0_35z;
  assign celloutsig_1_4z = celloutsig_1_0z[2] ^ celloutsig_1_0z[8];
  assign celloutsig_0_9z = ~(celloutsig_0_4z ^ celloutsig_0_0z[0]);
  assign celloutsig_0_19z = { celloutsig_0_0z[2], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_13z } + in_data[13:10];
  always_ff @(negedge clkin_data[64], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_1_0z[7:3], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_7z[3], celloutsig_1_3z } / { 1'h1, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_38z = { celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_17z } / { 1'h1, in_data[68:65] };
  assign celloutsig_0_43z = celloutsig_0_2z[2:0] / { 1'h1, celloutsig_0_38z[1:0] };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } === in_data[53:25];
  assign celloutsig_0_13z = { in_data[92:74], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_2z } <= { in_data[38:17], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_10z = { in_data[115:113], celloutsig_1_8z } && { celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_35z = ! { celloutsig_0_19z[1], celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_0_18z = { in_data[5:4], celloutsig_0_0z, celloutsig_0_9z } < in_data[72:64];
  assign celloutsig_0_6z = celloutsig_0_5z[1] & ~(celloutsig_0_0z[0]);
  assign celloutsig_0_11z = celloutsig_0_10z & ~(in_data[88]);
  assign celloutsig_1_16z = { celloutsig_1_0z[8:1], celloutsig_1_2z } % { 1'h1, celloutsig_1_3z[1:0], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_12z, in_data[96] };
  assign celloutsig_0_5z = { celloutsig_0_2z[0], celloutsig_0_1z, celloutsig_0_3z } % { 1'h1, celloutsig_0_3z, in_data[0] };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[19], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_11z = { _00_[2:0], celloutsig_1_1z } | { _00_[5:3], celloutsig_1_5z };
  assign celloutsig_0_8z = celloutsig_0_2z[3:0] | { celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_9z = ^ { celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_0z = in_data[138:130] - in_data[111:103];
  assign celloutsig_1_3z = in_data[157:155] - celloutsig_1_0z[3:1];
  assign celloutsig_1_18z = { celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_12z } - { celloutsig_1_3z[1:0], celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_11z, _00_, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_0_7z = { in_data[83], celloutsig_0_5z } - { celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z } ~^ _00_[5:0];
  assign celloutsig_1_2z = ~((celloutsig_1_1z & in_data[140]) | celloutsig_1_0z[8]);
  assign celloutsig_0_17z = ~((celloutsig_0_13z & in_data[68]) | celloutsig_0_0z[4]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_0z = 6'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_0z = in_data[21:16];
  assign { out_data[157:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
