Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/160544C/Downloads/Lab_9/Lab_9/Buf_Buf_sch_tb_isim_beh.exe -prj C:/Users/160544C/Downloads/Lab_9/Lab_9/Buf_Buf_sch_tb_beh.prj work.Buf_Buf_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/160544C/Downloads/Lab_9/Lab_9/Buf.vhf" into library work
Parsing VHDL file "C:/Users/160544C/Downloads/Lab_9/Lab_9/Buf_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling architecture bufgmux_v of entity BUFGMUX [\BUFGMUX("SYNC")(1,4)\]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture bufgce_v of entity BUFGCE [bufgce_default]
Compiling architecture bufgmux_1_v of entity BUFGMUX_1 [\BUFGMUX_1("SYNC")(1,4)\]
Compiling architecture bufgce_1_v of entity BUFGCE_1 [bufgce_1_default]
Compiling architecture behavioral of entity Buf [buf_default]
Compiling architecture behavioral of entity buf_buf_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 20 VHDL Units
Built simulation executable C:/Users/160544C/Downloads/Lab_9/Lab_9/Buf_Buf_sch_tb_isim_beh.exe
Fuse Memory Usage: 53388 KB
Fuse CPU Usage: 717 ms
