$date
	Sun Oct 23 02:12:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#373458
b100 &
b100 %
1$
b100 !
1"
#373459
0"
#373462
b10 &
b10 %
#373466
b1 &
b1 %
1#
#373470
b0 &
0#
b0 %
0$
#1295471
b10011 !
1"
#1295474
b10011 &
b10011 %
1$
#1295475
0"
#1295478
b111010 &
b111010 %
#1295482
b11101 &
b11101 %
#1295486
b1011000 &
b1011000 %
#1295490
b101100 &
b101100 %
#1295494
b10110 &
b10110 %
#1295498
b1011 &
b1011 %
#1295502
b100010 &
b100010 %
#1295506
b10001 &
b10001 %
#1295510
b110100 &
b110100 %
#1295514
b11010 &
b11010 %
#1295518
b1101 &
b1101 %
#1295522
b101000 &
b101000 %
#1295526
b10100 &
b10100 %
#1295530
b1010 &
b1010 %
#1295534
b101 &
b101 %
#1295538
b10000 &
b10000 %
#1295542
b1000 &
b1000 %
#1295546
b100 &
b100 %
#1295550
b10 &
b10 %
#1295554
b1 &
b1 %
1#
#1295558
b0 &
0#
b0 %
0$
#2301790
b110 &
b110 %
1$
b110 !
1"
#2301791
0"
#2301794
b11 &
b11 %
#2301798
b1010 &
b1010 %
#2301802
b101 &
b101 %
#2301806
b10000 &
b10000 %
#2301810
b1000 &
b1000 %
#2301814
b100 &
b100 %
#2301818
b10 &
b10 %
#2301822
b1 &
1#
b1 %
#2301826
b0 &
b0 %
0#
0$
#4500012
