## Hi, I'm Acacia! ðŸ‘‹

<!--
**coddinga/coddinga** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
Graduated from [Cal State University of Fullerton](https://www.fullerton.edu/)\
Firmware Egineer at [Mercury Systems](https://www.mrcy.com/)

**Coding Experience with**
  * VHDL and Verilog
  * C++
  * Python

**Boards**
  * MSP432
  * FPGA 


Find me on [![Linkedin](Images/Linkedin.png)](https://www.linkedin.com/in/acacia-codding-0860b2222/)
