//================================================================================
// Register definitions for m2vdd_hx8347a
// by @kimu_shu
//================================================================================

#ifndef __M2VDD_HX8347A_REGS_H__
#define __M2VDD_HX8347A_REGS_H__

#include <io.h>

#define M2VDD_HX8347A_CONTROL_REG			0
#define IOADDR_M2VDD_HX8347A_CONTROL(base)		\
	__IO_CALC_ADDRESS_NATIVE(base, M2VDD_HX8347A_CONTROL_REG)
#define IORD_M2VDD_HX8347A_CONTROL(base)		\
	IORD(base, M2VDD_HX8347A_CONTROL_REG)
#define IOWR_M2VDD_HX8347A_CONTROL(base, data)	\
	IOWR(base, M2VDD_HX8347A_CONTROL_REG, data)

#define M2VDD_HX8347A_CONTROL_START_MSK		(0x80000000)
#define M2VDD_HX8347A_CONTROL_START_OFST	(31)
#define M2VDD_HX8347A_CONTROL_WRITE_MSK		(0x40000000)
#define M2VDD_HX8347A_CONTROL_WRITE_OFST	(30)
#define M2VDD_HX8347A_CONTROL_RESET_MSK		(0x020000)
#define M2VDD_HX8347A_CONTROL_RESET_OFST	(17)
#define M2VDD_HX8347A_CONTROL_RS_MSK		(0x010000)
#define M2VDD_HX8347A_CONTROL_RS_OFST		(16)
#define M2VDD_HX8347A_CONTROL_VIDEOWD_MSK	(0x20000000)
#define M2VDD_HX8347A_CONTROL_VIDEOWD_OFST	(29)
#define M2VDD_HX8347A_CONTROL_VIDEOHT_MSK	(0x10000000)
#define M2VDD_HX8347A_CONTROL_VIDEOHT_OFST	(28)
#define M2VDD_HX8347A_CONTROL_SRESET_MSK	(0x08000000)
#define M2VDD_HX8347A_CONTROL_SRESET_OFST	(27)

#endif	/* !__M2VDD_HX8347A_REGS_H__ */

