/*
 * Generated by Bluespec Compiler, version 2025.07 (build 282e82e)
 * 
 * On Wed Feb 25 11:31:37 CST 2026
 * 
 */
#include "bluesim_primitives.h"
#include "mkTMU.h"


/* Literal declarations */
static unsigned int const UWide_literal_99_h1000000000000000000000000_arr[] = { 0u, 0u, 0u, 1u };
static tUWide const UWide_literal_99_h1000000000000000000000000(99u,
								UWide_literal_99_h1000000000000000000000000_arr);


/* Constructor */
MOD_mkTMU::MOD_mkTMU(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_bank0(simHdl, "bank0", this, 8u, 165u, (tUInt8)0u, (tUInt8)255u),
    INST_bank1(simHdl, "bank1", this, 8u, 165u, (tUInt8)0u, (tUInt8)255u),
    PORT_RST_N((tUInt8)1u),
    DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d78(165u),
    DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9___d53(165u),
    DEF_bank1_sub_check_rx_seq_kid_BITS_63_TO_56_2___d31(165u),
    DEF_bank1_sub_read_context_kid_BITS_63_TO_56___d7(165u),
    DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d65(165u),
    DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9___d40(165u),
    DEF_bank0_sub_check_rx_seq_kid_BITS_63_TO_56_2___d23(165u),
    DEF_bank0_sub_read_context_kid_BITS_63_TO_56___d2(165u),
    DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d15(163u),
    DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d84(101u),
    DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d70(101u),
    DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d59(69u),
    DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d45(69u),
    DEF_IF_bank1_sub_read_context_kid_BITS_63_TO_56_BI_ETC___d17(163u),
    DEF_read_context_kid_CONCAT_7922816251426433759354_ETC___d16(163u),
    DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d74(165u),
    DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d88(165u),
    DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d49(165u),
    DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d63(165u),
    DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d18(165u)
{
  PORT_write_context_ctx.setSize(165u);
  PORT_write_context_ctx.clear();
  PORT_read_context.setSize(165u);
  PORT_read_context.clear();
  symbol_count = 4u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTMU::init_symbols_0()
{
  init_symbol(&symbols[0u], "bank0", SYM_MODULE, &INST_bank0);
  init_symbol(&symbols[1u], "bank1", SYM_MODULE, &INST_bank1);
  init_symbol(&symbols[2u], "read_context", SYM_PORT, &PORT_read_context, 165u);
  init_symbol(&symbols[3u], "write_context_ctx", SYM_PORT, &PORT_write_context_ctx, 165u);
}


/* Rule actions */


/* Methods */

tUWide MOD_mkTMU::METH_read_context(tUInt64 ARG_read_context_kid)
{
  tUInt8 DEF_bank0_sub_read_context_kid_BITS_63_TO_56_BIT_1_ETC___d6;
  tUInt8 DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d9;
  tUInt8 DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BIT_1_ETC___d12;
  tUInt8 DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BIT_164___d10;
  tUInt64 DEF_ctx1_kid__h394;
  tUInt64 DEF_ctx0_kid__h353;
  tUInt8 DEF_addr__h339;
  DEF_addr__h339 = (tUInt8)(ARG_read_context_kid >> 56u);
  DEF_bank1_sub_read_context_kid_BITS_63_TO_56___d7 = INST_bank1.METH_sub(DEF_addr__h339);
  DEF_bank0_sub_read_context_kid_BITS_63_TO_56___d2 = INST_bank0.METH_sub(DEF_addr__h339);
  wop_primExtractWide(163u,
		      165u,
		      DEF_bank1_sub_read_context_kid_BITS_63_TO_56___d7,
		      32u,
		      162u,
		      32u,
		      0u,
		      DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d15);
  DEF_ctx0_kid__h353 = primExtract64(64u,
				     165u,
				     DEF_bank0_sub_read_context_kid_BITS_63_TO_56___d2,
				     32u,
				     162u,
				     32u,
				     99u);
  DEF_ctx1_kid__h394 = primExtract64(64u,
				     165u,
				     DEF_bank1_sub_read_context_kid_BITS_63_TO_56___d7,
				     32u,
				     162u,
				     32u,
				     99u);
  DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BIT_164___d10 = DEF_bank1_sub_read_context_kid_BITS_63_TO_56___d7.get_bits_in_word8(5u,
																   4u,
																   1u);
  DEF_read_context_kid_CONCAT_7922816251426433759354_ETC___d16.set_bits_in_word((tUInt8)(ARG_read_context_kid >> 61u),
										5u,
										0u,
										3u).set_whole_word((tUInt32)(ARG_read_context_kid >> 29u),
												   4u).set_whole_word((((tUInt32)(536870911u & ARG_read_context_kid)) << 3u) | (tUInt32)(UWide_literal_99_h1000000000000000000000000.get_bits_in_word8(3u,
																														       0u,
																														       3u)),
														      3u).set_whole_word(UWide_literal_99_h1000000000000000000000000.get_whole_word(2u),
																	 2u).set_whole_word(UWide_literal_99_h1000000000000000000000000.get_whole_word(1u),
																			    1u).set_whole_word(UWide_literal_99_h1000000000000000000000000.get_whole_word(0u),
																					       0u);
  DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d9 = DEF_ctx1_kid__h394 == ARG_read_context_kid;
  DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BIT_1_ETC___d12 = DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BIT_164___d10 && DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d9;
  DEF_IF_bank1_sub_read_context_kid_BITS_63_TO_56_BI_ETC___d17 = DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BIT_1_ETC___d12 ? DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d15 : DEF_read_context_kid_CONCAT_7922816251426433759354_ETC___d16;
  DEF_bank0_sub_read_context_kid_BITS_63_TO_56_BIT_1_ETC___d6 = DEF_bank0_sub_read_context_kid_BITS_63_TO_56___d2.get_bits_in_word8(5u,
																    4u,
																    1u) && DEF_ctx0_kid__h353 == ARG_read_context_kid;
  DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d18.set_bits_in_word((tUInt8)31u & ((((DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d9 && DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BIT_164___d10) << 4u) | ((DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BIT_1_ETC___d12 && DEF_bank1_sub_read_context_kid_BITS_63_TO_56___d7.get_bits_in_word8(5u,
																																													    3u,
																																													    1u)) << 3u)) | DEF_IF_bank1_sub_read_context_kid_BITS_63_TO_56_BI_ETC___d17.get_bits_in_word8(5u,
																																																									  0u,
																																																									  3u)),
										5u,
										0u,
										5u).set_whole_word(DEF_IF_bank1_sub_read_context_kid_BITS_63_TO_56_BI_ETC___d17.get_whole_word(4u),
												   4u).set_whole_word(DEF_IF_bank1_sub_read_context_kid_BITS_63_TO_56_BI_ETC___d17.get_whole_word(3u),
														      3u).set_whole_word(DEF_IF_bank1_sub_read_context_kid_BITS_63_TO_56_BI_ETC___d17.get_whole_word(2u),
																	 2u).set_whole_word(DEF_IF_bank1_sub_read_context_kid_BITS_63_TO_56_BI_ETC___d17.get_whole_word(1u),
																			    1u).set_whole_word(DEF_IF_bank1_sub_read_context_kid_BITS_63_TO_56_BI_ETC___d17.get_whole_word(0u),
																					       0u);
  PORT_read_context = DEF_bank0_sub_read_context_kid_BITS_63_TO_56_BIT_1_ETC___d6 ? DEF_bank0_sub_read_context_kid_BITS_63_TO_56___d2 : DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d18;
  return PORT_read_context;
}

tUInt8 MOD_mkTMU::METH_RDY_read_context()
{
  tUInt8 DEF_CAN_FIRE_read_context;
  tUInt8 PORT_RDY_read_context;
  DEF_CAN_FIRE_read_context = (tUInt8)1u;
  PORT_RDY_read_context = DEF_CAN_FIRE_read_context;
  return PORT_RDY_read_context;
}

void MOD_mkTMU::METH_write_context(tUInt64 ARG_write_context_kid, tUWide ARG_write_context_ctx)
{
  tUInt8 DEF_NOT_write_context_ctx_BIT_163_9___d21;
  tUInt8 DEF_write_context_ctx_BIT_163___d19;
  tUInt8 DEF_addr__h470;
  PORT_write_context_ctx = ARG_write_context_ctx;
  DEF_addr__h470 = (tUInt8)(ARG_write_context_kid >> 56u);
  DEF_write_context_ctx_BIT_163___d19 = ARG_write_context_ctx.get_bits_in_word8(5u, 3u, 1u);
  DEF_NOT_write_context_ctx_BIT_163_9___d21 = !DEF_write_context_ctx_BIT_163___d19;
  if (DEF_write_context_ctx_BIT_163___d19)
    INST_bank1.METH_upd(DEF_addr__h470, ARG_write_context_ctx);
  if (DEF_NOT_write_context_ctx_BIT_163_9___d21)
    INST_bank0.METH_upd(DEF_addr__h470, ARG_write_context_ctx);
}

tUInt8 MOD_mkTMU::METH_RDY_write_context()
{
  tUInt8 DEF_CAN_FIRE_write_context;
  tUInt8 PORT_RDY_write_context;
  DEF_CAN_FIRE_write_context = (tUInt8)1u;
  PORT_RDY_write_context = DEF_CAN_FIRE_write_context;
  return PORT_RDY_write_context;
}

tUInt8 MOD_mkTMU::METH_check_rx_seq(tUInt64 ARG_check_rx_seq_kid,
				    tUInt32 ARG_check_rx_seq_pkt_tx_seq)
{
  tUInt8 DEF_bank0_sub_check_rx_seq_kid_BITS_63_TO_56_2_3_B_ETC___d30;
  tUInt8 DEF_bank1_sub_check_rx_seq_kid_BITS_63_TO_56_2_1_B_ETC___d38;
  tUInt32 DEF_ctx0_rx_seq_id__h553;
  tUInt32 DEF_ctx1_rx_seq_id__h589;
  tUInt64 DEF_ctx0_kid__h551;
  tUInt64 DEF_ctx1_kid__h587;
  tUInt8 DEF_addr__h537;
  tUInt8 PORT_check_rx_seq;
  DEF_addr__h537 = (tUInt8)(ARG_check_rx_seq_kid >> 56u);
  DEF_bank1_sub_check_rx_seq_kid_BITS_63_TO_56_2___d31 = INST_bank1.METH_sub(DEF_addr__h537);
  DEF_bank0_sub_check_rx_seq_kid_BITS_63_TO_56_2___d23 = INST_bank0.METH_sub(DEF_addr__h537);
  DEF_ctx1_kid__h587 = primExtract64(64u,
				     165u,
				     DEF_bank1_sub_check_rx_seq_kid_BITS_63_TO_56_2___d31,
				     32u,
				     162u,
				     32u,
				     99u);
  DEF_ctx0_kid__h551 = primExtract64(64u,
				     165u,
				     DEF_bank0_sub_check_rx_seq_kid_BITS_63_TO_56_2___d23,
				     32u,
				     162u,
				     32u,
				     99u);
  DEF_ctx1_rx_seq_id__h589 = DEF_bank1_sub_check_rx_seq_kid_BITS_63_TO_56_2___d31.get_whole_word(2u);
  DEF_ctx0_rx_seq_id__h553 = DEF_bank0_sub_check_rx_seq_kid_BITS_63_TO_56_2___d23.get_whole_word(2u);
  DEF_bank1_sub_check_rx_seq_kid_BITS_63_TO_56_2_1_B_ETC___d38 = (DEF_bank1_sub_check_rx_seq_kid_BITS_63_TO_56_2___d31.get_bits_in_word8(5u,
																	 4u,
																	 1u) && DEF_ctx1_kid__h587 == ARG_check_rx_seq_kid) && DEF_ctx1_rx_seq_id__h589 == ARG_check_rx_seq_pkt_tx_seq;
  DEF_bank0_sub_check_rx_seq_kid_BITS_63_TO_56_2_3_B_ETC___d30 = (DEF_bank0_sub_check_rx_seq_kid_BITS_63_TO_56_2___d23.get_bits_in_word8(5u,
																	 4u,
																	 1u) && DEF_ctx0_kid__h551 == ARG_check_rx_seq_kid) && DEF_ctx0_rx_seq_id__h553 == ARG_check_rx_seq_pkt_tx_seq;
  PORT_check_rx_seq = DEF_bank0_sub_check_rx_seq_kid_BITS_63_TO_56_2_3_B_ETC___d30 || DEF_bank1_sub_check_rx_seq_kid_BITS_63_TO_56_2_1_B_ETC___d38;
  return PORT_check_rx_seq;
}

tUInt8 MOD_mkTMU::METH_RDY_check_rx_seq()
{
  tUInt8 DEF_CAN_FIRE_check_rx_seq;
  tUInt8 PORT_RDY_check_rx_seq;
  DEF_CAN_FIRE_check_rx_seq = (tUInt8)1u;
  PORT_RDY_check_rx_seq = DEF_CAN_FIRE_check_rx_seq;
  return PORT_RDY_check_rx_seq;
}

void MOD_mkTMU::METH_update_rx_seq(tUInt64 ARG_update_rx_seq_kid)
{
  tUInt32 DEF_x__h737;
  tUInt32 DEF_x__h714;
  tUInt8 DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d44;
  tUInt8 DEF_NOT_bank0_sub_update_rx_seq_kid_BITS_63_TO_56__ETC___d58;
  tUInt8 DEF_update_rx_seq_kid_EQ_bank0_sub_update_rx_seq_k_ETC___d43;
  tUInt8 DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d41;
  tUInt32 DEF_ctx0_rx_seq_id__h635;
  tUInt32 DEF_ctx1_rx_seq_id__h672;
  tUInt64 DEF_y__h649;
  tUInt64 DEF_y__h678;
  tUInt8 DEF_addr__h621;
  DEF_addr__h621 = (tUInt8)(ARG_update_rx_seq_kid >> 56u);
  DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9___d53 = INST_bank1.METH_sub(DEF_addr__h621);
  DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9___d40 = INST_bank0.METH_sub(DEF_addr__h621);
  wop_primExtractWide(69u,
		      165u,
		      DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9___d53,
		      32u,
		      164u,
		      32u,
		      96u,
		      DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d59);
  wop_primExtractWide(69u,
		      165u,
		      DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9___d40,
		      32u,
		      164u,
		      32u,
		      96u,
		      DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d45);
  DEF_y__h678 = primExtract64(64u,
			      165u,
			      DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9___d53,
			      32u,
			      162u,
			      32u,
			      99u);
  DEF_y__h649 = primExtract64(64u,
			      165u,
			      DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9___d40,
			      32u,
			      162u,
			      32u,
			      99u);
  DEF_ctx1_rx_seq_id__h672 = DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9___d53.get_whole_word(2u);
  DEF_ctx0_rx_seq_id__h635 = DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9___d40.get_whole_word(2u);
  DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d41 = DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9___d40.get_bits_in_word8(5u,
																	 4u,
																	 1u);
  DEF_update_rx_seq_kid_EQ_bank0_sub_update_rx_seq_k_ETC___d43 = ARG_update_rx_seq_kid == DEF_y__h649;
  DEF_NOT_bank0_sub_update_rx_seq_kid_BITS_63_TO_56__ETC___d58 = (!DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d41 || !DEF_update_rx_seq_kid_EQ_bank0_sub_update_rx_seq_k_ETC___d43) && (DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9___d53.get_bits_in_word8(5u,
																																	      4u,
																																	      1u) && ARG_update_rx_seq_kid == DEF_y__h678);
  DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d44 = DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d41 && DEF_update_rx_seq_kid_EQ_bank0_sub_update_rx_seq_k_ETC___d43;
  DEF_x__h714 = DEF_ctx0_rx_seq_id__h635 + 1u;
  DEF_x__h737 = DEF_ctx1_rx_seq_id__h672 + 1u;
  DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d49.set_bits_in_word(DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d45.get_bits_in_word8(2u,
																			       0u,
																			       5u),
										5u,
										0u,
										5u).set_whole_word(DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d45.get_whole_word(1u),
												   4u).build_concat(bs_wide_tmp(96u).set_whole_word(DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d45.get_whole_word(0u),
																		    2u).set_whole_word(DEF_x__h714,
																				       1u).set_whole_word(DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9___d40.get_whole_word(1u),
																							  0u),
														    32u,
														    96u).set_whole_word(DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9___d40.get_whole_word(0u),
																	0u);
  DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d63.set_bits_in_word(DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d59.get_bits_in_word8(2u,
																			       0u,
																			       5u),
										5u,
										0u,
										5u).set_whole_word(DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d59.get_whole_word(1u),
												   4u).build_concat(bs_wide_tmp(96u).set_whole_word(DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d59.get_whole_word(0u),
																		    2u).set_whole_word(DEF_x__h737,
																				       1u).set_whole_word(DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9___d53.get_whole_word(1u),
																							  0u),
														    32u,
														    96u).set_whole_word(DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9___d53.get_whole_word(0u),
																	0u);
  if (DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d44)
    INST_bank0.METH_upd(DEF_addr__h621, DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d49);
  if (DEF_NOT_bank0_sub_update_rx_seq_kid_BITS_63_TO_56__ETC___d58)
    INST_bank1.METH_upd(DEF_addr__h621, DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d63);
}

tUInt8 MOD_mkTMU::METH_RDY_update_rx_seq()
{
  tUInt8 DEF_CAN_FIRE_update_rx_seq;
  tUInt8 PORT_RDY_update_rx_seq;
  DEF_CAN_FIRE_update_rx_seq = (tUInt8)1u;
  PORT_RDY_update_rx_seq = DEF_CAN_FIRE_update_rx_seq;
  return PORT_RDY_update_rx_seq;
}

tUInt32 MOD_mkTMU::METH_get_and_inc_tx_seq(tUInt64 ARG_get_and_inc_tx_seq_kid)
{
  tUInt32 DEF_x__h857;
  tUInt32 DEF_x__h955;
  tUInt8 DEF_NOT_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_T_ETC___d83;
  tUInt8 DEF_get_and_inc_tx_seq_kid_EQ_bank0_sub_get_and_in_ETC___d68;
  tUInt8 DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d82;
  tUInt32 DEF_y_avValue_snd_snd__h1007;
  tUInt8 DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d66;
  tUInt32 DEF_x__h860;
  tUInt32 DEF_current_tx___1__h812;
  tUInt32 DEF_x__h958;
  tUInt32 DEF_current_tx___1__h913;
  tUInt64 DEF_y__h795;
  tUInt64 DEF_y__h896;
  tUInt8 DEF_addr__h759;
  tUInt8 DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d69;
  tUInt32 PORT_get_and_inc_tx_seq;
  DEF_addr__h759 = (tUInt8)(ARG_get_and_inc_tx_seq_kid >> 56u);
  DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d78 = INST_bank1.METH_sub(DEF_addr__h759);
  DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d65 = INST_bank0.METH_sub(DEF_addr__h759);
  wop_primExtractWide(101u,
		      165u,
		      DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d78,
		      32u,
		      164u,
		      32u,
		      64u,
		      DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d84);
  wop_primExtractWide(101u,
		      165u,
		      DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d65,
		      32u,
		      164u,
		      32u,
		      64u,
		      DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d70);
  DEF_y__h896 = primExtract64(64u,
			      165u,
			      DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d78,
			      32u,
			      162u,
			      32u,
			      99u);
  DEF_y__h795 = primExtract64(64u,
			      165u,
			      DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d65,
			      32u,
			      162u,
			      32u,
			      99u);
  DEF_x__h958 = DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d78.get_whole_word(0u);
  DEF_current_tx___1__h913 = DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d78.get_whole_word(1u);
  DEF_current_tx___1__h812 = DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d65.get_whole_word(1u);
  DEF_x__h860 = DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d65.get_whole_word(0u);
  DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d66 = DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d65.get_bits_in_word8(5u,
																	      4u,
																	      1u);
  DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d82 = DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d78.get_bits_in_word8(5u,
																	      4u,
																	      1u) && ARG_get_and_inc_tx_seq_kid == DEF_y__h896;
  DEF_y_avValue_snd_snd__h1007 = DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d82 ? DEF_current_tx___1__h913 : 0u;
  DEF_get_and_inc_tx_seq_kid_EQ_bank0_sub_get_and_in_ETC___d68 = ARG_get_and_inc_tx_seq_kid == DEF_y__h795;
  DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d69 = DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d66 && DEF_get_and_inc_tx_seq_kid_EQ_bank0_sub_get_and_in_ETC___d68;
  PORT_get_and_inc_tx_seq = DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d69 ? DEF_current_tx___1__h812 : DEF_y_avValue_snd_snd__h1007;
  DEF_NOT_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_T_ETC___d83 = (!DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d66 || !DEF_get_and_inc_tx_seq_kid_EQ_bank0_sub_get_and_in_ETC___d68) && DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d82;
  DEF_x__h955 = DEF_current_tx___1__h913 + 1u;
  DEF_x__h857 = DEF_current_tx___1__h812 + 1u;
  DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d74.set_bits_in_word(DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d70.get_bits_in_word8(3u,
																			       0u,
																			       5u),
										5u,
										0u,
										5u).set_whole_word(DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d70.get_whole_word(2u),
												   4u).set_whole_word(DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d70.get_whole_word(1u),
														      3u).build_concat(bs_wide_tmp(96u).set_whole_word(DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d70.get_whole_word(0u),
																				       2u).set_whole_word(DEF_x__h857,
																							  1u).set_whole_word(DEF_x__h860,
																									     0u),
																       0u,
																       96u);
  DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d88.set_bits_in_word(DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d84.get_bits_in_word8(3u,
																			       0u,
																			       5u),
										5u,
										0u,
										5u).set_whole_word(DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d84.get_whole_word(2u),
												   4u).set_whole_word(DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d84.get_whole_word(1u),
														      3u).build_concat(bs_wide_tmp(96u).set_whole_word(DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d84.get_whole_word(0u),
																				       2u).set_whole_word(DEF_x__h955,
																							  1u).set_whole_word(DEF_x__h958,
																									     0u),
																       0u,
																       96u);
  if (DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d69)
    INST_bank0.METH_upd(DEF_addr__h759, DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d74);
  if (DEF_NOT_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_T_ETC___d83)
    INST_bank1.METH_upd(DEF_addr__h759, DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d88);
  return PORT_get_and_inc_tx_seq;
}

tUInt8 MOD_mkTMU::METH_RDY_get_and_inc_tx_seq()
{
  tUInt8 DEF_CAN_FIRE_get_and_inc_tx_seq;
  tUInt8 PORT_RDY_get_and_inc_tx_seq;
  DEF_CAN_FIRE_get_and_inc_tx_seq = (tUInt8)1u;
  PORT_RDY_get_and_inc_tx_seq = DEF_CAN_FIRE_get_and_inc_tx_seq;
  return PORT_RDY_get_and_inc_tx_seq;
}


/* Reset routines */

void MOD_mkTMU::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTMU::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTMU::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_bank0.dump_state(indent + 2u);
  INST_bank1.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTMU::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 25u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_bank1_sub_read_context_kid_BITS_63_TO_56_BI_ETC___d17", 163u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bank0_sub_check_rx_seq_kid_BITS_63_TO_56_2___d23", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d65", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d70", 101u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d74", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bank0_sub_read_context_kid_BITS_63_TO_56___d2", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d45", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d49", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9___d40", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bank1_sub_check_rx_seq_kid_BITS_63_TO_56_2___d31", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d78", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d84", 101u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d88", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d15", 163u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d18", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bank1_sub_read_context_kid_BITS_63_TO_56___d7", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d59", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d63", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9___d53", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "read_context_kid_CONCAT_7922816251426433759354_ETC___d16", 163u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "read_context", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "write_context_ctx", 165u);
  num = INST_bank0.dump_VCD_defs(num);
  num = INST_bank1.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTMU::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTMU &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTMU::vcd_defs(tVCDDumpType dt, MOD_mkTMU &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 163u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 101u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 101u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 163u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 163u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 165u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_bank1_sub_read_context_kid_BITS_63_TO_56_BI_ETC___d17) != DEF_IF_bank1_sub_read_context_kid_BITS_63_TO_56_BI_ETC___d17)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_bank1_sub_read_context_kid_BITS_63_TO_56_BI_ETC___d17, 163u);
	backing.DEF_IF_bank1_sub_read_context_kid_BITS_63_TO_56_BI_ETC___d17 = DEF_IF_bank1_sub_read_context_kid_BITS_63_TO_56_BI_ETC___d17;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_bank0_sub_check_rx_seq_kid_BITS_63_TO_56_2___d23) != DEF_bank0_sub_check_rx_seq_kid_BITS_63_TO_56_2___d23)
      {
	vcd_write_val(sim_hdl, num, DEF_bank0_sub_check_rx_seq_kid_BITS_63_TO_56_2___d23, 165u);
	backing.DEF_bank0_sub_check_rx_seq_kid_BITS_63_TO_56_2___d23 = DEF_bank0_sub_check_rx_seq_kid_BITS_63_TO_56_2___d23;
      }
      ++num;
      if ((backing.DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d65) != DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d65)
      {
	vcd_write_val(sim_hdl, num, DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d65, 165u);
	backing.DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d65 = DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d65;
      }
      ++num;
      if ((backing.DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d70) != DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d70)
      {
	vcd_write_val(sim_hdl, num, DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d70, 101u);
	backing.DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d70 = DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d70;
      }
      ++num;
      if ((backing.DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d74) != DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d74)
      {
	vcd_write_val(sim_hdl, num, DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d74, 165u);
	backing.DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d74 = DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d74;
      }
      ++num;
      if ((backing.DEF_bank0_sub_read_context_kid_BITS_63_TO_56___d2) != DEF_bank0_sub_read_context_kid_BITS_63_TO_56___d2)
      {
	vcd_write_val(sim_hdl, num, DEF_bank0_sub_read_context_kid_BITS_63_TO_56___d2, 165u);
	backing.DEF_bank0_sub_read_context_kid_BITS_63_TO_56___d2 = DEF_bank0_sub_read_context_kid_BITS_63_TO_56___d2;
      }
      ++num;
      if ((backing.DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d45) != DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d45)
      {
	vcd_write_val(sim_hdl, num, DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d45, 69u);
	backing.DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d45 = DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d45;
      }
      ++num;
      if ((backing.DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d49) != DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d49)
      {
	vcd_write_val(sim_hdl, num, DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d49, 165u);
	backing.DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d49 = DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d49;
      }
      ++num;
      if ((backing.DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9___d40) != DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9___d40)
      {
	vcd_write_val(sim_hdl, num, DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9___d40, 165u);
	backing.DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9___d40 = DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9___d40;
      }
      ++num;
      if ((backing.DEF_bank1_sub_check_rx_seq_kid_BITS_63_TO_56_2___d31) != DEF_bank1_sub_check_rx_seq_kid_BITS_63_TO_56_2___d31)
      {
	vcd_write_val(sim_hdl, num, DEF_bank1_sub_check_rx_seq_kid_BITS_63_TO_56_2___d31, 165u);
	backing.DEF_bank1_sub_check_rx_seq_kid_BITS_63_TO_56_2___d31 = DEF_bank1_sub_check_rx_seq_kid_BITS_63_TO_56_2___d31;
      }
      ++num;
      if ((backing.DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d78) != DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d78)
      {
	vcd_write_val(sim_hdl, num, DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d78, 165u);
	backing.DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d78 = DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d78;
      }
      ++num;
      if ((backing.DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d84) != DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d84)
      {
	vcd_write_val(sim_hdl, num, DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d84, 101u);
	backing.DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d84 = DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d84;
      }
      ++num;
      if ((backing.DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d88) != DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d88)
      {
	vcd_write_val(sim_hdl, num, DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d88, 165u);
	backing.DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d88 = DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d88;
      }
      ++num;
      if ((backing.DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d15) != DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d15)
      {
	vcd_write_val(sim_hdl, num, DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d15, 163u);
	backing.DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d15 = DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d15;
      }
      ++num;
      if ((backing.DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d18) != DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d18)
      {
	vcd_write_val(sim_hdl, num, DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d18, 165u);
	backing.DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d18 = DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d18;
      }
      ++num;
      if ((backing.DEF_bank1_sub_read_context_kid_BITS_63_TO_56___d7) != DEF_bank1_sub_read_context_kid_BITS_63_TO_56___d7)
      {
	vcd_write_val(sim_hdl, num, DEF_bank1_sub_read_context_kid_BITS_63_TO_56___d7, 165u);
	backing.DEF_bank1_sub_read_context_kid_BITS_63_TO_56___d7 = DEF_bank1_sub_read_context_kid_BITS_63_TO_56___d7;
      }
      ++num;
      if ((backing.DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d59) != DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d59)
      {
	vcd_write_val(sim_hdl, num, DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d59, 69u);
	backing.DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d59 = DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d59;
      }
      ++num;
      if ((backing.DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d63) != DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d63)
      {
	vcd_write_val(sim_hdl, num, DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d63, 165u);
	backing.DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d63 = DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d63;
      }
      ++num;
      if ((backing.DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9___d53) != DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9___d53)
      {
	vcd_write_val(sim_hdl, num, DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9___d53, 165u);
	backing.DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9___d53 = DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9___d53;
      }
      ++num;
      if ((backing.DEF_read_context_kid_CONCAT_7922816251426433759354_ETC___d16) != DEF_read_context_kid_CONCAT_7922816251426433759354_ETC___d16)
      {
	vcd_write_val(sim_hdl, num, DEF_read_context_kid_CONCAT_7922816251426433759354_ETC___d16, 163u);
	backing.DEF_read_context_kid_CONCAT_7922816251426433759354_ETC___d16 = DEF_read_context_kid_CONCAT_7922816251426433759354_ETC___d16;
      }
      ++num;
      if ((backing.PORT_read_context) != PORT_read_context)
      {
	vcd_write_val(sim_hdl, num, PORT_read_context, 165u);
	backing.PORT_read_context = PORT_read_context;
      }
      ++num;
      if ((backing.PORT_write_context_ctx) != PORT_write_context_ctx)
      {
	vcd_write_val(sim_hdl, num, PORT_write_context_ctx, 165u);
	backing.PORT_write_context_ctx = PORT_write_context_ctx;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_bank1_sub_read_context_kid_BITS_63_TO_56_BI_ETC___d17, 163u);
      backing.DEF_IF_bank1_sub_read_context_kid_BITS_63_TO_56_BI_ETC___d17 = DEF_IF_bank1_sub_read_context_kid_BITS_63_TO_56_BI_ETC___d17;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_bank0_sub_check_rx_seq_kid_BITS_63_TO_56_2___d23, 165u);
      backing.DEF_bank0_sub_check_rx_seq_kid_BITS_63_TO_56_2___d23 = DEF_bank0_sub_check_rx_seq_kid_BITS_63_TO_56_2___d23;
      vcd_write_val(sim_hdl, num++, DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d65, 165u);
      backing.DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d65 = DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d65;
      vcd_write_val(sim_hdl, num++, DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d70, 101u);
      backing.DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d70 = DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d70;
      vcd_write_val(sim_hdl, num++, DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d74, 165u);
      backing.DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d74 = DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d74;
      vcd_write_val(sim_hdl, num++, DEF_bank0_sub_read_context_kid_BITS_63_TO_56___d2, 165u);
      backing.DEF_bank0_sub_read_context_kid_BITS_63_TO_56___d2 = DEF_bank0_sub_read_context_kid_BITS_63_TO_56___d2;
      vcd_write_val(sim_hdl, num++, DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d45, 69u);
      backing.DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d45 = DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d45;
      vcd_write_val(sim_hdl, num++, DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d49, 165u);
      backing.DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d49 = DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d49;
      vcd_write_val(sim_hdl, num++, DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9___d40, 165u);
      backing.DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9___d40 = DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9___d40;
      vcd_write_val(sim_hdl, num++, DEF_bank1_sub_check_rx_seq_kid_BITS_63_TO_56_2___d31, 165u);
      backing.DEF_bank1_sub_check_rx_seq_kid_BITS_63_TO_56_2___d31 = DEF_bank1_sub_check_rx_seq_kid_BITS_63_TO_56_2___d31;
      vcd_write_val(sim_hdl, num++, DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d78, 165u);
      backing.DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d78 = DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d78;
      vcd_write_val(sim_hdl, num++, DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d84, 101u);
      backing.DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d84 = DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d84;
      vcd_write_val(sim_hdl, num++, DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d88, 165u);
      backing.DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d88 = DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d88;
      vcd_write_val(sim_hdl, num++, DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d15, 163u);
      backing.DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d15 = DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d15;
      vcd_write_val(sim_hdl, num++, DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d18, 165u);
      backing.DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d18 = DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d18;
      vcd_write_val(sim_hdl, num++, DEF_bank1_sub_read_context_kid_BITS_63_TO_56___d7, 165u);
      backing.DEF_bank1_sub_read_context_kid_BITS_63_TO_56___d7 = DEF_bank1_sub_read_context_kid_BITS_63_TO_56___d7;
      vcd_write_val(sim_hdl, num++, DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d59, 69u);
      backing.DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d59 = DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d59;
      vcd_write_val(sim_hdl, num++, DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d63, 165u);
      backing.DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d63 = DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d63;
      vcd_write_val(sim_hdl, num++, DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9___d53, 165u);
      backing.DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9___d53 = DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9___d53;
      vcd_write_val(sim_hdl, num++, DEF_read_context_kid_CONCAT_7922816251426433759354_ETC___d16, 163u);
      backing.DEF_read_context_kid_CONCAT_7922816251426433759354_ETC___d16 = DEF_read_context_kid_CONCAT_7922816251426433759354_ETC___d16;
      vcd_write_val(sim_hdl, num++, PORT_read_context, 165u);
      backing.PORT_read_context = PORT_read_context;
      vcd_write_val(sim_hdl, num++, PORT_write_context_ctx, 165u);
      backing.PORT_write_context_ctx = PORT_write_context_ctx;
    }
}

void MOD_mkTMU::vcd_prims(tVCDDumpType dt, MOD_mkTMU &backing)
{
  INST_bank0.dump_VCD(dt, backing.INST_bank0);
  INST_bank1.dump_VCD(dt, backing.INST_bank1);
}
