Command: vcs -timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all \
-y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l \
vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a \
+define+RTL +define+SAMPLE +notimingchecks
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue Mar 25 17:42:01 2025

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TESTBED.v'
Parsing included file 'PATTERN.v'.
Back to file 'TESTBED.v'.
Parsing included file 'DESIGN.v'.
Back to file 'TESTBED.v'.
Top Level Modules:
       TESTBED
TimeScale is 1 ns / 10 ps

Error-[PCTM] Port connection type mismatch
TESTBED.v, 75
"DESIGN #(DATA_LANE_COUNT, DATA_WIDTH, , , , , , , ) u_DESIGN( .clk (clk),  .rst (rst),  .enable (enable),  .d_p (d_p),  .d_n (d_n),  .clk_p (clk_p),  .clk_n (clk_n),  .data_out (data_out),  .data_valid (data_valid),  .frame_start (frame_start),  .frame_end (frame_end),  .error_flag (error_flag));"
  The following expression is illegally connected to port "d_p" of module 
  "DESIGN", instance "u_DESIGN". The type of the port does not match that of 
  the port connect.
  	Expression:  logic [(DATA_LANE_COUNT - 1):0] d_p;
  	Declared at: "TESTBED.v", 33
  	Port:        wire d_p[(DATA_LANE_COUNT - 1):0];
  	Declared at: "DESIGN.v", 10


Error-[PCTM] Port connection type mismatch
TESTBED.v, 75
"DESIGN #(DATA_LANE_COUNT, DATA_WIDTH, , , , , , , ) u_DESIGN( .clk (clk),  .rst (rst),  .enable (enable),  .d_p (d_p),  .d_n (d_n),  .clk_p (clk_p),  .clk_n (clk_n),  .data_out (data_out),  .data_valid (data_valid),  .frame_start (frame_start),  .frame_end (frame_end),  .error_flag (error_flag));"
  The following expression is illegally connected to port "d_n" of module 
  "DESIGN", instance "u_DESIGN". The type of the port does not match that of 
  the port connect.
  	Expression:  logic [(DATA_LANE_COUNT - 1):0] d_n;
  	Declared at: "TESTBED.v", 34
  	Port:        wire d_n[(DATA_LANE_COUNT - 1):0];
  	Declared at: "DESIGN.v", 11

2 errors
CPU time: .222 seconds to compile
