// Seed: 4216252411
module module_0;
  parameter id_1 = id_1 !== id_1;
  uwire id_2, id_3;
  always if (id_3) id_2 = id_1;
  assign id_2 = 1'b0;
  assign id_2 = id_1.id_3;
  assign id_2 = 1;
  assign id_2 = 1;
  tri0 id_4;
  assign id_2.id_4 = -1 == -1;
  parameter id_5 = ~1'b0;
endmodule
module module_1 (
    input tri id_0
);
  wire id_2;
  id_3(
      .id_0(1), .id_1(-1)
  );
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
