# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 271/Projects/lab5 {C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/winner.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:14 on Dec 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 271/Projects/lab5" C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/winner.sv 
# -- Compiling module winner
# -- Compiling module winner_testbench
# 
# Top level modules:
# 	winner_testbench
# End time: 17:14:14 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 271/Projects/lab5 {C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/LFSR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:14 on Dec 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 271/Projects/lab5" C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/LFSR.sv 
# -- Compiling module LFSR
# -- Compiling module LFSR_testbench
# 
# Top level modules:
# 	LFSR_testbench
# End time: 17:14:14 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 271/Projects/lab5 {C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:14 on Dec 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 271/Projects/lab5" C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# ** Warning: C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/DE1_SoC.sv(146): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 17:14:14 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 271/Projects/lab5 {C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/doubleFlipFlop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:15 on Dec 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 271/Projects/lab5" C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/doubleFlipFlop.sv 
# -- Compiling module doubleFlipFlop
# -- Compiling module doubleFlipFlop_testbench
# 
# Top level modules:
# 	doubleFlipFlop_testbench
# End time: 17:14:15 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 271/Projects/lab5 {C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/userInput.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:15 on Dec 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 271/Projects/lab5" C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/userInput.sv 
# -- Compiling module userInput
# -- Compiling module userInput_testbench
# 
# Top level modules:
# 	userInput_testbench
# End time: 17:14:15 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 271/Projects/lab5 {C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/centerLight.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:15 on Dec 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 271/Projects/lab5" C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/centerLight.sv 
# -- Compiling module centerLight
# -- Compiling module centerLight_testbench
# 
# Top level modules:
# 	centerLight_testbench
# End time: 17:14:15 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 271/Projects/lab5 {C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/normalLight.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:15 on Dec 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 271/Projects/lab5" C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/normalLight.sv 
# -- Compiling module normalLight
# -- Compiling module normalLight_testbench
# 
# Top level modules:
# 	normalLight_testbench
# End time: 17:14:15 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 271/Projects/lab5 {C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/comparator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:15 on Dec 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 271/Projects/lab5" C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/comparator.sv 
# -- Compiling module comparator
# -- Compiling module comparator_testbench
# 
# Top level modules:
# 	comparator_testbench
# End time: 17:14:15 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 271/Projects/lab5 {C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/clock_divider.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:15 on Dec 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 271/Projects/lab5" C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/clock_divider.sv 
# -- Compiling module clock_divider
# -- Compiling module clock_divider_testbench
# 
# Top level modules:
# 	clock_divider_testbench
# End time: 17:14:15 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 271/Projects/lab5 {C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/compButton.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:15 on Dec 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 271/Projects/lab5" C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/compButton.sv 
# -- Compiling module compButton
# -- Compiling module compButton_testbench
# 
# Top level modules:
# 	compButton_testbench
# End time: 17:14:15 on Dec 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.DE1_SoC_testbench
# vsim work.DE1_SoC_testbench 
# Start time: 17:18:01 on Dec 02,2022
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.doubleFlipFlop
# Loading work.userInput
# Loading work.normalLight
# Loading work.centerLight
# Loading work.LFSR
# Loading work.compButton
# Loading work.comparator
# Loading work.winner
add wave -position end  sim:/DE1_SoC_testbench/CLOCK_50
add wave -position end  sim:/DE1_SoC_testbench/HEX0
add wave -position end  sim:/DE1_SoC_testbench/HEX5
add wave -position end  sim:/DE1_SoC_testbench/KEY[0]
add wave -position end  sim:/DE1_SoC_testbench/LEDR
add wave -position end  sim:/DE1_SoC_testbench/SW
run -all
# ** Note: $stop    : C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/DE1_SoC.sv(156)
#    Time: 5450 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/DE1_SoC.sv line 156
vsim work.normalLight_testbench
# End time: 17:22:43 on Dec 02,2022, Elapsed time: 0:04:42
# Errors: 0, Warnings: 0
# vsim work.normalLight_testbench 
# Start time: 17:22:43 on Dec 02,2022
# Loading sv_std.std
# Loading work.normalLight_testbench
# Loading work.normalLight
# ** Warning: (vsim-3017) C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/normalLight.sv(53): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /normalLight_testbench/dut File: C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/normalLight.sv
# ** Warning: (vsim-3722) C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/normalLight.sv(53): [TFMPC] - Missing connection for port 'restart'.
add wave -position end  sim:/normalLight_testbench/CLOCK_PERIOD
add wave -position end  sim:/normalLight_testbench/L
add wave -position end  sim:/normalLight_testbench/R
add wave -position 1  sim:/normalLight_testbench/clk
add wave -position end  sim:/normalLight_testbench/NL
add wave -position end  sim:/normalLight_testbench/NR
add wave -position end  sim:/normalLight_testbench/lightOn
add wave -position end  sim:/normalLight_testbench/reset
run -all
# ** Note: $stop    : C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/normalLight.sv(102)
#    Time: 3650 ps  Iteration: 1  Instance: /normalLight_testbench
# Break in Module normalLight_testbench at C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/normalLight.sv line 102
vsim work.userInput_testbench
# End time: 17:24:15 on Dec 02,2022, Elapsed time: 0:01:32
# Errors: 0, Warnings: 2
# vsim work.userInput_testbench 
# Start time: 17:24:15 on Dec 02,2022
# Loading sv_std.std
# Loading work.userInput_testbench
# Loading work.userInput
add wave -position end  sim:/userInput_testbench/CLOCK_PERIOD
add wave -position end  sim:/userInput_testbench/clk
add wave -position end  sim:/userInput_testbench/button
add wave -position end  sim:/userInput_testbench/out
add wave -position end  sim:/userInput_testbench/reset
run -all
# ** Note: $stop    : C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/userInput.sv(78)
#    Time: 2350 ps  Iteration: 1  Instance: /userInput_testbench
# Break in Module userInput_testbench at C:/Users/egeen/Desktop/School/EE 271/Projects/lab5/userInput.sv line 78
# End time: 17:27:21 on Dec 02,2022, Elapsed time: 0:03:06
# Errors: 0, Warnings: 0
