Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Mar 12 14:50:27 2024
| Host         : StaaBuG15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ram532_timing_summary_routed.rpt -pb ram532_timing_summary_routed.pb -rpx ram532_timing_summary_routed.rpx -warn_on_violation
| Design       : ram532
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 57 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.377        0.000                      0                   64        0.576        0.000                      0                   64        2.000        0.000                       0                  8256  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.377        0.000                      0                   64        0.576        0.000                      0                   64        2.000        0.000                       0                  8256  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.576ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 RAM_reg[99][28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rdata_0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.725ns (37.478%)  route 2.878ns (62.522%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.973     0.973    clk
    SLICE_X23Y32         FDRE                                         r  RAM_reg[99][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  RAM_reg[99][28]/Q
                         net (fo=2, routed)           1.105     2.497    RAM_reg_n_0_[99][28]
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.299     2.796 r  rdata_0[28]_i_76/O
                         net (fo=1, routed)           0.000     2.796    rdata_0[28]_i_76_n_0
    SLICE_X19Y33         MUXF7 (Prop_muxf7_I0_O)      0.238     3.034 r  rdata_0_reg[28]_i_34/O
                         net (fo=1, routed)           0.000     3.034    rdata_0_reg[28]_i_34_n_0
    SLICE_X19Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     3.138 r  rdata_0_reg[28]_i_13/O
                         net (fo=1, routed)           1.773     4.911    rdata_0_reg[28]_i_13_n_0
    SLICE_X45Y51         LUT6 (Prop_lut6_I1_O)        0.316     5.227 r  rdata_0[28]_i_5/O
                         net (fo=1, routed)           0.000     5.227    rdata_0[28]_i_5_n_0
    SLICE_X45Y51         MUXF7 (Prop_muxf7_I1_O)      0.245     5.472 r  rdata_0_reg[28]_i_2/O
                         net (fo=1, routed)           0.000     5.472    rdata_0_reg[28]_i_2_n_0
    SLICE_X45Y51         MUXF8 (Prop_muxf8_I0_O)      0.104     5.576 r  rdata_0_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     5.576    RAM[28]
    SLICE_X45Y51         FDRE                                         r  rdata_0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=8255, unset)         0.924     5.924    clk
    SLICE_X45Y51         FDRE                                         r  rdata_0_reg[28]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X45Y51         FDRE (Setup_fdre_C_D)        0.064     5.953    rdata_0_reg[28]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 RAM_reg[110][27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rdata_0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.556ns (33.889%)  route 3.035ns (66.111%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.973     0.973    clk
    SLICE_X19Y32         FDRE                                         r  RAM_reg[110][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  RAM_reg[110][27]/Q
                         net (fo=2, routed)           1.099     2.528    RAM_reg_n_0_[110][27]
    SLICE_X21Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.652 r  rdata_0[27]_i_79/O
                         net (fo=1, routed)           0.000     2.652    rdata_0[27]_i_79_n_0
    SLICE_X21Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     2.869 r  rdata_0_reg[27]_i_35/O
                         net (fo=1, routed)           0.000     2.869    rdata_0_reg[27]_i_35_n_0
    SLICE_X21Y33         MUXF8 (Prop_muxf8_I1_O)      0.094     2.963 r  rdata_0_reg[27]_i_13/O
                         net (fo=1, routed)           1.937     4.899    rdata_0_reg[27]_i_13_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I1_O)        0.316     5.215 r  rdata_0[27]_i_5/O
                         net (fo=1, routed)           0.000     5.215    rdata_0[27]_i_5_n_0
    SLICE_X29Y58         MUXF7 (Prop_muxf7_I1_O)      0.245     5.460 r  rdata_0_reg[27]_i_2/O
                         net (fo=1, routed)           0.000     5.460    rdata_0_reg[27]_i_2_n_0
    SLICE_X29Y58         MUXF8 (Prop_muxf8_I0_O)      0.104     5.564 r  rdata_0_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     5.564    RAM[27]
    SLICE_X29Y58         FDRE                                         r  rdata_0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=8255, unset)         0.924     5.924    clk
    SLICE_X29Y58         FDRE                                         r  rdata_0_reg[27]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X29Y58         FDRE (Setup_fdre_C_D)        0.064     5.953    rdata_0_reg[27]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 RAM_reg[143][30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rdata_0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.504ns (32.528%)  route 3.120ns (67.472%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.973     0.973    clk
    SLICE_X15Y25         FDRE                                         r  RAM_reg[143][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  RAM_reg[143][30]/Q
                         net (fo=2, routed)           1.136     2.565    RAM_reg_n_0_[143][30]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.124     2.689 r  rdata_0[30]_i_103/O
                         net (fo=1, routed)           0.000     2.689    rdata_0[30]_i_103_n_0
    SLICE_X13Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     2.906 r  rdata_0_reg[30]_i_47/O
                         net (fo=1, routed)           0.000     2.906    rdata_0_reg[30]_i_47_n_0
    SLICE_X13Y26         MUXF8 (Prop_muxf8_I1_O)      0.094     3.000 r  rdata_0_reg[30]_i_19/O
                         net (fo=1, routed)           1.983     4.984    rdata_0_reg[30]_i_19_n_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I5_O)        0.316     5.300 r  rdata_0[30]_i_6/O
                         net (fo=1, routed)           0.000     5.300    rdata_0[30]_i_6_n_0
    SLICE_X8Y62          MUXF7 (Prop_muxf7_I0_O)      0.209     5.509 r  rdata_0_reg[30]_i_3/O
                         net (fo=1, routed)           0.000     5.509    rdata_0_reg[30]_i_3_n_0
    SLICE_X8Y62          MUXF8 (Prop_muxf8_I1_O)      0.088     5.597 r  rdata_0_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     5.597    RAM[30]
    SLICE_X8Y62          FDRE                                         r  rdata_0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=8255, unset)         0.924     5.924    clk
    SLICE_X8Y62          FDRE                                         r  rdata_0_reg[30]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X8Y62          FDRE (Setup_fdre_C_D)        0.113     6.002    rdata_0_reg[30]
  -------------------------------------------------------------------
                         required time                          6.002    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 RAM_reg[87][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rdata_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 1.594ns (34.960%)  route 2.966ns (65.040%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.973     0.973    clk
    SLICE_X39Y27         FDRE                                         r  RAM_reg[87][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  RAM_reg[87][0]/Q
                         net (fo=2, routed)           1.233     2.662    RAM_reg_n_0_[87][0]
    SLICE_X39Y28         LUT6 (Prop_lut6_I0_O)        0.124     2.786 r  rdata_1[0]_i_81/O
                         net (fo=1, routed)           0.000     2.786    rdata_1[0]_i_81_n_0
    SLICE_X39Y28         MUXF7 (Prop_muxf7_I1_O)      0.245     3.031 r  rdata_1_reg[0]_i_36/O
                         net (fo=1, routed)           0.000     3.031    rdata_1_reg[0]_i_36_n_0
    SLICE_X39Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     3.135 r  rdata_1_reg[0]_i_14/O
                         net (fo=1, routed)           1.732     4.868    rdata_1_reg[0]_i_14_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.316     5.184 r  rdata_1[0]_i_5/O
                         net (fo=1, routed)           0.000     5.184    rdata_1[0]_i_5_n_0
    SLICE_X65Y28         MUXF7 (Prop_muxf7_I1_O)      0.245     5.429 r  rdata_1_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     5.429    rdata_1_reg[0]_i_2_n_0
    SLICE_X65Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     5.533 r  rdata_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.533    rdata_1_reg[0]_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  rdata_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=8255, unset)         0.924     5.924    clk
    SLICE_X65Y28         FDRE                                         r  rdata_1_reg[0]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.064     5.953    rdata_1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -5.533    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 RAM_reg[35][29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rdata_0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 1.580ns (34.817%)  route 2.958ns (65.183%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.973     0.973    clk
    SLICE_X28Y70         FDRE                                         r  RAM_reg[35][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  RAM_reg[35][29]/Q
                         net (fo=2, routed)           1.131     2.560    RAM_reg_n_0_[35][29]
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.684 r  rdata_0[29]_i_60/O
                         net (fo=1, routed)           0.000     2.684    rdata_0[29]_i_60_n_0
    SLICE_X31Y73         MUXF7 (Prop_muxf7_I0_O)      0.238     2.922 r  rdata_0_reg[29]_i_26/O
                         net (fo=1, routed)           0.000     2.922    rdata_0_reg[29]_i_26_n_0
    SLICE_X31Y73         MUXF8 (Prop_muxf8_I0_O)      0.104     3.026 r  rdata_0_reg[29]_i_9/O
                         net (fo=1, routed)           1.827     4.853    rdata_0_reg[29]_i_9_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I1_O)        0.316     5.169 r  rdata_0[29]_i_4/O
                         net (fo=1, routed)           0.000     5.169    rdata_0[29]_i_4_n_0
    SLICE_X22Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     5.407 r  rdata_0_reg[29]_i_2/O
                         net (fo=1, routed)           0.000     5.407    rdata_0_reg[29]_i_2_n_0
    SLICE_X22Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     5.511 r  rdata_0_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     5.511    RAM[29]
    SLICE_X22Y49         FDRE                                         r  rdata_0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=8255, unset)         0.924     5.924    clk
    SLICE_X22Y49         FDRE                                         r  rdata_0_reg[29]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X22Y49         FDRE (Setup_fdre_C_D)        0.064     5.953    rdata_0_reg[29]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 RAM_reg[35][16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rdata_1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.642ns (36.257%)  route 2.887ns (63.743%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.973     0.973    clk
    SLICE_X50Y67         FDRE                                         r  RAM_reg[35][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  RAM_reg[35][16]/Q
                         net (fo=2, routed)           1.105     2.596    RAM_reg_n_0_[35][16]
    SLICE_X50Y67         LUT6 (Prop_lut6_I0_O)        0.124     2.720 r  rdata_1[16]_i_60/O
                         net (fo=1, routed)           0.000     2.720    rdata_1[16]_i_60_n_0
    SLICE_X50Y67         MUXF7 (Prop_muxf7_I0_O)      0.241     2.961 r  rdata_1_reg[16]_i_26/O
                         net (fo=1, routed)           0.000     2.961    rdata_1_reg[16]_i_26_n_0
    SLICE_X50Y67         MUXF8 (Prop_muxf8_I0_O)      0.098     3.059 r  rdata_1_reg[16]_i_9/O
                         net (fo=1, routed)           1.781     4.841    rdata_1_reg[16]_i_9_n_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I1_O)        0.319     5.160 r  rdata_1[16]_i_4/O
                         net (fo=1, routed)           0.000     5.160    rdata_1[16]_i_4_n_0
    SLICE_X31Y47         MUXF7 (Prop_muxf7_I0_O)      0.238     5.398 r  rdata_1_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     5.398    rdata_1_reg[16]_i_2_n_0
    SLICE_X31Y47         MUXF8 (Prop_muxf8_I0_O)      0.104     5.502 r  rdata_1_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     5.502    rdata_1_reg[16]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  rdata_1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=8255, unset)         0.924     5.924    clk
    SLICE_X31Y47         FDRE                                         r  rdata_1_reg[16]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X31Y47         FDRE (Setup_fdre_C_D)        0.064     5.953    rdata_1_reg[16]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 RAM_reg[110][25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rdata_0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.694ns (37.421%)  route 2.833ns (62.579%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.973     0.973    clk
    SLICE_X28Y29         FDRE                                         r  RAM_reg[110][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  RAM_reg[110][25]/Q
                         net (fo=2, routed)           1.304     2.696    RAM_reg_n_0_[110][25]
    SLICE_X28Y33         LUT6 (Prop_lut6_I1_O)        0.299     2.995 r  rdata_0[25]_i_79/O
                         net (fo=1, routed)           0.000     2.995    rdata_0[25]_i_79_n_0
    SLICE_X28Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     3.212 r  rdata_0_reg[25]_i_35/O
                         net (fo=1, routed)           0.000     3.212    rdata_0_reg[25]_i_35_n_0
    SLICE_X28Y33         MUXF8 (Prop_muxf8_I1_O)      0.094     3.306 r  rdata_0_reg[25]_i_13/O
                         net (fo=1, routed)           1.529     4.835    rdata_0_reg[25]_i_13_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I1_O)        0.316     5.151 r  rdata_0[25]_i_5/O
                         net (fo=1, routed)           0.000     5.151    rdata_0[25]_i_5_n_0
    SLICE_X53Y47         MUXF7 (Prop_muxf7_I1_O)      0.245     5.396 r  rdata_0_reg[25]_i_2/O
                         net (fo=1, routed)           0.000     5.396    rdata_0_reg[25]_i_2_n_0
    SLICE_X53Y47         MUXF8 (Prop_muxf8_I0_O)      0.104     5.500 r  rdata_0_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     5.500    RAM[25]
    SLICE_X53Y47         FDRE                                         r  rdata_0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=8255, unset)         0.924     5.924    clk
    SLICE_X53Y47         FDRE                                         r  rdata_0_reg[25]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X53Y47         FDRE (Setup_fdre_C_D)        0.064     5.953    rdata_0_reg[25]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 RAM_reg[47][16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rdata_0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.611ns (35.594%)  route 2.915ns (64.406%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.973     0.973    clk
    SLICE_X50Y71         FDRE                                         r  RAM_reg[47][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  RAM_reg[47][16]/Q
                         net (fo=2, routed)           1.265     2.756    RAM_reg_n_0_[47][16]
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     2.880 r  rdata_0[16]_i_63/O
                         net (fo=1, routed)           0.000     2.880    rdata_0[16]_i_63_n_0
    SLICE_X49Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     3.097 r  rdata_0_reg[16]_i_27/O
                         net (fo=1, routed)           0.000     3.097    rdata_0_reg[16]_i_27_n_0
    SLICE_X49Y67         MUXF8 (Prop_muxf8_I1_O)      0.094     3.191 r  rdata_0_reg[16]_i_9/O
                         net (fo=1, routed)           1.650     4.841    rdata_0_reg[16]_i_9_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.316     5.157 r  rdata_0[16]_i_4/O
                         net (fo=1, routed)           0.000     5.157    rdata_0[16]_i_4_n_0
    SLICE_X36Y48         MUXF7 (Prop_muxf7_I0_O)      0.238     5.395 r  rdata_0_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     5.395    rdata_0_reg[16]_i_2_n_0
    SLICE_X36Y48         MUXF8 (Prop_muxf8_I0_O)      0.104     5.499 r  rdata_0_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     5.499    RAM[16]
    SLICE_X36Y48         FDRE                                         r  rdata_0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=8255, unset)         0.924     5.924    clk
    SLICE_X36Y48         FDRE                                         r  rdata_0_reg[16]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.064     5.953    rdata_0_reg[16]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 RAM_reg[114][20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rdata_1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 1.649ns (36.690%)  route 2.845ns (63.310%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.973     0.973    clk
    SLICE_X30Y41         FDRE                                         r  RAM_reg[114][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  RAM_reg[114][20]/Q
                         net (fo=2, routed)           1.245     2.736    RAM_reg_n_0_[114][20]
    SLICE_X26Y41         LUT6 (Prop_lut6_I1_O)        0.124     2.860 r  rdata_1[20]_i_72/O
                         net (fo=1, routed)           0.000     2.860    rdata_1[20]_i_72_n_0
    SLICE_X26Y41         MUXF7 (Prop_muxf7_I0_O)      0.238     3.098 r  rdata_1_reg[20]_i_32/O
                         net (fo=1, routed)           0.000     3.098    rdata_1_reg[20]_i_32_n_0
    SLICE_X26Y41         MUXF8 (Prop_muxf8_I0_O)      0.104     3.202 r  rdata_1_reg[20]_i_12/O
                         net (fo=1, routed)           1.601     4.802    rdata_1_reg[20]_i_12_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.316     5.118 r  rdata_1[20]_i_5/O
                         net (fo=1, routed)           0.000     5.118    rdata_1[20]_i_5_n_0
    SLICE_X53Y44         MUXF7 (Prop_muxf7_I1_O)      0.245     5.363 r  rdata_1_reg[20]_i_2/O
                         net (fo=1, routed)           0.000     5.363    rdata_1_reg[20]_i_2_n_0
    SLICE_X53Y44         MUXF8 (Prop_muxf8_I0_O)      0.104     5.467 r  rdata_1_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     5.467    rdata_1_reg[20]_i_1_n_0
    SLICE_X53Y44         FDRE                                         r  rdata_1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=8255, unset)         0.924     5.924    clk
    SLICE_X53Y44         FDRE                                         r  rdata_1_reg[20]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X53Y44         FDRE (Setup_fdre_C_D)        0.064     5.953    rdata_1_reg[20]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -5.467    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 RAM_reg[98][24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rdata_1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.780ns (39.725%)  route 2.701ns (60.275%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.973     0.973    clk
    SLICE_X30Y28         FDRE                                         r  RAM_reg[98][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  RAM_reg[98][24]/Q
                         net (fo=2, routed)           0.992     2.443    RAM_reg_n_0_[98][24]
    SLICE_X27Y27         LUT6 (Prop_lut6_I1_O)        0.295     2.738 r  rdata_1[24]_i_76/O
                         net (fo=1, routed)           0.000     2.738    rdata_1[24]_i_76_n_0
    SLICE_X27Y27         MUXF7 (Prop_muxf7_I0_O)      0.238     2.976 r  rdata_1_reg[24]_i_34/O
                         net (fo=1, routed)           0.000     2.976    rdata_1_reg[24]_i_34_n_0
    SLICE_X27Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     3.080 r  rdata_1_reg[24]_i_13/O
                         net (fo=1, routed)           1.709     4.789    rdata_1_reg[24]_i_13_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I1_O)        0.316     5.105 r  rdata_1[24]_i_5/O
                         net (fo=1, routed)           0.000     5.105    rdata_1[24]_i_5_n_0
    SLICE_X51Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     5.350 r  rdata_1_reg[24]_i_2/O
                         net (fo=1, routed)           0.000     5.350    rdata_1_reg[24]_i_2_n_0
    SLICE_X51Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     5.454 r  rdata_1_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     5.454    rdata_1_reg[24]_i_1_n_0
    SLICE_X51Y36         FDRE                                         r  rdata_1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=8255, unset)         0.924     5.924    clk
    SLICE_X51Y36         FDRE                                         r  rdata_1_reg[24]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X51Y36         FDRE (Setup_fdre_C_D)        0.064     5.953    rdata_1_reg[24]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  0.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 RAM_reg[195][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rdata_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.498ns (68.029%)  route 0.234ns (31.971%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.410     0.410    clk
    SLICE_X46Y35         FDRE                                         r  RAM_reg[195][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  RAM_reg[195][7]/Q
                         net (fo=2, routed)           0.064     0.638    RAM_reg_n_0_[195][7]
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.683 r  rdata_1[7]_i_116/O
                         net (fo=1, routed)           0.000     0.683    rdata_1[7]_i_116_n_0
    SLICE_X47Y35         MUXF7 (Prop_muxf7_I0_O)      0.071     0.754 r  rdata_1_reg[7]_i_54/O
                         net (fo=1, routed)           0.000     0.754    rdata_1_reg[7]_i_54_n_0
    SLICE_X47Y35         MUXF8 (Prop_muxf8_I0_O)      0.023     0.777 r  rdata_1_reg[7]_i_23/O
                         net (fo=1, routed)           0.170     0.947    rdata_1_reg[7]_i_23_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.112     1.059 r  rdata_1[7]_i_7/O
                         net (fo=1, routed)           0.000     1.059    rdata_1[7]_i_7_n_0
    SLICE_X46Y37         MUXF7 (Prop_muxf7_I1_O)      0.064     1.123 r  rdata_1_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     1.123    rdata_1_reg[7]_i_3_n_0
    SLICE_X46Y37         MUXF8 (Prop_muxf8_I1_O)      0.019     1.142 r  rdata_1_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.142    rdata_1_reg[7]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  rdata_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.432     0.432    clk
    SLICE_X46Y37         FDRE                                         r  rdata_1_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.134     0.566    rdata_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 RAM_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rdata_0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.473ns (66.480%)  route 0.238ns (33.520%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.410     0.410    clk
    SLICE_X19Y4          FDRE                                         r  RAM_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  RAM_reg[129][12]/Q
                         net (fo=2, routed)           0.124     0.675    RAM_reg_n_0_[129][12]
    SLICE_X21Y4          LUT6 (Prop_lut6_I3_O)        0.045     0.720 r  rdata_0[12]_i_100/O
                         net (fo=1, routed)           0.000     0.720    rdata_0[12]_i_100_n_0
    SLICE_X21Y4          MUXF7 (Prop_muxf7_I0_O)      0.071     0.791 r  rdata_0_reg[12]_i_46/O
                         net (fo=1, routed)           0.000     0.791    rdata_0_reg[12]_i_46_n_0
    SLICE_X21Y4          MUXF8 (Prop_muxf8_I0_O)      0.023     0.814 r  rdata_0_reg[12]_i_19/O
                         net (fo=1, routed)           0.115     0.929    rdata_0_reg[12]_i_19_n_0
    SLICE_X19Y5          LUT6 (Prop_lut6_I5_O)        0.112     1.041 r  rdata_0[12]_i_6/O
                         net (fo=1, routed)           0.000     1.041    rdata_0[12]_i_6_n_0
    SLICE_X19Y5          MUXF7 (Prop_muxf7_I0_O)      0.062     1.103 r  rdata_0_reg[12]_i_3/O
                         net (fo=1, routed)           0.000     1.103    rdata_0_reg[12]_i_3_n_0
    SLICE_X19Y5          MUXF8 (Prop_muxf8_I1_O)      0.019     1.122 r  rdata_0_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.122    RAM[12]
    SLICE_X19Y5          FDRE                                         r  rdata_0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.432     0.432    clk
    SLICE_X19Y5          FDRE                                         r  rdata_0_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X19Y5          FDRE (Hold_fdre_C_D)         0.105     0.537    rdata_0_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 RAM_reg[12][19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rdata_0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.500ns (64.850%)  route 0.271ns (35.150%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.410     0.410    clk
    SLICE_X60Y3          FDRE                                         r  RAM_reg[12][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  RAM_reg[12][19]/Q
                         net (fo=2, routed)           0.105     0.679    RAM_reg_n_0_[12][19]
    SLICE_X59Y3          LUT6 (Prop_lut6_I5_O)        0.045     0.724 r  rdata_0[19]_i_71/O
                         net (fo=1, routed)           0.000     0.724    rdata_0[19]_i_71_n_0
    SLICE_X59Y3          MUXF7 (Prop_muxf7_I1_O)      0.065     0.789 r  rdata_0_reg[19]_i_31/O
                         net (fo=1, routed)           0.000     0.789    rdata_0_reg[19]_i_31_n_0
    SLICE_X59Y3          MUXF8 (Prop_muxf8_I1_O)      0.019     0.808 r  rdata_0_reg[19]_i_11/O
                         net (fo=1, routed)           0.166     0.974    rdata_0_reg[19]_i_11_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I5_O)        0.112     1.086 r  rdata_0[19]_i_4/O
                         net (fo=1, routed)           0.000     1.086    rdata_0[19]_i_4_n_0
    SLICE_X58Y5          MUXF7 (Prop_muxf7_I0_O)      0.073     1.159 r  rdata_0_reg[19]_i_2/O
                         net (fo=1, routed)           0.000     1.159    rdata_0_reg[19]_i_2_n_0
    SLICE_X58Y5          MUXF8 (Prop_muxf8_I0_O)      0.022     1.181 r  rdata_0_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.181    RAM[19]
    SLICE_X58Y5          FDRE                                         r  rdata_0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.432     0.432    clk
    SLICE_X58Y5          FDRE                                         r  rdata_0_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y5          FDRE (Hold_fdre_C_D)         0.134     0.566    rdata_0_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 RAM_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rdata_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.510ns (65.536%)  route 0.268ns (34.464%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.410     0.410    clk
    SLICE_X8Y11          FDRE                                         r  RAM_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  RAM_reg[0][6]/Q
                         net (fo=2, routed)           0.064     0.638    RAM_reg_n_0_[0][6]
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.683 r  rdata_0[6]_i_68/O
                         net (fo=1, routed)           0.000     0.683    rdata_0[6]_i_68_n_0
    SLICE_X9Y11          MUXF7 (Prop_muxf7_I0_O)      0.071     0.754 r  rdata_0_reg[6]_i_30/O
                         net (fo=1, routed)           0.000     0.754    rdata_0_reg[6]_i_30_n_0
    SLICE_X9Y11          MUXF8 (Prop_muxf8_I0_O)      0.023     0.777 r  rdata_0_reg[6]_i_11/O
                         net (fo=1, routed)           0.204     0.981    rdata_0_reg[6]_i_11_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I5_O)        0.112     1.093 r  rdata_0[6]_i_4/O
                         net (fo=1, routed)           0.000     1.093    rdata_0[6]_i_4_n_0
    SLICE_X12Y15         MUXF7 (Prop_muxf7_I0_O)      0.073     1.166 r  rdata_0_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.166    rdata_0_reg[6]_i_2_n_0
    SLICE_X12Y15         MUXF8 (Prop_muxf8_I0_O)      0.022     1.188 r  rdata_0_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.188    RAM[6]
    SLICE_X12Y15         FDRE                                         r  rdata_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.432     0.432    clk
    SLICE_X12Y15         FDRE                                         r  rdata_0_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.134     0.566    rdata_0_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 RAM_reg[12][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rdata_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.476ns (63.320%)  route 0.276ns (36.680%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.410     0.410    clk
    SLICE_X65Y27         FDRE                                         r  RAM_reg[12][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  RAM_reg[12][0]/Q
                         net (fo=2, routed)           0.114     0.665    RAM_reg_n_0_[12][0]
    SLICE_X66Y27         LUT6 (Prop_lut6_I5_O)        0.045     0.710 r  rdata_0[0]_i_71/O
                         net (fo=1, routed)           0.000     0.710    rdata_0[0]_i_71_n_0
    SLICE_X66Y27         MUXF7 (Prop_muxf7_I1_O)      0.064     0.774 r  rdata_0_reg[0]_i_31/O
                         net (fo=1, routed)           0.000     0.774    rdata_0_reg[0]_i_31_n_0
    SLICE_X66Y27         MUXF8 (Prop_muxf8_I1_O)      0.019     0.793 r  rdata_0_reg[0]_i_11/O
                         net (fo=1, routed)           0.161     0.955    rdata_0_reg[0]_i_11_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.113     1.068 r  rdata_0[0]_i_4/O
                         net (fo=1, routed)           0.000     1.068    rdata_0[0]_i_4_n_0
    SLICE_X64Y28         MUXF7 (Prop_muxf7_I0_O)      0.071     1.139 r  rdata_0_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.139    rdata_0_reg[0]_i_2_n_0
    SLICE_X64Y28         MUXF8 (Prop_muxf8_I0_O)      0.023     1.162 r  rdata_0_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.162    RAM[0]
    SLICE_X64Y28         FDRE                                         r  rdata_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.432     0.432    clk
    SLICE_X64Y28         FDRE                                         r  rdata_0_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.105     0.537    rdata_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 RAM_reg[12][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rdata_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.477ns (60.553%)  route 0.311ns (39.447%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.410     0.410    clk
    SLICE_X69Y14         FDRE                                         r  RAM_reg[12][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y14         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  RAM_reg[12][1]/Q
                         net (fo=2, routed)           0.131     0.682    RAM_reg_n_0_[12][1]
    SLICE_X68Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.727 r  rdata_1[1]_i_71/O
                         net (fo=1, routed)           0.000     0.727    rdata_1[1]_i_71_n_0
    SLICE_X68Y13         MUXF7 (Prop_muxf7_I1_O)      0.065     0.792 r  rdata_1_reg[1]_i_31/O
                         net (fo=1, routed)           0.000     0.792    rdata_1_reg[1]_i_31_n_0
    SLICE_X68Y13         MUXF8 (Prop_muxf8_I1_O)      0.019     0.811 r  rdata_1_reg[1]_i_11/O
                         net (fo=1, routed)           0.180     0.991    rdata_1_reg[1]_i_11_n_0
    SLICE_X66Y12         LUT6 (Prop_lut6_I5_O)        0.112     1.103 r  rdata_1[1]_i_4/O
                         net (fo=1, routed)           0.000     1.103    rdata_1[1]_i_4_n_0
    SLICE_X66Y12         MUXF7 (Prop_muxf7_I0_O)      0.073     1.176 r  rdata_1_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     1.176    rdata_1_reg[1]_i_2_n_0
    SLICE_X66Y12         MUXF8 (Prop_muxf8_I0_O)      0.022     1.198 r  rdata_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.198    rdata_1_reg[1]_i_1_n_0
    SLICE_X66Y12         FDRE                                         r  rdata_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.432     0.432    clk
    SLICE_X66Y12         FDRE                                         r  rdata_1_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X66Y12         FDRE (Hold_fdre_C_D)         0.134     0.566    rdata_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 RAM_reg[66][23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rdata_1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.489ns (64.307%)  route 0.271ns (35.693%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.410     0.410    clk
    SLICE_X40Y40         FDRE                                         r  RAM_reg[66][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  RAM_reg[66][23]/Q
                         net (fo=2, routed)           0.111     0.662    RAM_reg_n_0_[66][23]
    SLICE_X39Y40         LUT6 (Prop_lut6_I1_O)        0.045     0.707 r  rdata_1[23]_i_84/O
                         net (fo=1, routed)           0.000     0.707    rdata_1[23]_i_84_n_0
    SLICE_X39Y40         MUXF7 (Prop_muxf7_I0_O)      0.071     0.778 r  rdata_1_reg[23]_i_38/O
                         net (fo=1, routed)           0.000     0.778    rdata_1_reg[23]_i_38_n_0
    SLICE_X39Y40         MUXF8 (Prop_muxf8_I0_O)      0.023     0.801 r  rdata_1_reg[23]_i_15/O
                         net (fo=1, routed)           0.160     0.962    rdata_1_reg[23]_i_15_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.112     1.074 r  rdata_1[23]_i_5/O
                         net (fo=1, routed)           0.000     1.074    rdata_1[23]_i_5_n_0
    SLICE_X40Y42         MUXF7 (Prop_muxf7_I1_O)      0.074     1.148 r  rdata_1_reg[23]_i_2/O
                         net (fo=1, routed)           0.000     1.148    rdata_1_reg[23]_i_2_n_0
    SLICE_X40Y42         MUXF8 (Prop_muxf8_I0_O)      0.023     1.171 r  rdata_1_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     1.171    rdata_1_reg[23]_i_1_n_0
    SLICE_X40Y42         FDRE                                         r  rdata_1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.432     0.432    clk
    SLICE_X40Y42         FDRE                                         r  rdata_1_reg[23]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.105     0.537    rdata_1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 RAM_reg[195][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rdata_0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.478ns (62.620%)  route 0.285ns (37.380%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.410     0.410    clk
    SLICE_X13Y3          FDRE                                         r  RAM_reg[195][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  RAM_reg[195][14]/Q
                         net (fo=2, routed)           0.107     0.658    RAM_reg_n_0_[195][14]
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.045     0.703 r  rdata_0[14]_i_116/O
                         net (fo=1, routed)           0.000     0.703    rdata_0[14]_i_116_n_0
    SLICE_X14Y3          MUXF7 (Prop_muxf7_I0_O)      0.073     0.776 r  rdata_0_reg[14]_i_54/O
                         net (fo=1, routed)           0.000     0.776    rdata_0_reg[14]_i_54_n_0
    SLICE_X14Y3          MUXF8 (Prop_muxf8_I0_O)      0.022     0.798 r  rdata_0_reg[14]_i_23/O
                         net (fo=1, routed)           0.178     0.976    rdata_0_reg[14]_i_23_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I5_O)        0.113     1.089 r  rdata_0[14]_i_7/O
                         net (fo=1, routed)           0.000     1.089    rdata_0[14]_i_7_n_0
    SLICE_X11Y4          MUXF7 (Prop_muxf7_I1_O)      0.065     1.154 r  rdata_0_reg[14]_i_3/O
                         net (fo=1, routed)           0.000     1.154    rdata_0_reg[14]_i_3_n_0
    SLICE_X11Y4          MUXF8 (Prop_muxf8_I1_O)      0.019     1.173 r  rdata_0_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.173    RAM[14]
    SLICE_X11Y4          FDRE                                         r  rdata_0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.432     0.432    clk
    SLICE_X11Y4          FDRE                                         r  rdata_0_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X11Y4          FDRE (Hold_fdre_C_D)         0.105     0.537    rdata_0_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 RAM_reg[203][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rdata_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.463ns (60.489%)  route 0.302ns (39.511%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.410     0.410    clk
    SLICE_X49Y36         FDRE                                         r  RAM_reg[203][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  RAM_reg[203][7]/Q
                         net (fo=2, routed)           0.126     0.677    RAM_reg_n_0_[203][7]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.722 r  rdata_0[7]_i_118/O
                         net (fo=1, routed)           0.000     0.722    rdata_0[7]_i_118_n_0
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.062     0.784 r  rdata_0_reg[7]_i_55/O
                         net (fo=1, routed)           0.000     0.784    rdata_0_reg[7]_i_55_n_0
    SLICE_X48Y35         MUXF8 (Prop_muxf8_I1_O)      0.019     0.803 r  rdata_0_reg[7]_i_23/O
                         net (fo=1, routed)           0.177     0.980    rdata_0_reg[7]_i_23_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I5_O)        0.112     1.092 r  rdata_0[7]_i_7/O
                         net (fo=1, routed)           0.000     1.092    rdata_0[7]_i_7_n_0
    SLICE_X48Y37         MUXF7 (Prop_muxf7_I1_O)      0.065     1.157 r  rdata_0_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     1.157    rdata_0_reg[7]_i_3_n_0
    SLICE_X48Y37         MUXF8 (Prop_muxf8_I1_O)      0.019     1.176 r  rdata_0_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.176    RAM[7]
    SLICE_X48Y37         FDRE                                         r  rdata_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.432     0.432    clk
    SLICE_X48Y37         FDRE                                         r  rdata_0_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X48Y37         FDRE (Hold_fdre_C_D)         0.105     0.537    rdata_0_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 RAM_reg[11][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rdata_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.473ns (61.676%)  route 0.294ns (38.324%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.410     0.410    clk
    SLICE_X19Y22         FDRE                                         r  RAM_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  RAM_reg[11][4]/Q
                         net (fo=2, routed)           0.121     0.673    RAM_reg_n_0_[11][4]
    SLICE_X19Y22         LUT6 (Prop_lut6_I0_O)        0.045     0.718 r  rdata_0[4]_i_70/O
                         net (fo=1, routed)           0.000     0.718    rdata_0[4]_i_70_n_0
    SLICE_X19Y22         MUXF7 (Prop_muxf7_I0_O)      0.062     0.780 r  rdata_0_reg[4]_i_31/O
                         net (fo=1, routed)           0.000     0.780    rdata_0_reg[4]_i_31_n_0
    SLICE_X19Y22         MUXF8 (Prop_muxf8_I1_O)      0.019     0.799 r  rdata_0_reg[4]_i_11/O
                         net (fo=1, routed)           0.172     0.971    rdata_0_reg[4]_i_11_n_0
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.112     1.083 r  rdata_0[4]_i_4/O
                         net (fo=1, routed)           0.000     1.083    rdata_0[4]_i_4_n_0
    SLICE_X21Y22         MUXF7 (Prop_muxf7_I0_O)      0.071     1.154 r  rdata_0_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.154    rdata_0_reg[4]_i_2_n_0
    SLICE_X21Y22         MUXF8 (Prop_muxf8_I0_O)      0.023     1.177 r  rdata_0_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.177    RAM[4]
    SLICE_X21Y22         FDRE                                         r  rdata_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8255, unset)         0.432     0.432    clk
    SLICE_X21Y22         FDRE                                         r  rdata_0_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y22         FDRE (Hold_fdre_C_D)         0.105     0.537    rdata_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.640    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X28Y39  RAM_reg[118][23]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X28Y39  RAM_reg[118][24]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X38Y51  RAM_reg[118][25]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X36Y16  RAM_reg[118][26]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X15Y64  RAM_reg[118][27]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X38Y51  RAM_reg[118][28]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X15Y64  RAM_reg[118][29]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X21Y31  RAM_reg[118][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X4Y64   RAM_reg[118][30]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X2Y53   RAM_reg[118][31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X28Y39  RAM_reg[118][23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X28Y39  RAM_reg[118][24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X38Y51  RAM_reg[118][25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X36Y16  RAM_reg[118][26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y64  RAM_reg[118][27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X38Y51  RAM_reg[118][28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y64  RAM_reg[118][29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X21Y31  RAM_reg[118][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X4Y64   RAM_reg[118][30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y53   RAM_reg[118][31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X28Y39  RAM_reg[118][23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X28Y39  RAM_reg[118][23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X28Y39  RAM_reg[118][24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X28Y39  RAM_reg[118][24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X38Y51  RAM_reg[118][25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X38Y51  RAM_reg[118][25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X36Y16  RAM_reg[118][26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X36Y16  RAM_reg[118][26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y64  RAM_reg[118][27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y64  RAM_reg[118][27]/C



