Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Lab7_main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab7_main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab7_main"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Lab7_main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Charlie\ISE_Project\DDLab7\Lab7_ctl7seg.v" into library work
Parsing module <ctl7seg>.
WARNING:HDLCompiler:751 - "C:\Users\Charlie\ISE_Project\DDLab7\Lab7_ctl7seg.v" Line 13: Redeclaration of ansi port spctl is not allowed
WARNING:HDLCompiler:751 - "C:\Users\Charlie\ISE_Project\DDLab7\Lab7_ctl7seg.v" Line 14: Redeclaration of ansi port sledctl is not allowed
Analyzing Verilog file "C:\Users\Charlie\ISE_Project\DDLab7\Lab7_main.v" into library work
Parsing module <Lab7_main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Lab7_main>.

Elaborating module <ctl7seg>.
WARNING:HDLCompiler:413 - "C:\Users\Charlie\ISE_Project\DDLab7\Lab7_ctl7seg.v" Line 23: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Charlie\ISE_Project\DDLab7\Lab7_ctl7seg.v" Line 36: Result of 8-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Charlie\ISE_Project\DDLab7\Lab7_ctl7seg.v" Line 39: Result of 8-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Charlie\ISE_Project\DDLab7\Lab7_ctl7seg.v" Line 52: Result of 16-bit expression is truncated to fit in 5-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Lab7_main>.
    Related source file is "C:\Users\Charlie\ISE_Project\DDLab7\Lab7_main.v".
    Found 16-bit register for signal <result>.
    Found 2-bit register for signal <op>.
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_9_OUT> created at line 27.
    Found 9-bit adder for signal <n0035[8:0]> created at line 26.
    Found 8x8-bit multiplier for signal <a[7]_b[7]_MuLt_9_OUT> created at line 28.
    Found 16-bit 4-to-1 multiplexer for signal <rst_a[7]_wide_mux_10_OUT> created at line 25.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Lab7_main> synthesized.

Synthesizing Unit <ctl7seg>.
    Related source file is "C:\Users\Charlie\ISE_Project\DDLab7\Lab7_ctl7seg.v".
    Found 1-bit register for signal <dr>.
    Found 5-bit register for signal <tmpin>.
    Found 7-bit register for signal <sledctl>.
    Found 8-bit register for signal <spctl>.
    Found 12-bit register for signal <count>.
    Found 12-bit adder for signal <count[11]_GND_2_o_add_1_OUT> created at line 23.
    Found 16x8-bit Read Only RAM for signal <dr_PWR_2_o_wide_mux_42_OUT>
    Found 16x7-bit Read Only RAM for signal <_n0102>
    Found 5-bit 8-to-1 multiplexer for signal <count[11]_GND_2_o_wide_mux_15_OUT> created at line 33.
    Found 5-bit 7-to-1 multiplexer for signal <count[11]_GND_2_o_wide_mux_26_OUT> created at line 47.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <ctl7seg> synthesized.

Synthesizing Unit <mod_8u_4u>.
    Related source file is "".
    Found 12-bit adder for signal <n0241> created at line 0.
    Found 12-bit adder for signal <GND_3_o_b[3]_add_1_OUT> created at line 0.
    Found 11-bit adder for signal <n0245> created at line 0.
    Found 11-bit adder for signal <GND_3_o_b[3]_add_3_OUT> created at line 0.
    Found 10-bit adder for signal <n0249> created at line 0.
    Found 10-bit adder for signal <GND_3_o_b[3]_add_5_OUT> created at line 0.
    Found 9-bit adder for signal <n0253> created at line 0.
    Found 9-bit adder for signal <GND_3_o_b[3]_add_7_OUT> created at line 0.
    Found 8-bit adder for signal <n0257> created at line 0.
    Found 8-bit adder for signal <a[7]_b[3]_add_9_OUT> created at line 0.
    Found 8-bit adder for signal <n0261> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_3_o_add_11_OUT> created at line 0.
    Found 8-bit adder for signal <n0265> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_3_o_add_13_OUT> created at line 0.
    Found 8-bit adder for signal <n0269> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_3_o_add_15_OUT> created at line 0.
    Found 8-bit adder for signal <n0273> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_3_o_add_17_OUT> created at line 0.
    Found 12-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  65 Multiplexer(s).
Unit <mod_8u_4u> synthesized.

Synthesizing Unit <div_8u_4u>.
    Related source file is "".
    Found 12-bit adder for signal <n0241> created at line 0.
    Found 12-bit adder for signal <GND_4_o_b[3]_add_1_OUT> created at line 0.
    Found 11-bit adder for signal <n0245> created at line 0.
    Found 11-bit adder for signal <GND_4_o_b[3]_add_3_OUT> created at line 0.
    Found 10-bit adder for signal <n0249> created at line 0.
    Found 10-bit adder for signal <GND_4_o_b[3]_add_5_OUT> created at line 0.
    Found 9-bit adder for signal <n0253> created at line 0.
    Found 9-bit adder for signal <GND_4_o_b[3]_add_7_OUT> created at line 0.
    Found 8-bit adder for signal <n0257> created at line 0.
    Found 8-bit adder for signal <a[7]_b[3]_add_9_OUT> created at line 0.
    Found 8-bit adder for signal <n0261> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_4_o_add_11_OUT[7:0]> created at line 0.
    Found 8-bit adder for signal <n0265> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_4_o_add_13_OUT[7:0]> created at line 0.
    Found 8-bit adder for signal <n0269> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_4_o_add_15_OUT[7:0]> created at line 0.
    Found 12-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  43 Multiplexer(s).
Unit <div_8u_4u> synthesized.

Synthesizing Unit <div_8u_7u>.
    Related source file is "".
    Found 15-bit adder for signal <n0277> created at line 0.
    Found 15-bit adder for signal <GND_5_o_b[6]_add_1_OUT> created at line 0.
    Found 14-bit adder for signal <n0281> created at line 0.
    Found 14-bit adder for signal <GND_5_o_b[6]_add_3_OUT> created at line 0.
    Found 13-bit adder for signal <n0285> created at line 0.
    Found 13-bit adder for signal <GND_5_o_b[6]_add_5_OUT> created at line 0.
    Found 12-bit adder for signal <n0289> created at line 0.
    Found 12-bit adder for signal <GND_5_o_b[6]_add_7_OUT> created at line 0.
    Found 11-bit adder for signal <n0293> created at line 0.
    Found 11-bit adder for signal <GND_5_o_b[6]_add_9_OUT> created at line 0.
    Found 10-bit adder for signal <n0297> created at line 0.
    Found 10-bit adder for signal <GND_5_o_b[6]_add_11_OUT> created at line 0.
    Found 9-bit adder for signal <n0301> created at line 0.
    Found 9-bit adder for signal <GND_5_o_b[6]_add_13_OUT> created at line 0.
    Found 8-bit adder for signal <n0305> created at line 0.
    Found 8-bit adder for signal <a[7]_b[6]_add_15_OUT[7:0]> created at line 0.
    Found 15-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  50 Multiplexer(s).
Unit <div_8u_7u> synthesized.

Synthesizing Unit <mod_16u_4u>.
    Related source file is "".
    Found 20-bit adder for signal <n0705> created at line 0.
    Found 20-bit adder for signal <GND_6_o_b[3]_add_1_OUT> created at line 0.
    Found 19-bit adder for signal <n0709> created at line 0.
    Found 19-bit adder for signal <GND_6_o_b[3]_add_3_OUT> created at line 0.
    Found 18-bit adder for signal <n0713> created at line 0.
    Found 18-bit adder for signal <GND_6_o_b[3]_add_5_OUT> created at line 0.
    Found 17-bit adder for signal <n0717> created at line 0.
    Found 17-bit adder for signal <GND_6_o_b[3]_add_7_OUT> created at line 0.
    Found 16-bit adder for signal <n0721> created at line 0.
    Found 16-bit adder for signal <a[15]_b[3]_add_9_OUT> created at line 0.
    Found 16-bit adder for signal <n0725> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_11_OUT> created at line 0.
    Found 16-bit adder for signal <n0729> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_13_OUT> created at line 0.
    Found 16-bit adder for signal <n0733> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_15_OUT> created at line 0.
    Found 16-bit adder for signal <n0737> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_17_OUT> created at line 0.
    Found 16-bit adder for signal <n0741> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_19_OUT> created at line 0.
    Found 16-bit adder for signal <n0745> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_21_OUT> created at line 0.
    Found 16-bit adder for signal <n0749> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_23_OUT> created at line 0.
    Found 16-bit adder for signal <n0753> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_25_OUT> created at line 0.
    Found 16-bit adder for signal <n0757> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_27_OUT> created at line 0.
    Found 16-bit adder for signal <n0761> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_29_OUT> created at line 0.
    Found 16-bit adder for signal <n0765> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_31_OUT> created at line 0.
    Found 16-bit adder for signal <n0769> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_33_OUT> created at line 0.
    Found 20-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  34 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 257 Multiplexer(s).
Unit <mod_16u_4u> synthesized.

Synthesizing Unit <div_16u_4u>.
    Related source file is "".
    Found 20-bit adder for signal <GND_7_o_b[3]_add_1_OUT> created at line 0.
    Found 19-bit adder for signal <GND_7_o_b[3]_add_3_OUT> created at line 0.
    Found 18-bit adder for signal <GND_7_o_b[3]_add_5_OUT> created at line 0.
    Found 17-bit adder for signal <GND_7_o_b[3]_add_7_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_b[3]_add_9_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_7_o_add_11_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_7_o_add_13_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_7_o_add_15_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_7_o_add_17_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_7_o_add_19_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_7_o_add_21_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_7_o_add_23_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_7_o_add_25_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_7_o_add_27_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_7_o_add_29_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_7_o_add_31_OUT[15:0]> created at line 0.
    Found 20-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 211 Multiplexer(s).
Unit <div_16u_4u> synthesized.

Synthesizing Unit <div_16u_7u>.
    Related source file is "".
    Found 23-bit adder for signal <GND_8_o_b[6]_add_1_OUT> created at line 0.
    Found 22-bit adder for signal <GND_8_o_b[6]_add_3_OUT> created at line 0.
    Found 21-bit adder for signal <GND_8_o_b[6]_add_5_OUT> created at line 0.
    Found 20-bit adder for signal <GND_8_o_b[6]_add_7_OUT> created at line 0.
    Found 19-bit adder for signal <GND_8_o_b[6]_add_9_OUT> created at line 0.
    Found 18-bit adder for signal <GND_8_o_b[6]_add_11_OUT> created at line 0.
    Found 17-bit adder for signal <GND_8_o_b[6]_add_13_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_b[6]_add_15_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_8_o_add_17_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_8_o_add_19_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_8_o_add_21_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_8_o_add_23_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_8_o_add_25_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_8_o_add_27_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_8_o_add_29_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_8_o_add_31_OUT[15:0]> created at line 0.
    Found 23-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 211 Multiplexer(s).
Unit <div_16u_7u> synthesized.

Synthesizing Unit <div_16u_10u>.
    Related source file is "".
    Found 26-bit adder for signal <GND_9_o_b[9]_add_1_OUT> created at line 0.
    Found 25-bit adder for signal <GND_9_o_b[9]_add_3_OUT> created at line 0.
    Found 24-bit adder for signal <GND_9_o_b[9]_add_5_OUT> created at line 0.
    Found 23-bit adder for signal <GND_9_o_b[9]_add_7_OUT> created at line 0.
    Found 22-bit adder for signal <GND_9_o_b[9]_add_9_OUT> created at line 0.
    Found 21-bit adder for signal <GND_9_o_b[9]_add_11_OUT> created at line 0.
    Found 20-bit adder for signal <GND_9_o_b[9]_add_13_OUT> created at line 0.
    Found 19-bit adder for signal <GND_9_o_b[9]_add_15_OUT> created at line 0.
    Found 18-bit adder for signal <GND_9_o_b[9]_add_17_OUT> created at line 0.
    Found 17-bit adder for signal <GND_9_o_b[9]_add_19_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_b[9]_add_21_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_9_o_add_23_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_9_o_add_25_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_9_o_add_27_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_9_o_add_29_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_9_o_add_31_OUT[15:0]> created at line 0.
    Found 26-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 211 Multiplexer(s).
Unit <div_16u_10u> synthesized.

Synthesizing Unit <div_16u_14u>.
    Related source file is "".
    Found 30-bit adder for signal <GND_10_o_b[13]_add_1_OUT> created at line 0.
    Found 29-bit adder for signal <GND_10_o_b[13]_add_3_OUT> created at line 0.
    Found 28-bit adder for signal <GND_10_o_b[13]_add_5_OUT> created at line 0.
    Found 27-bit adder for signal <GND_10_o_b[13]_add_7_OUT> created at line 0.
    Found 26-bit adder for signal <GND_10_o_b[13]_add_9_OUT> created at line 0.
    Found 25-bit adder for signal <GND_10_o_b[13]_add_11_OUT> created at line 0.
    Found 24-bit adder for signal <GND_10_o_b[13]_add_13_OUT> created at line 0.
    Found 23-bit adder for signal <GND_10_o_b[13]_add_15_OUT> created at line 0.
    Found 22-bit adder for signal <GND_10_o_b[13]_add_17_OUT> created at line 0.
    Found 21-bit adder for signal <GND_10_o_b[13]_add_19_OUT> created at line 0.
    Found 20-bit adder for signal <GND_10_o_b[13]_add_21_OUT> created at line 0.
    Found 19-bit adder for signal <GND_10_o_b[13]_add_23_OUT> created at line 0.
    Found 18-bit adder for signal <GND_10_o_b[13]_add_25_OUT> created at line 0.
    Found 17-bit adder for signal <GND_10_o_b[13]_add_27_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_b[13]_add_29_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_10_o_add_31_OUT[15:0]> created at line 0.
    Found 30-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 211 Multiplexer(s).
Unit <div_16u_14u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 16x8-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 339
 10-bit adder                                          : 16
 11-bit adder                                          : 16
 12-bit adder                                          : 17
 13-bit adder                                          : 4
 14-bit adder                                          : 4
 15-bit adder                                          : 4
 16-bit adder                                          : 133
 17-bit adder                                          : 12
 18-bit adder                                          : 12
 19-bit adder                                          : 12
 20-bit adder                                          : 12
 21-bit adder                                          : 3
 22-bit adder                                          : 3
 23-bit adder                                          : 3
 24-bit adder                                          : 2
 25-bit adder                                          : 2
 26-bit adder                                          : 2
 27-bit adder                                          : 1
 28-bit adder                                          : 1
 29-bit adder                                          : 1
 30-bit adder                                          : 1
 8-bit adder                                           : 60
 9-bit adder                                           : 17
 9-bit subtractor                                      : 1
# Registers                                            : 7
 1-bit register                                        : 1
 12-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 1
 5-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 208
 10-bit comparator lessequal                           : 8
 11-bit comparator lessequal                           : 8
 12-bit comparator lessequal                           : 8
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 85
 17-bit comparator lessequal                           : 8
 18-bit comparator lessequal                           : 8
 19-bit comparator lessequal                           : 8
 20-bit comparator lessequal                           : 8
 21-bit comparator lessequal                           : 3
 22-bit comparator lessequal                           : 3
 23-bit comparator lessequal                           : 3
 24-bit comparator lessequal                           : 2
 25-bit comparator lessequal                           : 2
 26-bit comparator lessequal                           : 2
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 8-bit comparator lessequal                            : 34
 9-bit comparator lessequal                            : 8
# Multiplexers                                         : 2322
 1-bit 2-to-1 multiplexer                              : 2288
 16-bit 2-to-1 multiplexer                             : 12
 16-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 1
 5-bit 7-to-1 multiplexer                              : 1
 5-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ctl7seg>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3231 - The small RAM <Mram__n0102> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tmpin<3:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_dr_PWR_2_o_wide_mux_42_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(dr,count<11:9>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ctl7seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 202
 16-bit adder                                          : 64
 16-bit adder carry in                                 : 64
 4-bit adder carry in                                  : 8
 8-bit adder carry in                                  : 64
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 1
 12-bit up counter                                     : 1
# Registers                                            : 39
 Flip-Flops                                            : 39
# Comparators                                          : 208
 10-bit comparator lessequal                           : 8
 11-bit comparator lessequal                           : 8
 12-bit comparator lessequal                           : 8
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 85
 17-bit comparator lessequal                           : 8
 18-bit comparator lessequal                           : 8
 19-bit comparator lessequal                           : 8
 20-bit comparator lessequal                           : 8
 21-bit comparator lessequal                           : 3
 22-bit comparator lessequal                           : 3
 23-bit comparator lessequal                           : 3
 24-bit comparator lessequal                           : 2
 25-bit comparator lessequal                           : 2
 26-bit comparator lessequal                           : 2
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 8-bit comparator lessequal                            : 34
 9-bit comparator lessequal                            : 8
# Multiplexers                                         : 2322
 1-bit 2-to-1 multiplexer                              : 2288
 16-bit 2-to-1 multiplexer                             : 12
 16-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 1
 5-bit 7-to-1 multiplexer                              : 1
 5-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <spctl_7> (without init value) has a constant value of 1 in block <ctl7seg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmpin_4> (without init value) has a constant value of 0 in block <ctl7seg>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Lab7_main> ...

Optimizing unit <ctl7seg> ...
