#include "mt7621.dtsi"

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	compatible = "ubiquiti,edgerouterx", "mediatek,mt7621-soc";

	memory@0 {
		device_type = "memory";
		reg = <0x0 0x10000000>;
	};

	chosen {
		bootargs = "console=ttyS0,57600";
	};

	gpio-keys-polled {
		compatible = "gpio-keys-polled";
		#address-cells = <1>;
		#size-cells = <0>;
		poll-interval = <20>;

		reset {
			label = "reset";
			gpios = <&gpio0 12 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};
	};
};

&ethernet {
	status = "okay";
	mtd-mac-address = <&factory 0x22>;
	pinctrl-names = "default";
	pinctrl-0 = <&rgmii1_pins &rgmii2_pins &mdio_pins>;
	mediatek,portmap = "lllllw";

	port@4 {
		status = "okay";
		phy-mode = "rgmii";
	};

	port@5 {
		status = "okay";
		phy-mode = "rgmii";
	};

	mdio-bus {
		status = "okay";

	phy0: ethernet-phy@0 {
	    reg = <0>;
	    phy-mode = "rgmii";
	};
	
	phy1: ethernet-phy@1 {
	    reg = <1>;
	    phy-mode = "rgmii";
	};
	
	phy2: ethernet-phy@2 {
	    reg = <2>;
	    phy-mode = "rgmii";
	    };
	
	phy3: ethernet-phy@3 {
	    reg = <3>;
	    phy-mode = "rgmii";
	};
	
	phy4: ethernet-phy@4 {
	    reg = <4>;
	    phy-mode = "rgmii";
	};
	
	phy7: ethernet-phy@7 {
	    compatible = "at803x";
	    reg = <0x7>;
	    phy-mode = "rgmii";
	};
	
	phy1f: ethernet-phy@1f {
	    reg = <0x1f>;
	    phy-mode = "rgmii";
	};
	};
};

&gsw {
	mediatek,port4 = "gmac";
};

&nand {
	status = "okay";

	partition@0 {
		label = "u-boot";
		reg = <0x0 0x80000>;
		read-only;
	};

	partition@80000 {
		label = "u-boot-env";
		reg = <0x80000 0x60000>;
		read-only;
	};

	factory: partition@e0000 {
		label = "factory";
		reg = <0xe0000 0x60000>;
	};

	partition@140000 {
		label = "kernel1";
		reg = <0x140000 0x300000>;
	};

	partition@440000 {
		label = "kernel2";
		reg = <0x440000 0x300000>;
	};

	partition@740000 {
		label = "ubi";
		reg = <0x740000 0xf7c0000>;
	};
};

&pinctrl {
	state_default: pinctrl0 {
		gpio {
			ralink,group = "uart2", "uart3", "pcie", "jtag";
			ralink,function = "gpio";
		};
	};
};

&spi0 {
	/* This board has 2Mb spi flash soldered in and visible
	   from manufacturer's firmware.
	   But this SoC shares spi and nand pins,
	   and current driver does't handle this sharing well */
	status = "disabled";

	m25p80@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		reg = <1>;
		spi-max-frequency = <10000000>;
		m25p,chunked-io = <32>;

		partition@0 {
			label = "spi";
			reg = <0x0 0x200000>;
			read-only;
		};
	};
};

&xhci {
	status = "disabled";
};
