Compile Report
Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)
Date: Wed Apr 24 15:53:41 2024

Device Selection
+------------------------+-------------+
| Family                 | PolarFire   |
| Device                 | MPF300TS    |
| Package                | FCG1152     |
| Speed Grade            | -1          |
| Core Voltage           | 1.0V        |
| Part Range             | IND         |
| Default I/O technology | LVCMOS 1.8V |
+------------------------+-------------+

Source Files
+---------+--------------------------------------------------------------------+
| Topcell | sos_blinker                                                        |
| Format  | Verilog                                                            |
| Source  | C:\Verilog_Projects\sos_blinker_evalboard\synthesis\sos_blinker.vm |
+---------+--------------------------------------------------------------------+

Options
+----------------------------------------------------+----+
| Limit the number of high fanout nets to display to | 10 |
+----------------------------------------------------+----+

Resource Usage
+---------------------------+------+--------+------------+
| Type                      | Used | Total  | Percentage |
+---------------------------+------+--------+------------+
| 4LUT                      | 275  | 299544 | 0.09       |
| DFF                       | 13   | 299544 | 0.00       |
| I/O Register              | 0    | 1536   | 0.00       |
| User I/O                  | 3    | 512    | 0.59       |
| -- Single-ended I/O       | 3    | 512    | 0.59       |
| -- Differential I/O Pairs | 0    | 256    | 0.00       |
| uSRAM                     | 0    | 2772   | 0.00       |
| LSRAM                     | 0    | 952    | 0.00       |
| Math                      | 0    | 924    | 0.00       |
| H-Chip Global             | 1    | 48     | 2.08       |
| PLL                       | 0    | 8      | 0.00       |
| DLL                       | 0    | 8      | 0.00       |
| Transceiver Lanes         | 0    | 16     | 0.00       |
| Transceiver PCIe          | 0    | 2      | 0.00       |
+---------------------------+------+--------+------------+

Detailed Logic Resource Usage
+-----------------------+------+-----+
| Type                  | 4LUT | DFF |
+-----------------------+------+-----+
| Fabric Logic          | 275  | 13  |
| uSRAM Interface Logic | 0    | 0   |
| LSRAM Interface Logic | 0    | 0   |
| Math Interface Logic  | 0    | 0   |
| Total Used            | 275  | 13  |
+-----------------------+------+-----+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 7      | 27   |
| 33     | 1    |
| Total  | 28   |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 2            | 0           | 0               |
| Output I/O                    | 1            | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

Nets assigned to chip global resources
+--------+---------+---------------------+
| Fanout | Type    | Name                |
+--------+---------+---------------------+
| 12     | INT_NET | Net   : NN_1        |
|        |         | Driver: I_1/U0_RGB1 |
|        |         | Source: NETLIST     |
+--------+---------+---------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+-----------------------------------------------------+
| Fanout | Type    | Name                                                |
+--------+---------+-----------------------------------------------------+
| 35     | INT_NET | Net   : if_generate_plus.mult1_inf_abs1_s_0_199_Y   |
|        |         | Driver: i_2.if_generate_plus.mult1_inf_abs1_s_0_199 |
| 28     | INT_NET | Net   : un2_i_c2                                    |
|        |         | Driver: un2_i_ac0_1                                 |
| 27     | INT_NET | Net   : i[5]                                        |
|        |         | Driver: i[10]                                       |
| 26     | INT_NET | Net   : un2_i_ac0_7_1_Z                             |
|        |         | Driver: un2_i_ac0_7_1                               |
| 12     | INT_NET | Net   : counter_rst_f0_0_Z[0]                       |
|        |         | Driver: counter_rst_f0_0[0]                         |
| 12     | INT_NET | Net   : rst_c                                       |
|        |         | Driver: rst_ibuf                                    |
| 8      | INT_NET | Net   : i_Z[2]                                      |
|        |         | Driver: i[2]                                        |
| 8      | INT_NET | Net   : if_generate_plus.mult1_un220_sum_s_6_S      |
|        |         | Driver: i_2.if_generate_plus.mult1_un220_sum_cry_0  |
| 8      | INT_NET | Net   : i_2_if_generate_plus_mult1_un220_sum        |
|        |         | Driver: i_2.if_generate_plus.mult1_inf_abs1_s_0_199 |
| 7      | INT_NET | Net   : i_Z[0]                                      |
|        |         | Driver: i[0]                                        |
+--------+---------+-----------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+-----------------------------------------------------+
| Fanout | Type    | Name                                                |
+--------+---------+-----------------------------------------------------+
| 35     | INT_NET | Net   : if_generate_plus.mult1_inf_abs1_s_0_199_Y   |
|        |         | Driver: i_2.if_generate_plus.mult1_inf_abs1_s_0_199 |
| 28     | INT_NET | Net   : un2_i_c2                                    |
|        |         | Driver: un2_i_ac0_1                                 |
| 27     | INT_NET | Net   : i[5]                                        |
|        |         | Driver: i[10]                                       |
| 26     | INT_NET | Net   : un2_i_ac0_7_1_Z                             |
|        |         | Driver: un2_i_ac0_7_1                               |
| 12     | INT_NET | Net   : counter_rst_f0_0_Z[0]                       |
|        |         | Driver: counter_rst_f0_0[0]                         |
| 12     | INT_NET | Net   : rst_c                                       |
|        |         | Driver: rst_ibuf                                    |
| 8      | INT_NET | Net   : i_Z[2]                                      |
|        |         | Driver: i[2]                                        |
| 8      | INT_NET | Net   : if_generate_plus.mult1_un220_sum_s_6_S      |
|        |         | Driver: i_2.if_generate_plus.mult1_un220_sum_cry_0  |
| 8      | INT_NET | Net   : i_2_if_generate_plus_mult1_un220_sum        |
|        |         | Driver: i_2.if_generate_plus.mult1_inf_abs1_s_0_199 |
| 7      | INT_NET | Net   : i_Z[0]                                      |
|        |         | Driver: i[0]                                        |
+--------+---------+-----------------------------------------------------+

