# system info Computer_System on 2023.10.11.15:30:37
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1697052601
#
#
# Files generated for Computer_System on 2023.10.11.15:30:37
files:
filepath,kind,attributes,module,is_top
simulation/Computer_System.v,VERILOG,,Computer_System,true
simulation/submodules/Computer_System_ARM_A9_HPS.v,VERILOG,,Computer_System_ARM_A9_HPS,false
simulation/submodules/Computer_System_System_PLL.v,VERILOG,,Computer_System_System_PLL,false
simulation/submodules/Computer_System_m10k_pll.vo,VERILOG,,Computer_System_m10k_pll,false
simulation/submodules/Computer_System_vga_pio.vo,VERILOG,,Computer_System_vga_pio,false
simulation/submodules/Computer_System_irq_mapper.sv,SYSTEM_VERILOG,,Computer_System_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/Computer_System_ARM_A9_HPS_hps_io.v,VERILOG,,Computer_System_ARM_A9_HPS_hps_io,false
simulation/submodules/Computer_System_System_PLL_sys_pll.vo,VERILOG,,Computer_System_System_PLL_sys_pll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/Computer_System_ARM_A9_HPS_hps_io_border_memory.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/Computer_System_ARM_A9_HPS_hps_io_border_hps_io.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Computer_System.ARM_A9_HPS,Computer_System_ARM_A9_HPS
Computer_System.ARM_A9_HPS.fpga_interfaces,Computer_System_ARM_A9_HPS_fpga_interfaces
Computer_System.ARM_A9_HPS.hps_io,Computer_System_ARM_A9_HPS_hps_io
Computer_System.ARM_A9_HPS.hps_io.border,Computer_System_ARM_A9_HPS_hps_io_border
Computer_System.System_PLL,Computer_System_System_PLL
Computer_System.System_PLL.sys_pll,Computer_System_System_PLL_sys_pll
Computer_System.System_PLL.reset_from_locked,altera_up_avalon_reset_from_locked_signal
Computer_System.m10k_pll,Computer_System_m10k_pll
Computer_System.vga_pio,Computer_System_vga_pio
Computer_System.irq_mapper,Computer_System_irq_mapper
Computer_System.irq_mapper_001,Computer_System_irq_mapper
Computer_System.rst_controller,altera_reset_controller
Computer_System.rst_controller_001,altera_reset_controller
