<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Feb 21 13:25:00 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     uart_loop
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets sys_clk_c]
            23 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 995.889ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             recv_done_d0_22  (from sys_clk_c +)
   Destination:    FD1P3AX    SP             send_data_i0_i8  (to sys_clk_c +)

   Delay:                   3.826ns  (24.5% logic, 75.5% route), 2 logic levels.

 Constraint Details:

      3.826ns data_path recv_done_d0_22 to send_data_i0_i8 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 995.889ns

 Path Details: recv_done_d0_22 to send_data_i0_i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              recv_done_d0_22 (from sys_clk_c)
Route         3   e 1.315                                  recv_done_d0
LUT4        ---     0.493              B to Z              recv_done_flag_I_0_2_lut_rep_1
Route         9   e 1.574                                  sys_clk_c_enable_8
                  --------
                    3.826  (24.5% logic, 75.5% route), 2 logic levels.


Passed:  The following path meets requirements by 995.889ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             recv_done_d0_22  (from sys_clk_c +)
   Destination:    FD1P3AX    SP             send_data_i0_i7  (to sys_clk_c +)

   Delay:                   3.826ns  (24.5% logic, 75.5% route), 2 logic levels.

 Constraint Details:

      3.826ns data_path recv_done_d0_22 to send_data_i0_i7 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 995.889ns

 Path Details: recv_done_d0_22 to send_data_i0_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              recv_done_d0_22 (from sys_clk_c)
Route         3   e 1.315                                  recv_done_d0
LUT4        ---     0.493              B to Z              recv_done_flag_I_0_2_lut_rep_1
Route         9   e 1.574                                  sys_clk_c_enable_8
                  --------
                    3.826  (24.5% logic, 75.5% route), 2 logic levels.


Passed:  The following path meets requirements by 995.889ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             recv_done_d0_22  (from sys_clk_c +)
   Destination:    FD1P3AX    SP             send_data_i0_i6  (to sys_clk_c +)

   Delay:                   3.826ns  (24.5% logic, 75.5% route), 2 logic levels.

 Constraint Details:

      3.826ns data_path recv_done_d0_22 to send_data_i0_i6 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 995.889ns

 Path Details: recv_done_d0_22 to send_data_i0_i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              recv_done_d0_22 (from sys_clk_c)
Route         3   e 1.315                                  recv_done_d0
LUT4        ---     0.493              B to Z              recv_done_flag_I_0_2_lut_rep_1
Route         9   e 1.574                                  sys_clk_c_enable_8
                  --------
                    3.826  (24.5% logic, 75.5% route), 2 logic levels.

Report: 4.111 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets sys_clk_c]               |  1000.000 ns|     4.111 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  23 paths, 7 nets, and 30 connections (57.7% coverage)


Peak memory: 56246272 bytes, TRCE: 1359872 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
