Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Apr 20 05:13:50 2019
| Host         : LAPTOP-FLASIS1Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RV32I_pipelined_wrapper_timing_summary_routed.rpt -pb RV32I_pipelined_wrapper_timing_summary_routed.pb -rpx RV32I_pipelined_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I_pipelined_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1560 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.000        0.000                      0                 3728        0.046        0.000                      0                 3728        2.000        0.000                       0                  1566  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
clk                                       {0.000 4.000}        8.000           125.000         
  clk_out1_RV32I_pipelined_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          
  clkfbout_RV32I_pipelined_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin                               {0.000 4.000}        8.000           125.000         
  clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_RV32I_pipelined_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_out1_RV32I_pipelined_clk_wiz_0_0          1.000        0.000                      0                 3728        0.126        0.000                      0                 3728        8.750        0.000                       0                  1562  
  clkfbout_RV32I_pipelined_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_RV32I_pipelined_clk_wiz_0_0_1        1.001        0.000                      0                 3728        0.126        0.000                      0                 3728        8.750        0.000                       0                  1562  
  clkfbout_RV32I_pipelined_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_RV32I_pipelined_clk_wiz_0_0_1  clk_out1_RV32I_pipelined_clk_wiz_0_0          1.000        0.000                      0                 3728        0.046        0.000                      0                 3728  
clk_out1_RV32I_pipelined_clk_wiz_0_0    clk_out1_RV32I_pipelined_clk_wiz_0_0_1        1.000        0.000                      0                 3728        0.046        0.000                      0                 3728  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.966ns  (logic 6.874ns (36.243%)  route 12.092ns (63.757%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.946 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.946    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.269 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    18.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_6
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.484    18.652    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.239    
                         clock uncertainty           -0.080    19.159    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.109    19.268    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.268    
                         arrival time                         -18.269    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.882ns  (logic 6.790ns (35.960%)  route 12.092ns (64.040%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.946 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.946    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.185 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    18.185    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_5
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.484    18.652    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.239    
                         clock uncertainty           -0.080    19.159    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.109    19.268    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.268    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.862ns  (logic 6.770ns (35.892%)  route 12.092ns (64.108%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.946 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.946    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.165 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    18.165    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_7
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.484    18.652    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.239    
                         clock uncertainty           -0.080    19.159    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.109    19.268    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.268    
                         arrival time                         -18.165    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.849ns  (logic 6.757ns (35.847%)  route 12.092ns (64.153%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.152 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.152    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X28Y58         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -18.152    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.841ns  (logic 6.749ns (35.820%)  route 12.092ns (64.180%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.144 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.144    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X28Y58         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -18.144    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.765ns  (logic 6.673ns (35.560%)  route 12.092ns (64.440%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.068 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.068    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X28Y58         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -18.068    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.745ns  (logic 6.653ns (35.492%)  route 12.092ns (64.508%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.048 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.048    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X28Y58         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -18.048    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.732ns  (logic 6.640ns (35.447%)  route 12.092ns (64.553%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.035 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.035    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X28Y57         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -18.035    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.724ns  (logic 6.632ns (35.419%)  route 12.092ns (64.581%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.027 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.027    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X28Y57         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -18.027    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.648ns  (logic 6.556ns (35.156%)  route 12.092ns (64.844%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.951 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.951    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X28Y57         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -17.951    
  -------------------------------------------------------------------
                         slack                                  1.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.945%)  route 0.328ns (61.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.566    -0.495    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X32Y47         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[6]/Q
                         net (fo=1, routed)           0.082    -0.249    RV32I_pipelined_i/mux_reg_write_0/U0/output_bus[6]
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.204 r  RV32I_pipelined_i/mux_reg_write_0/U0/reg_write_input[6]_INST_0/O
                         net (fo=32, routed)          0.246     0.042    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/DIA0
    SLICE_X30Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.829    -0.734    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/WCLK
    SLICE_X30Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/RAMA/CLK
                         clock pessimism              0.503    -0.231    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.084    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.586    -0.475    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X37Y56         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/Q
                         net (fo=3, routed)           0.067    -0.267    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[1]
    SLICE_X37Y56         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.856    -0.707    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X37Y56         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[1]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.076    -0.399    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.717%)  route 0.249ns (60.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y54         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[11]/Q
                         net (fo=8, routed)           0.249    -0.089    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y10         RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.870    -0.693    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.424    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.241    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.248    -0.485    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.285    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.248    -0.485    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.285    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.248    -0.485    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.285    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.248    -0.485    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.285    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/CLK
                         clock pessimism              0.248    -0.485    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.285    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.248    -0.485    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.285    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/CLK
                         clock pessimism              0.248    -0.485    
    SLICE_X34Y50         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.285    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RV32I_pipelined_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y10     RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y10     RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8      RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8      RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y14     RV32I_pipelined_i/terminal_tld_0/U0/f_rom/ROM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RV32I_pipelined_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   RV32I_pipelined_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.966ns  (logic 6.874ns (36.243%)  route 12.092ns (63.757%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.946 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.946    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.269 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    18.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_6
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.484    18.652    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.239    
                         clock uncertainty           -0.079    19.160    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -18.269    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.882ns  (logic 6.790ns (35.960%)  route 12.092ns (64.040%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.946 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.946    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.185 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    18.185    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_5
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.484    18.652    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.239    
                         clock uncertainty           -0.079    19.160    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.862ns  (logic 6.770ns (35.892%)  route 12.092ns (64.108%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.946 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.946    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.165 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    18.165    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_7
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.484    18.652    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.239    
                         clock uncertainty           -0.079    19.160    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -18.165    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.849ns  (logic 6.757ns (35.847%)  route 12.092ns (64.153%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.152 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.152    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.079    19.161    
    SLICE_X28Y58         FDRE (Setup_fdre_C_D)        0.109    19.270    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.270    
                         arrival time                         -18.152    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.841ns  (logic 6.749ns (35.820%)  route 12.092ns (64.180%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.144 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.144    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.079    19.161    
    SLICE_X28Y58         FDRE (Setup_fdre_C_D)        0.109    19.270    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.270    
                         arrival time                         -18.144    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.765ns  (logic 6.673ns (35.560%)  route 12.092ns (64.440%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.068 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.068    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.079    19.161    
    SLICE_X28Y58         FDRE (Setup_fdre_C_D)        0.109    19.270    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.270    
                         arrival time                         -18.068    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.745ns  (logic 6.653ns (35.492%)  route 12.092ns (64.508%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.048 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.048    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.079    19.161    
    SLICE_X28Y58         FDRE (Setup_fdre_C_D)        0.109    19.270    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.270    
                         arrival time                         -18.048    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.732ns  (logic 6.640ns (35.447%)  route 12.092ns (64.553%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.035 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.035    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.079    19.161    
    SLICE_X28Y57         FDRE (Setup_fdre_C_D)        0.109    19.270    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.270    
                         arrival time                         -18.035    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.724ns  (logic 6.632ns (35.419%)  route 12.092ns (64.581%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.027 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.027    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.079    19.161    
    SLICE_X28Y57         FDRE (Setup_fdre_C_D)        0.109    19.270    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.270    
                         arrival time                         -18.027    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.320ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.648ns  (logic 6.556ns (35.156%)  route 12.092ns (64.844%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.951 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.951    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.079    19.161    
    SLICE_X28Y57         FDRE (Setup_fdre_C_D)        0.109    19.270    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.270    
                         arrival time                         -17.951    
  -------------------------------------------------------------------
                         slack                                  1.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.945%)  route 0.328ns (61.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.566    -0.495    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X32Y47         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[6]/Q
                         net (fo=1, routed)           0.082    -0.249    RV32I_pipelined_i/mux_reg_write_0/U0/output_bus[6]
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.204 r  RV32I_pipelined_i/mux_reg_write_0/U0/reg_write_input[6]_INST_0/O
                         net (fo=32, routed)          0.246     0.042    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/DIA0
    SLICE_X30Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.829    -0.734    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/WCLK
    SLICE_X30Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/RAMA/CLK
                         clock pessimism              0.503    -0.231    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.084    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.586    -0.475    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X37Y56         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/Q
                         net (fo=3, routed)           0.067    -0.267    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[1]
    SLICE_X37Y56         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.856    -0.707    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X37Y56         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[1]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.076    -0.399    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.717%)  route 0.249ns (60.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y54         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[11]/Q
                         net (fo=8, routed)           0.249    -0.089    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y10         RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.870    -0.693    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.424    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.241    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.248    -0.485    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.285    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.248    -0.485    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.285    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.248    -0.485    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.285    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.248    -0.485    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.285    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/CLK
                         clock pessimism              0.248    -0.485    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.285    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.248    -0.485    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.285    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/CLK
                         clock pessimism              0.248    -0.485    
    SLICE_X34Y50         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.285    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RV32I_pipelined_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y10     RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y10     RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8      RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8      RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y14     RV32I_pipelined_i/terminal_tld_0/U0/f_rom/ROM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y50     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RV32I_pipelined_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   RV32I_pipelined_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.966ns  (logic 6.874ns (36.243%)  route 12.092ns (63.757%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.946 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.946    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.269 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    18.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_6
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.484    18.652    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.239    
                         clock uncertainty           -0.080    19.159    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.109    19.268    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.268    
                         arrival time                         -18.269    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.882ns  (logic 6.790ns (35.960%)  route 12.092ns (64.040%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.946 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.946    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.185 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    18.185    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_5
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.484    18.652    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.239    
                         clock uncertainty           -0.080    19.159    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.109    19.268    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.268    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.862ns  (logic 6.770ns (35.892%)  route 12.092ns (64.108%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.946 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.946    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.165 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    18.165    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_7
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.484    18.652    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.239    
                         clock uncertainty           -0.080    19.159    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.109    19.268    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.268    
                         arrival time                         -18.165    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.849ns  (logic 6.757ns (35.847%)  route 12.092ns (64.153%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.152 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.152    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X28Y58         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -18.152    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.841ns  (logic 6.749ns (35.820%)  route 12.092ns (64.180%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.144 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.144    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X28Y58         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -18.144    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.765ns  (logic 6.673ns (35.560%)  route 12.092ns (64.440%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.068 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.068    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X28Y58         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -18.068    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.745ns  (logic 6.653ns (35.492%)  route 12.092ns (64.508%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.048 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.048    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X28Y58         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -18.048    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.732ns  (logic 6.640ns (35.447%)  route 12.092ns (64.553%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.035 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.035    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X28Y57         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -18.035    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.724ns  (logic 6.632ns (35.419%)  route 12.092ns (64.581%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.027 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.027    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X28Y57         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -18.027    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.648ns  (logic 6.556ns (35.156%)  route 12.092ns (64.844%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.951 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.951    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X28Y57         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -17.951    
  -------------------------------------------------------------------
                         slack                                  1.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.945%)  route 0.328ns (61.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.566    -0.495    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X32Y47         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[6]/Q
                         net (fo=1, routed)           0.082    -0.249    RV32I_pipelined_i/mux_reg_write_0/U0/output_bus[6]
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.204 r  RV32I_pipelined_i/mux_reg_write_0/U0/reg_write_input[6]_INST_0/O
                         net (fo=32, routed)          0.246     0.042    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/DIA0
    SLICE_X30Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.829    -0.734    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/WCLK
    SLICE_X30Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/RAMA/CLK
                         clock pessimism              0.503    -0.231    
                         clock uncertainty            0.080    -0.151    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.004    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.586    -0.475    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X37Y56         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/Q
                         net (fo=3, routed)           0.067    -0.267    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[1]
    SLICE_X37Y56         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.856    -0.707    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X37Y56         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[1]/C
                         clock pessimism              0.232    -0.475    
                         clock uncertainty            0.080    -0.395    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.076    -0.319    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.717%)  route 0.249ns (60.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y54         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[11]/Q
                         net (fo=8, routed)           0.249    -0.089    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y10         RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.870    -0.693    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.424    
                         clock uncertainty            0.080    -0.344    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.161    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.248    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.205    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.248    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.205    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.248    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.205    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.248    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.205    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/CLK
                         clock pessimism              0.248    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.205    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.248    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.205    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/CLK
                         clock pessimism              0.248    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X34Y50         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.205    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.966ns  (logic 6.874ns (36.243%)  route 12.092ns (63.757%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.946 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.946    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.269 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    18.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_6
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.484    18.652    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.239    
                         clock uncertainty           -0.080    19.159    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.109    19.268    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.268    
                         arrival time                         -18.269    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.882ns  (logic 6.790ns (35.960%)  route 12.092ns (64.040%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.946 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.946    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.185 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    18.185    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_5
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.484    18.652    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.239    
                         clock uncertainty           -0.080    19.159    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.109    19.268    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.268    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.862ns  (logic 6.770ns (35.892%)  route 12.092ns (64.108%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.946 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.946    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.165 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    18.165    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_7
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.484    18.652    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y59         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.239    
                         clock uncertainty           -0.080    19.159    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.109    19.268    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.268    
                         arrival time                         -18.165    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.849ns  (logic 6.757ns (35.847%)  route 12.092ns (64.153%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.152 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.152    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X28Y58         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -18.152    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.841ns  (logic 6.749ns (35.820%)  route 12.092ns (64.180%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.144 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.144    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X28Y58         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -18.144    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.765ns  (logic 6.673ns (35.560%)  route 12.092ns (64.440%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.068 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.068    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X28Y58         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -18.068    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.745ns  (logic 6.653ns (35.492%)  route 12.092ns (64.508%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.829    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.048 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.048    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y58         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X28Y58         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -18.048    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.732ns  (logic 6.640ns (35.447%)  route 12.092ns (64.553%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.035 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.035    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X28Y57         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -18.035    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.724ns  (logic 6.632ns (35.419%)  route 12.092ns (64.581%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.027 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.027    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X28Y57         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -18.027    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.648ns  (logic 6.556ns (35.156%)  route 12.092ns (64.844%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.661    -0.698    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X34Y50         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.180 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[1]/Q
                         net (fo=5, routed)           1.017     0.838    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[1]
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.150     0.988 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[1]_INST_0/O
                         net (fo=95, routed)          0.918     1.906    RV32I_pipelined_i/ALU_0/U0/B[1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.332     2.238 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.238    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_8_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.770 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.001     2.770    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.884 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.884    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.998    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.281     4.393    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y54         LUT5 (Prop_lut5_I3_O)        0.152     4.545 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25/O
                         net (fo=1, routed)           0.694     5.240    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_25_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.326     5.566 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16/O
                         net (fo=2, routed)           0.723     6.289    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.623     7.036    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.160 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.778     7.938    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1/O
                         net (fo=1, routed)           0.599     8.660    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.045 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.045    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.159    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.273    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.388    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[1]
                         net (fo=1, routed)           0.839    10.561    RV32I_pipelined_i/ALU_0/U0/operation4[26]
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.331    10.892 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.451    11.343    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.675 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.301    11.976    RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0_i_1_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.100 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[26]_INST_0/O
                         net (fo=2, routed)           0.984    13.084    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[26]
    SLICE_X22Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.799    14.007    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.507    14.638    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X26Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.762 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    15.208    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.124    15.332 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.712    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.419    16.587    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    16.711 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.711    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.244 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.244    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.361    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.478    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.712    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.951 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.951    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.485    18.653    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y57         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X28Y57         FDRE (Setup_fdre_C_D)        0.109    19.269    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                         -17.951    
  -------------------------------------------------------------------
                         slack                                  1.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.945%)  route 0.328ns (61.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.566    -0.495    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X32Y47         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[6]/Q
                         net (fo=1, routed)           0.082    -0.249    RV32I_pipelined_i/mux_reg_write_0/U0/output_bus[6]
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.204 r  RV32I_pipelined_i/mux_reg_write_0/U0/reg_write_input[6]_INST_0/O
                         net (fo=32, routed)          0.246     0.042    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/DIA0
    SLICE_X30Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.829    -0.734    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/WCLK
    SLICE_X30Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/RAMA/CLK
                         clock pessimism              0.503    -0.231    
                         clock uncertainty            0.080    -0.151    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.004    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.586    -0.475    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X37Y56         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/Q
                         net (fo=3, routed)           0.067    -0.267    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[1]
    SLICE_X37Y56         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.856    -0.707    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X37Y56         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[1]/C
                         clock pessimism              0.232    -0.475    
                         clock uncertainty            0.080    -0.395    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.076    -0.319    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.717%)  route 0.249ns (60.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X28Y54         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[11]/Q
                         net (fo=8, routed)           0.249    -0.089    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y10         RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.870    -0.693    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.424    
                         clock uncertainty            0.080    -0.344    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.161    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.248    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.205    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.248    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.205    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.248    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.205    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.248    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.205    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/CLK
                         clock pessimism              0.248    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.205    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.248    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.205    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.034%)  route 0.208ns (55.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.559    -0.502    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X34Y53         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[11]/Q
                         net (fo=83, routed)          0.208    -0.129    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD4
    SLICE_X34Y50         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.830    -0.733    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X34Y50         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/CLK
                         clock pessimism              0.248    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X34Y50         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.205    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.075    





