# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Midterm.srcs/sources_1/imports/Vivado-2021/okLibrary.vhd" \

# Do not sort compile order
nosort
