<stg><name>hwmm_layer1</name>


<trans_list>

<trans id="1412" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1904" from="2" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1905" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1893" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1894" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1895" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1896" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1897" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1898" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1899" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1900" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1901" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1902" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1903" from="13" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1918" from="15" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1919" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1907" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1908" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1909" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1910" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1911" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1912" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1913" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1914" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1915" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1916" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1917" from="26" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1932" from="28" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1933" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1921" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1922" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1923" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1924" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1925" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1926" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1927" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1928" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1929" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1930" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1931" from="39" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1946" from="41" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1947" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1935" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1936" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1937" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1938" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1939" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1940" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1941" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1942" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1943" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1944" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1945" from="52" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1960" from="54" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1961" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1949" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1950" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1951" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1952" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1953" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1954" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1955" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1956" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1957" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1958" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1959" from="65" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1974" from="67" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1975" from="67" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1963" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1964" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1965" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1966" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1967" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1968" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1969" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1970" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1971" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1972" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1973" from="78" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1988" from="80" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1989" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1977" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1978" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1979" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1980" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1981" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1982" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1983" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1984" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1985" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1986" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1987" from="91" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2002" from="93" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2003" from="93" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1991" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1992" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1993" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1994" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1995" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1996" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1997" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1998" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1999" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2000" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2001" from="104" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2016" from="106" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2017" from="106" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2005" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2006" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2007" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2008" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2009" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2010" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2011" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2012" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2013" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2014" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2015" from="117" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2030" from="119" to="131">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2031" from="119" to="120">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2019" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2020" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2021" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2022" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2023" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2024" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2025" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2026" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2027" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2028" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2029" from="130" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1562" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2044" from="132" to="144">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2045" from="132" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2033" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2034" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2035" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2036" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2037" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2038" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2039" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2040" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2041" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2042" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2043" from="143" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1577" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2058" from="145" to="157">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2059" from="145" to="146">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2047" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2048" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2049" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2050" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2051" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2052" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2053" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2054" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2055" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2056" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2057" from="156" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2072" from="158" to="170">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2073" from="158" to="159">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2061" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2062" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2063" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2064" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2065" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2066" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2067" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2068" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2069" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2070" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2071" from="169" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1607" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2086" from="171" to="183">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2087" from="171" to="172">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2075" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2076" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2077" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2078" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2079" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2080" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2081" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2082" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2083" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2084" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2085" from="182" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1622" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2100" from="184" to="196">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2101" from="184" to="185">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2089" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2090" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2091" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2092" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2093" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2094" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2095" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2096" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2097" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2098" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2099" from="195" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1637" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2114" from="197" to="209">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2115" from="197" to="198">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2103" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2104" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2105" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2106" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2107" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2108" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2109" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2110" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2111" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2112" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2113" from="208" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1652" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2128" from="210" to="222">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2129" from="210" to="211">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2117" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2118" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2119" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2120" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2121" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2122" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2123" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2124" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2125" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2126" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2127" from="221" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2142" from="223" to="235">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2143" from="223" to="224">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2131" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2132" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2133" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2134" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2135" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2136" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2137" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2138" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2139" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2140" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2141" from="234" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1682" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2156" from="236" to="248">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2157" from="236" to="237">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2145" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2146" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2147" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2149" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2150" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2151" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2153" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2154" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2155" from="247" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1697" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2170" from="249" to="261">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2171" from="249" to="250">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2159" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2160" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2161" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2162" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2163" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2164" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2165" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2166" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2167" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2168" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2169" from="260" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1712" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2184" from="262" to="274">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2185" from="262" to="263">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2173" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2174" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2175" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2176" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2177" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2178" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2179" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2180" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2181" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2182" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2183" from="273" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1727" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2198" from="275" to="287">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2199" from="275" to="276">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2187" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2188" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2189" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2190" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2191" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2192" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2193" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2194" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2195" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2196" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2197" from="286" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1742" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2212" from="288" to="300">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2213" from="288" to="289">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2201" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2202" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2203" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2204" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2205" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2206" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2207" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2208" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2209" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2210" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2211" from="299" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1757" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2226" from="301" to="313">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2227" from="301" to="302">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2215" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2216" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2217" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2218" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2219" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2220" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2221" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2222" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2223" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2224" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2225" from="312" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2240" from="314" to="326">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2241" from="314" to="315">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2229" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2230" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2231" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2232" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2233" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2234" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2235" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2236" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2237" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2238" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2239" from="325" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1787" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2254" from="327" to="339">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2255" from="327" to="328">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2243" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2244" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2245" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2246" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2247" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2248" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2249" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2250" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2251" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2252" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2253" from="338" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1802" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2268" from="340" to="352">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2269" from="340" to="341">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2257" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2258" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2259" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2260" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2261" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2262" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2263" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2264" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2265" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2266" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2267" from="351" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1817" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2282" from="353" to="365">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2283" from="353" to="354">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2271" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2272" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2273" from="356" to="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2274" from="357" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2275" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2276" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2277" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2278" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2279" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2280" from="363" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2281" from="364" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1832" from="365" to="366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2296" from="366" to="378">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2297" from="366" to="367">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2285" from="367" to="368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2286" from="368" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2287" from="369" to="370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2288" from="370" to="371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2289" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2290" from="372" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2291" from="373" to="374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2292" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2293" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2294" from="376" to="377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2295" from="377" to="366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1847" from="378" to="379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2310" from="379" to="391">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2311" from="379" to="380">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2299" from="380" to="381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2300" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2301" from="382" to="383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2302" from="383" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2303" from="384" to="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2304" from="385" to="386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2305" from="386" to="387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2306" from="387" to="388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2307" from="388" to="389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2308" from="389" to="390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2309" from="390" to="379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1862" from="391" to="392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2324" from="392" to="404">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2325" from="392" to="393">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2313" from="393" to="394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2314" from="394" to="395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2315" from="395" to="396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2316" from="396" to="397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2317" from="397" to="398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2318" from="398" to="399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2319" from="399" to="400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2320" from="400" to="401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2321" from="401" to="402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2322" from="402" to="403">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2323" from="403" to="392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1877" from="404" to="405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2338" from="405" to="417">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2339" from="405" to="406">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2327" from="406" to="407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2328" from="407" to="408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2329" from="408" to="409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2330" from="409" to="410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2331" from="410" to="411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2332" from="411" to="412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2333" from="412" to="413">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2334" from="413" to="414">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2335" from="414" to="415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2336" from="415" to="416">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2337" from="416" to="405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k = phi i7 %add_ln10, void %.split63, i7 0, void

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum = phi i32 %sum_1, void %.split63, i32 0, void

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10 = add i7 %k, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10 = icmp_eq  i7 %k, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10, void %.split63, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="7">
<![CDATA[
.split63:0 %k_cast = zext i7 %k

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split63:2 %input_img_addr = getelementptr i32 %input_img, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="input_img_addr"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="7">
<![CDATA[
.split63:3 %input_img_load = load i7 %input_img_addr

]]></Node>
<StgValue><ssdm name="input_img_load"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split63:5 %layer1_weights_0_addr = getelementptr i32 %layer1_weights_0, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_0_addr"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="7">
<![CDATA[
.split63:6 %layer1_weights_0_load = load i7 %layer1_weights_0_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_0_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="432" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="7">
<![CDATA[
.split63:3 %input_img_load = load i7 %input_img_addr

]]></Node>
<StgValue><ssdm name="input_img_load"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="7">
<![CDATA[
.split63:6 %layer1_weights_0_load = load i7 %layer1_weights_0_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_0_load"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split63:8 %icmp_ln12 = icmp_eq  i7 %add_ln10, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
.split63:4 %bitcast_ln12 = bitcast i32 %input_img_load

]]></Node>
<StgValue><ssdm name="bitcast_ln12"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split63:7 %mul = fmul i32 %bitcast_ln12, i32 %layer1_weights_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="437" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split63:7 %mul = fmul i32 %bitcast_ln12, i32 %layer1_weights_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="438" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split63:7 %mul = fmul i32 %bitcast_ln12, i32 %layer1_weights_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="439" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split63:7 %mul = fmul i32 %bitcast_ln12, i32 %layer1_weights_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="440" st_id="8" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split63:9 %sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln12

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="441" st_id="9" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split63:9 %sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln12

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="442" st_id="10" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split63:9 %sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln12

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="443" st_id="11" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split63:9 %sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln12

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="444" st_id="12" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split63:9 %sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln12

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="445" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split63:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split63:9 %sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln12

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
.split63:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="448" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr = getelementptr i32 %output_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_0_addr"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum, i5 %output_0_addr

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="451" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_1 = phi i7 %add_ln10_1, void %.split61, i7 0, void

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="452" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_2 = phi i32 %sum_3, void %.split61, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="453" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_1 = add i7 %k_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_1"/></StgValue>
</operation>

<operation id="454" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="455" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_1 = icmp_eq  i7 %k_1, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_1"/></StgValue>
</operation>

<operation id="456" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="457" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_1, void %.split61, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="458" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="7">
<![CDATA[
.split61:0 %k_1_cast = zext i7 %k_1

]]></Node>
<StgValue><ssdm name="k_1_cast"/></StgValue>
</operation>

<operation id="459" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split61:2 %input_img_addr_1 = getelementptr i32 %input_img, i64 0, i64 %k_1_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_1"/></StgValue>
</operation>

<operation id="460" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="7">
<![CDATA[
.split61:3 %input_img_load_1 = load i7 %input_img_addr_1

]]></Node>
<StgValue><ssdm name="input_img_load_1"/></StgValue>
</operation>

<operation id="461" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split61:5 %layer1_weights_1_addr = getelementptr i32 %layer1_weights_1, i64 0, i64 %k_1_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_1_addr"/></StgValue>
</operation>

<operation id="462" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="7">
<![CDATA[
.split61:6 %layer1_weights_1_load = load i7 %layer1_weights_1_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_1_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="463" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="7">
<![CDATA[
.split61:3 %input_img_load_1 = load i7 %input_img_addr_1

]]></Node>
<StgValue><ssdm name="input_img_load_1"/></StgValue>
</operation>

<operation id="464" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="7">
<![CDATA[
.split61:6 %layer1_weights_1_load = load i7 %layer1_weights_1_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_1_load"/></StgValue>
</operation>

<operation id="465" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split61:8 %icmp_ln12_1 = icmp_eq  i7 %add_ln10_1, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="466" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
.split61:4 %bitcast_ln12_1 = bitcast i32 %input_img_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln12_1"/></StgValue>
</operation>

<operation id="467" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split61:7 %mul_1 = fmul i32 %bitcast_ln12_1, i32 %layer1_weights_1_load

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="468" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split61:7 %mul_1 = fmul i32 %bitcast_ln12_1, i32 %layer1_weights_1_load

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="469" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split61:7 %mul_1 = fmul i32 %bitcast_ln12_1, i32 %layer1_weights_1_load

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="470" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split61:7 %mul_1 = fmul i32 %bitcast_ln12_1, i32 %layer1_weights_1_load

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="471" st_id="21" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split61:9 %sum_3 = facc i32 @_ssdm_op_FACC, i32 %mul_1, i1 %icmp_ln12_1

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="472" st_id="22" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split61:9 %sum_3 = facc i32 @_ssdm_op_FACC, i32 %mul_1, i1 %icmp_ln12_1

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="473" st_id="23" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split61:9 %sum_3 = facc i32 @_ssdm_op_FACC, i32 %mul_1, i1 %icmp_ln12_1

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="474" st_id="24" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split61:9 %sum_3 = facc i32 @_ssdm_op_FACC, i32 %mul_1, i1 %icmp_ln12_1

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="475" st_id="25" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split61:9 %sum_3 = facc i32 @_ssdm_op_FACC, i32 %mul_1, i1 %icmp_ln12_1

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="476" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split61:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="477" st_id="26" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split61:9 %sum_3 = facc i32 @_ssdm_op_FACC, i32 %mul_1, i1 %icmp_ln12_1

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="478" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
.split61:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="479" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_1 = getelementptr i32 %output_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="output_0_addr_1"/></StgValue>
</operation>

<operation id="480" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_2, i5 %output_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="481" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="482" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_2 = phi i7 %add_ln10_2, void %.split59, i7 0, void

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="483" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_4 = phi i32 %sum_5, void %.split59, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="484" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_2 = add i7 %k_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_2"/></StgValue>
</operation>

<operation id="485" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="486" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_2 = icmp_eq  i7 %k_2, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_2"/></StgValue>
</operation>

<operation id="487" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="488" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_2, void %.split59, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="489" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="7">
<![CDATA[
.split59:0 %k_2_cast = zext i7 %k_2

]]></Node>
<StgValue><ssdm name="k_2_cast"/></StgValue>
</operation>

<operation id="490" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split59:2 %input_img_addr_2 = getelementptr i32 %input_img, i64 0, i64 %k_2_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_2"/></StgValue>
</operation>

<operation id="491" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="7">
<![CDATA[
.split59:3 %input_img_load_2 = load i7 %input_img_addr_2

]]></Node>
<StgValue><ssdm name="input_img_load_2"/></StgValue>
</operation>

<operation id="492" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split59:5 %layer1_weights_2_addr = getelementptr i32 %layer1_weights_2, i64 0, i64 %k_2_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_2_addr"/></StgValue>
</operation>

<operation id="493" st_id="28" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="7">
<![CDATA[
.split59:6 %layer1_weights_2_load = load i7 %layer1_weights_2_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_2_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="494" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="7">
<![CDATA[
.split59:3 %input_img_load_2 = load i7 %input_img_addr_2

]]></Node>
<StgValue><ssdm name="input_img_load_2"/></StgValue>
</operation>

<operation id="495" st_id="29" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="7">
<![CDATA[
.split59:6 %layer1_weights_2_load = load i7 %layer1_weights_2_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_2_load"/></StgValue>
</operation>

<operation id="496" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split59:8 %icmp_ln12_2 = icmp_eq  i7 %add_ln10_2, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="497" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
.split59:4 %bitcast_ln12_2 = bitcast i32 %input_img_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln12_2"/></StgValue>
</operation>

<operation id="498" st_id="30" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split59:7 %mul_2 = fmul i32 %bitcast_ln12_2, i32 %layer1_weights_2_load

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="499" st_id="31" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split59:7 %mul_2 = fmul i32 %bitcast_ln12_2, i32 %layer1_weights_2_load

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="500" st_id="32" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split59:7 %mul_2 = fmul i32 %bitcast_ln12_2, i32 %layer1_weights_2_load

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="501" st_id="33" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split59:7 %mul_2 = fmul i32 %bitcast_ln12_2, i32 %layer1_weights_2_load

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="502" st_id="34" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split59:9 %sum_5 = facc i32 @_ssdm_op_FACC, i32 %mul_2, i1 %icmp_ln12_2

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="503" st_id="35" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split59:9 %sum_5 = facc i32 @_ssdm_op_FACC, i32 %mul_2, i1 %icmp_ln12_2

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="504" st_id="36" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split59:9 %sum_5 = facc i32 @_ssdm_op_FACC, i32 %mul_2, i1 %icmp_ln12_2

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="505" st_id="37" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split59:9 %sum_5 = facc i32 @_ssdm_op_FACC, i32 %mul_2, i1 %icmp_ln12_2

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="506" st_id="38" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split59:9 %sum_5 = facc i32 @_ssdm_op_FACC, i32 %mul_2, i1 %icmp_ln12_2

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="507" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split59:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="508" st_id="39" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split59:9 %sum_5 = facc i32 @_ssdm_op_FACC, i32 %mul_2, i1 %icmp_ln12_2

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="509" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
.split59:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="510" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_2 = getelementptr i32 %output_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="output_0_addr_2"/></StgValue>
</operation>

<operation id="511" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_4, i5 %output_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="512" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="513" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_3 = phi i7 %add_ln10_3, void %.split57, i7 0, void

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="514" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_6 = phi i32 %sum_7, void %.split57, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="515" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_3 = add i7 %k_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_3"/></StgValue>
</operation>

<operation id="516" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="517" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_3 = icmp_eq  i7 %k_3, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_3"/></StgValue>
</operation>

<operation id="518" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="519" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_3, void %.split57, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="520" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="7">
<![CDATA[
.split57:0 %k_3_cast = zext i7 %k_3

]]></Node>
<StgValue><ssdm name="k_3_cast"/></StgValue>
</operation>

<operation id="521" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split57:2 %input_img_addr_3 = getelementptr i32 %input_img, i64 0, i64 %k_3_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_3"/></StgValue>
</operation>

<operation id="522" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="7">
<![CDATA[
.split57:3 %input_img_load_3 = load i7 %input_img_addr_3

]]></Node>
<StgValue><ssdm name="input_img_load_3"/></StgValue>
</operation>

<operation id="523" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split57:5 %layer1_weights_3_addr = getelementptr i32 %layer1_weights_3, i64 0, i64 %k_3_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_3_addr"/></StgValue>
</operation>

<operation id="524" st_id="41" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="7">
<![CDATA[
.split57:6 %layer1_weights_3_load = load i7 %layer1_weights_3_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_3_load"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="525" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="7">
<![CDATA[
.split57:3 %input_img_load_3 = load i7 %input_img_addr_3

]]></Node>
<StgValue><ssdm name="input_img_load_3"/></StgValue>
</operation>

<operation id="526" st_id="42" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="7">
<![CDATA[
.split57:6 %layer1_weights_3_load = load i7 %layer1_weights_3_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_3_load"/></StgValue>
</operation>

<operation id="527" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split57:8 %icmp_ln12_3 = icmp_eq  i7 %add_ln10_3, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="528" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
.split57:4 %bitcast_ln12_3 = bitcast i32 %input_img_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln12_3"/></StgValue>
</operation>

<operation id="529" st_id="43" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split57:7 %mul_3 = fmul i32 %bitcast_ln12_3, i32 %layer1_weights_3_load

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="530" st_id="44" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split57:7 %mul_3 = fmul i32 %bitcast_ln12_3, i32 %layer1_weights_3_load

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="531" st_id="45" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split57:7 %mul_3 = fmul i32 %bitcast_ln12_3, i32 %layer1_weights_3_load

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="532" st_id="46" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split57:7 %mul_3 = fmul i32 %bitcast_ln12_3, i32 %layer1_weights_3_load

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="533" st_id="47" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split57:9 %sum_7 = facc i32 @_ssdm_op_FACC, i32 %mul_3, i1 %icmp_ln12_3

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="534" st_id="48" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split57:9 %sum_7 = facc i32 @_ssdm_op_FACC, i32 %mul_3, i1 %icmp_ln12_3

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="535" st_id="49" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split57:9 %sum_7 = facc i32 @_ssdm_op_FACC, i32 %mul_3, i1 %icmp_ln12_3

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="536" st_id="50" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split57:9 %sum_7 = facc i32 @_ssdm_op_FACC, i32 %mul_3, i1 %icmp_ln12_3

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="537" st_id="51" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split57:9 %sum_7 = facc i32 @_ssdm_op_FACC, i32 %mul_3, i1 %icmp_ln12_3

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="538" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split57:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="539" st_id="52" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split57:9 %sum_7 = facc i32 @_ssdm_op_FACC, i32 %mul_3, i1 %icmp_ln12_3

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="540" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
.split57:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="541" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_3 = getelementptr i32 %output_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="output_0_addr_3"/></StgValue>
</operation>

<operation id="542" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_6, i5 %output_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="543" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="544" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_4 = phi i7 %add_ln10_4, void %.split55, i7 0, void

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="545" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_8 = phi i32 %sum_9, void %.split55, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="546" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_4 = add i7 %k_4, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_4"/></StgValue>
</operation>

<operation id="547" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="548" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_4 = icmp_eq  i7 %k_4, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_4"/></StgValue>
</operation>

<operation id="549" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="550" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_4, void %.split55, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="551" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="7">
<![CDATA[
.split55:0 %k_4_cast = zext i7 %k_4

]]></Node>
<StgValue><ssdm name="k_4_cast"/></StgValue>
</operation>

<operation id="552" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split55:2 %input_img_addr_4 = getelementptr i32 %input_img, i64 0, i64 %k_4_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_4"/></StgValue>
</operation>

<operation id="553" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="7">
<![CDATA[
.split55:3 %input_img_load_4 = load i7 %input_img_addr_4

]]></Node>
<StgValue><ssdm name="input_img_load_4"/></StgValue>
</operation>

<operation id="554" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split55:5 %layer1_weights_4_addr = getelementptr i32 %layer1_weights_4, i64 0, i64 %k_4_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_4_addr"/></StgValue>
</operation>

<operation id="555" st_id="54" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="7">
<![CDATA[
.split55:6 %layer1_weights_4_load = load i7 %layer1_weights_4_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_4_load"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="556" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="7">
<![CDATA[
.split55:3 %input_img_load_4 = load i7 %input_img_addr_4

]]></Node>
<StgValue><ssdm name="input_img_load_4"/></StgValue>
</operation>

<operation id="557" st_id="55" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="7">
<![CDATA[
.split55:6 %layer1_weights_4_load = load i7 %layer1_weights_4_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_4_load"/></StgValue>
</operation>

<operation id="558" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split55:8 %icmp_ln12_4 = icmp_eq  i7 %add_ln10_4, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_4"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="559" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
.split55:4 %bitcast_ln12_4 = bitcast i32 %input_img_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln12_4"/></StgValue>
</operation>

<operation id="560" st_id="56" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split55:7 %mul_4 = fmul i32 %bitcast_ln12_4, i32 %layer1_weights_4_load

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="561" st_id="57" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split55:7 %mul_4 = fmul i32 %bitcast_ln12_4, i32 %layer1_weights_4_load

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="562" st_id="58" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split55:7 %mul_4 = fmul i32 %bitcast_ln12_4, i32 %layer1_weights_4_load

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="563" st_id="59" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split55:7 %mul_4 = fmul i32 %bitcast_ln12_4, i32 %layer1_weights_4_load

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="564" st_id="60" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split55:9 %sum_9 = facc i32 @_ssdm_op_FACC, i32 %mul_4, i1 %icmp_ln12_4

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="565" st_id="61" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split55:9 %sum_9 = facc i32 @_ssdm_op_FACC, i32 %mul_4, i1 %icmp_ln12_4

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="566" st_id="62" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split55:9 %sum_9 = facc i32 @_ssdm_op_FACC, i32 %mul_4, i1 %icmp_ln12_4

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="567" st_id="63" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split55:9 %sum_9 = facc i32 @_ssdm_op_FACC, i32 %mul_4, i1 %icmp_ln12_4

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="568" st_id="64" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split55:9 %sum_9 = facc i32 @_ssdm_op_FACC, i32 %mul_4, i1 %icmp_ln12_4

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="569" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split55:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="570" st_id="65" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split55:9 %sum_9 = facc i32 @_ssdm_op_FACC, i32 %mul_4, i1 %icmp_ln12_4

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="571" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
.split55:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="572" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_4 = getelementptr i32 %output_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="output_0_addr_4"/></StgValue>
</operation>

<operation id="573" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_8, i5 %output_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="574" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="575" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_5 = phi i7 %add_ln10_5, void %.split53, i7 0, void

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="576" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_10 = phi i32 %sum_11, void %.split53, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="577" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_5 = add i7 %k_5, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_5"/></StgValue>
</operation>

<operation id="578" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="579" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_5 = icmp_eq  i7 %k_5, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_5"/></StgValue>
</operation>

<operation id="580" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="581" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_5, void %.split53, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="582" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="7">
<![CDATA[
.split53:0 %k_5_cast = zext i7 %k_5

]]></Node>
<StgValue><ssdm name="k_5_cast"/></StgValue>
</operation>

<operation id="583" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split53:2 %input_img_addr_5 = getelementptr i32 %input_img, i64 0, i64 %k_5_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_5"/></StgValue>
</operation>

<operation id="584" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="7">
<![CDATA[
.split53:3 %input_img_load_5 = load i7 %input_img_addr_5

]]></Node>
<StgValue><ssdm name="input_img_load_5"/></StgValue>
</operation>

<operation id="585" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split53:5 %layer1_weights_5_addr = getelementptr i32 %layer1_weights_5, i64 0, i64 %k_5_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_5_addr"/></StgValue>
</operation>

<operation id="586" st_id="67" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="7">
<![CDATA[
.split53:6 %layer1_weights_5_load = load i7 %layer1_weights_5_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_5_load"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="587" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="7">
<![CDATA[
.split53:3 %input_img_load_5 = load i7 %input_img_addr_5

]]></Node>
<StgValue><ssdm name="input_img_load_5"/></StgValue>
</operation>

<operation id="588" st_id="68" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="7">
<![CDATA[
.split53:6 %layer1_weights_5_load = load i7 %layer1_weights_5_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_5_load"/></StgValue>
</operation>

<operation id="589" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split53:8 %icmp_ln12_5 = icmp_eq  i7 %add_ln10_5, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_5"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="590" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
.split53:4 %bitcast_ln12_5 = bitcast i32 %input_img_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln12_5"/></StgValue>
</operation>

<operation id="591" st_id="69" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split53:7 %mul_5 = fmul i32 %bitcast_ln12_5, i32 %layer1_weights_5_load

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="592" st_id="70" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split53:7 %mul_5 = fmul i32 %bitcast_ln12_5, i32 %layer1_weights_5_load

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="593" st_id="71" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split53:7 %mul_5 = fmul i32 %bitcast_ln12_5, i32 %layer1_weights_5_load

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="594" st_id="72" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split53:7 %mul_5 = fmul i32 %bitcast_ln12_5, i32 %layer1_weights_5_load

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="595" st_id="73" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split53:9 %sum_11 = facc i32 @_ssdm_op_FACC, i32 %mul_5, i1 %icmp_ln12_5

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="596" st_id="74" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split53:9 %sum_11 = facc i32 @_ssdm_op_FACC, i32 %mul_5, i1 %icmp_ln12_5

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="597" st_id="75" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split53:9 %sum_11 = facc i32 @_ssdm_op_FACC, i32 %mul_5, i1 %icmp_ln12_5

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="598" st_id="76" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split53:9 %sum_11 = facc i32 @_ssdm_op_FACC, i32 %mul_5, i1 %icmp_ln12_5

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="599" st_id="77" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split53:9 %sum_11 = facc i32 @_ssdm_op_FACC, i32 %mul_5, i1 %icmp_ln12_5

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="600" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split53:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="601" st_id="78" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split53:9 %sum_11 = facc i32 @_ssdm_op_FACC, i32 %mul_5, i1 %icmp_ln12_5

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="602" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
.split53:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="603" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_5 = getelementptr i32 %output_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="output_0_addr_5"/></StgValue>
</operation>

<operation id="604" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_10, i5 %output_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="605" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="606" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_6 = phi i7 %add_ln10_6, void %.split51, i7 0, void

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="607" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_12 = phi i32 %sum_13, void %.split51, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="608" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_6 = add i7 %k_6, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_6"/></StgValue>
</operation>

<operation id="609" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="610" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_6 = icmp_eq  i7 %k_6, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_6"/></StgValue>
</operation>

<operation id="611" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="612" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_6, void %.split51, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="613" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="7">
<![CDATA[
.split51:0 %k_6_cast = zext i7 %k_6

]]></Node>
<StgValue><ssdm name="k_6_cast"/></StgValue>
</operation>

<operation id="614" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split51:2 %input_img_addr_6 = getelementptr i32 %input_img, i64 0, i64 %k_6_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_6"/></StgValue>
</operation>

<operation id="615" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="7">
<![CDATA[
.split51:3 %input_img_load_6 = load i7 %input_img_addr_6

]]></Node>
<StgValue><ssdm name="input_img_load_6"/></StgValue>
</operation>

<operation id="616" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split51:5 %layer1_weights_6_addr = getelementptr i32 %layer1_weights_6, i64 0, i64 %k_6_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_6_addr"/></StgValue>
</operation>

<operation id="617" st_id="80" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="7">
<![CDATA[
.split51:6 %layer1_weights_6_load = load i7 %layer1_weights_6_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_6_load"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="618" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="7">
<![CDATA[
.split51:3 %input_img_load_6 = load i7 %input_img_addr_6

]]></Node>
<StgValue><ssdm name="input_img_load_6"/></StgValue>
</operation>

<operation id="619" st_id="81" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="7">
<![CDATA[
.split51:6 %layer1_weights_6_load = load i7 %layer1_weights_6_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_6_load"/></StgValue>
</operation>

<operation id="620" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split51:8 %icmp_ln12_6 = icmp_eq  i7 %add_ln10_6, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_6"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="621" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
.split51:4 %bitcast_ln12_6 = bitcast i32 %input_img_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln12_6"/></StgValue>
</operation>

<operation id="622" st_id="82" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split51:7 %mul_6 = fmul i32 %bitcast_ln12_6, i32 %layer1_weights_6_load

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="623" st_id="83" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split51:7 %mul_6 = fmul i32 %bitcast_ln12_6, i32 %layer1_weights_6_load

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="624" st_id="84" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split51:7 %mul_6 = fmul i32 %bitcast_ln12_6, i32 %layer1_weights_6_load

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="625" st_id="85" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split51:7 %mul_6 = fmul i32 %bitcast_ln12_6, i32 %layer1_weights_6_load

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="626" st_id="86" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split51:9 %sum_13 = facc i32 @_ssdm_op_FACC, i32 %mul_6, i1 %icmp_ln12_6

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="627" st_id="87" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split51:9 %sum_13 = facc i32 @_ssdm_op_FACC, i32 %mul_6, i1 %icmp_ln12_6

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="628" st_id="88" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split51:9 %sum_13 = facc i32 @_ssdm_op_FACC, i32 %mul_6, i1 %icmp_ln12_6

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="629" st_id="89" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split51:9 %sum_13 = facc i32 @_ssdm_op_FACC, i32 %mul_6, i1 %icmp_ln12_6

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="630" st_id="90" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split51:9 %sum_13 = facc i32 @_ssdm_op_FACC, i32 %mul_6, i1 %icmp_ln12_6

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="631" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split51:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="632" st_id="91" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split51:9 %sum_13 = facc i32 @_ssdm_op_FACC, i32 %mul_6, i1 %icmp_ln12_6

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="633" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
.split51:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="634" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_6 = getelementptr i32 %output_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="output_0_addr_6"/></StgValue>
</operation>

<operation id="635" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_12, i5 %output_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="636" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="637" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_7 = phi i7 %add_ln10_7, void %.split49, i7 0, void

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="638" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_14 = phi i32 %sum_15, void %.split49, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="639" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_7 = add i7 %k_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_7"/></StgValue>
</operation>

<operation id="640" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="641" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_7 = icmp_eq  i7 %k_7, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_7"/></StgValue>
</operation>

<operation id="642" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="643" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_7, void %.split49, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="644" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="7">
<![CDATA[
.split49:0 %k_7_cast = zext i7 %k_7

]]></Node>
<StgValue><ssdm name="k_7_cast"/></StgValue>
</operation>

<operation id="645" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split49:2 %input_img_addr_7 = getelementptr i32 %input_img, i64 0, i64 %k_7_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_7"/></StgValue>
</operation>

<operation id="646" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="7">
<![CDATA[
.split49:3 %input_img_load_7 = load i7 %input_img_addr_7

]]></Node>
<StgValue><ssdm name="input_img_load_7"/></StgValue>
</operation>

<operation id="647" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split49:5 %layer1_weights_7_addr = getelementptr i32 %layer1_weights_7, i64 0, i64 %k_7_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_7_addr"/></StgValue>
</operation>

<operation id="648" st_id="93" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="7">
<![CDATA[
.split49:6 %layer1_weights_7_load = load i7 %layer1_weights_7_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_7_load"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="649" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="7">
<![CDATA[
.split49:3 %input_img_load_7 = load i7 %input_img_addr_7

]]></Node>
<StgValue><ssdm name="input_img_load_7"/></StgValue>
</operation>

<operation id="650" st_id="94" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="7">
<![CDATA[
.split49:6 %layer1_weights_7_load = load i7 %layer1_weights_7_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_7_load"/></StgValue>
</operation>

<operation id="651" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split49:8 %icmp_ln12_7 = icmp_eq  i7 %add_ln10_7, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_7"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="652" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
.split49:4 %bitcast_ln12_7 = bitcast i32 %input_img_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln12_7"/></StgValue>
</operation>

<operation id="653" st_id="95" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split49:7 %mul_7 = fmul i32 %bitcast_ln12_7, i32 %layer1_weights_7_load

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="654" st_id="96" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split49:7 %mul_7 = fmul i32 %bitcast_ln12_7, i32 %layer1_weights_7_load

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="655" st_id="97" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split49:7 %mul_7 = fmul i32 %bitcast_ln12_7, i32 %layer1_weights_7_load

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="656" st_id="98" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split49:7 %mul_7 = fmul i32 %bitcast_ln12_7, i32 %layer1_weights_7_load

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="657" st_id="99" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split49:9 %sum_15 = facc i32 @_ssdm_op_FACC, i32 %mul_7, i1 %icmp_ln12_7

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="658" st_id="100" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split49:9 %sum_15 = facc i32 @_ssdm_op_FACC, i32 %mul_7, i1 %icmp_ln12_7

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="659" st_id="101" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split49:9 %sum_15 = facc i32 @_ssdm_op_FACC, i32 %mul_7, i1 %icmp_ln12_7

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="660" st_id="102" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split49:9 %sum_15 = facc i32 @_ssdm_op_FACC, i32 %mul_7, i1 %icmp_ln12_7

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="661" st_id="103" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split49:9 %sum_15 = facc i32 @_ssdm_op_FACC, i32 %mul_7, i1 %icmp_ln12_7

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="662" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split49:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="663" st_id="104" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split49:9 %sum_15 = facc i32 @_ssdm_op_FACC, i32 %mul_7, i1 %icmp_ln12_7

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>

<operation id="664" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
.split49:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="665" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_7 = getelementptr i32 %output_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="output_0_addr_7"/></StgValue>
</operation>

<operation id="666" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_14, i5 %output_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="667" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="668" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_8 = phi i7 %add_ln10_8, void %.split47, i7 0, void

]]></Node>
<StgValue><ssdm name="k_8"/></StgValue>
</operation>

<operation id="669" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_16 = phi i32 %sum_17, void %.split47, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>

<operation id="670" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_8 = add i7 %k_8, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_8"/></StgValue>
</operation>

<operation id="671" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="672" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_8 = icmp_eq  i7 %k_8, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_8"/></StgValue>
</operation>

<operation id="673" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="674" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_8, void %.split47, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="675" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="7">
<![CDATA[
.split47:0 %k_8_cast = zext i7 %k_8

]]></Node>
<StgValue><ssdm name="k_8_cast"/></StgValue>
</operation>

<operation id="676" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split47:2 %input_img_addr_8 = getelementptr i32 %input_img, i64 0, i64 %k_8_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_8"/></StgValue>
</operation>

<operation id="677" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="7">
<![CDATA[
.split47:3 %input_img_load_8 = load i7 %input_img_addr_8

]]></Node>
<StgValue><ssdm name="input_img_load_8"/></StgValue>
</operation>

<operation id="678" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split47:5 %layer1_weights_8_addr = getelementptr i32 %layer1_weights_8, i64 0, i64 %k_8_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_8_addr"/></StgValue>
</operation>

<operation id="679" st_id="106" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="7">
<![CDATA[
.split47:6 %layer1_weights_8_load = load i7 %layer1_weights_8_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_8_load"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="680" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="7">
<![CDATA[
.split47:3 %input_img_load_8 = load i7 %input_img_addr_8

]]></Node>
<StgValue><ssdm name="input_img_load_8"/></StgValue>
</operation>

<operation id="681" st_id="107" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="7">
<![CDATA[
.split47:6 %layer1_weights_8_load = load i7 %layer1_weights_8_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_8_load"/></StgValue>
</operation>

<operation id="682" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split47:8 %icmp_ln12_8 = icmp_eq  i7 %add_ln10_8, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_8"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="683" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32">
<![CDATA[
.split47:4 %bitcast_ln12_8 = bitcast i32 %input_img_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln12_8"/></StgValue>
</operation>

<operation id="684" st_id="108" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split47:7 %mul_8 = fmul i32 %bitcast_ln12_8, i32 %layer1_weights_8_load

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="685" st_id="109" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split47:7 %mul_8 = fmul i32 %bitcast_ln12_8, i32 %layer1_weights_8_load

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="686" st_id="110" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split47:7 %mul_8 = fmul i32 %bitcast_ln12_8, i32 %layer1_weights_8_load

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="687" st_id="111" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split47:7 %mul_8 = fmul i32 %bitcast_ln12_8, i32 %layer1_weights_8_load

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="688" st_id="112" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split47:9 %sum_17 = facc i32 @_ssdm_op_FACC, i32 %mul_8, i1 %icmp_ln12_8

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="689" st_id="113" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split47:9 %sum_17 = facc i32 @_ssdm_op_FACC, i32 %mul_8, i1 %icmp_ln12_8

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="690" st_id="114" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split47:9 %sum_17 = facc i32 @_ssdm_op_FACC, i32 %mul_8, i1 %icmp_ln12_8

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="691" st_id="115" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split47:9 %sum_17 = facc i32 @_ssdm_op_FACC, i32 %mul_8, i1 %icmp_ln12_8

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="692" st_id="116" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split47:9 %sum_17 = facc i32 @_ssdm_op_FACC, i32 %mul_8, i1 %icmp_ln12_8

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="693" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split47:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="694" st_id="117" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split47:9 %sum_17 = facc i32 @_ssdm_op_FACC, i32 %mul_8, i1 %icmp_ln12_8

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>

<operation id="695" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
.split47:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="696" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_8 = getelementptr i32 %output_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="output_0_addr_8"/></StgValue>
</operation>

<operation id="697" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_16, i5 %output_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="698" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="699" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_9 = phi i7 %add_ln10_9, void %.split45, i7 0, void

]]></Node>
<StgValue><ssdm name="k_9"/></StgValue>
</operation>

<operation id="700" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_18 = phi i32 %sum_19, void %.split45, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>

<operation id="701" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_9 = add i7 %k_9, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_9"/></StgValue>
</operation>

<operation id="702" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="703" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_9 = icmp_eq  i7 %k_9, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_9"/></StgValue>
</operation>

<operation id="704" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="705" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_9, void %.split45, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="706" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="7">
<![CDATA[
.split45:0 %k_9_cast = zext i7 %k_9

]]></Node>
<StgValue><ssdm name="k_9_cast"/></StgValue>
</operation>

<operation id="707" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:2 %input_img_addr_9 = getelementptr i32 %input_img, i64 0, i64 %k_9_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_9"/></StgValue>
</operation>

<operation id="708" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="7">
<![CDATA[
.split45:3 %input_img_load_9 = load i7 %input_img_addr_9

]]></Node>
<StgValue><ssdm name="input_img_load_9"/></StgValue>
</operation>

<operation id="709" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:5 %layer1_weights_9_addr = getelementptr i32 %layer1_weights_9, i64 0, i64 %k_9_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_9_addr"/></StgValue>
</operation>

<operation id="710" st_id="119" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="7">
<![CDATA[
.split45:6 %layer1_weights_9_load = load i7 %layer1_weights_9_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_9_load"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="711" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="7">
<![CDATA[
.split45:3 %input_img_load_9 = load i7 %input_img_addr_9

]]></Node>
<StgValue><ssdm name="input_img_load_9"/></StgValue>
</operation>

<operation id="712" st_id="120" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="7">
<![CDATA[
.split45:6 %layer1_weights_9_load = load i7 %layer1_weights_9_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_9_load"/></StgValue>
</operation>

<operation id="713" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split45:8 %icmp_ln12_9 = icmp_eq  i7 %add_ln10_9, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_9"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="714" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
.split45:4 %bitcast_ln12_9 = bitcast i32 %input_img_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln12_9"/></StgValue>
</operation>

<operation id="715" st_id="121" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split45:7 %mul_9 = fmul i32 %bitcast_ln12_9, i32 %layer1_weights_9_load

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="716" st_id="122" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split45:7 %mul_9 = fmul i32 %bitcast_ln12_9, i32 %layer1_weights_9_load

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="717" st_id="123" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split45:7 %mul_9 = fmul i32 %bitcast_ln12_9, i32 %layer1_weights_9_load

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="718" st_id="124" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split45:7 %mul_9 = fmul i32 %bitcast_ln12_9, i32 %layer1_weights_9_load

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="719" st_id="125" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split45:9 %sum_19 = facc i32 @_ssdm_op_FACC, i32 %mul_9, i1 %icmp_ln12_9

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="720" st_id="126" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split45:9 %sum_19 = facc i32 @_ssdm_op_FACC, i32 %mul_9, i1 %icmp_ln12_9

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="721" st_id="127" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split45:9 %sum_19 = facc i32 @_ssdm_op_FACC, i32 %mul_9, i1 %icmp_ln12_9

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="722" st_id="128" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split45:9 %sum_19 = facc i32 @_ssdm_op_FACC, i32 %mul_9, i1 %icmp_ln12_9

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="723" st_id="129" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split45:9 %sum_19 = facc i32 @_ssdm_op_FACC, i32 %mul_9, i1 %icmp_ln12_9

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="724" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split45:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="725" st_id="130" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split45:9 %sum_19 = facc i32 @_ssdm_op_FACC, i32 %mul_9, i1 %icmp_ln12_9

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>

<operation id="726" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
.split45:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="727" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_9 = getelementptr i32 %output_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="output_0_addr_9"/></StgValue>
</operation>

<operation id="728" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_18, i5 %output_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="729" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="730" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_10 = phi i7 %add_ln10_10, void %.split43, i7 0, void

]]></Node>
<StgValue><ssdm name="k_10"/></StgValue>
</operation>

<operation id="731" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_20 = phi i32 %sum_21, void %.split43, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>

<operation id="732" st_id="132" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_10 = add i7 %k_10, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_10"/></StgValue>
</operation>

<operation id="733" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="734" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_10 = icmp_eq  i7 %k_10, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_10"/></StgValue>
</operation>

<operation id="735" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="736" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_10, void %.split43, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="737" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="7">
<![CDATA[
.split43:0 %k_10_cast = zext i7 %k_10

]]></Node>
<StgValue><ssdm name="k_10_cast"/></StgValue>
</operation>

<operation id="738" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split43:2 %input_img_addr_10 = getelementptr i32 %input_img, i64 0, i64 %k_10_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_10"/></StgValue>
</operation>

<operation id="739" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="7">
<![CDATA[
.split43:3 %input_img_load_10 = load i7 %input_img_addr_10

]]></Node>
<StgValue><ssdm name="input_img_load_10"/></StgValue>
</operation>

<operation id="740" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split43:5 %layer1_weights_10_addr = getelementptr i32 %layer1_weights_10, i64 0, i64 %k_10_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_10_addr"/></StgValue>
</operation>

<operation id="741" st_id="132" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="7">
<![CDATA[
.split43:6 %layer1_weights_10_load = load i7 %layer1_weights_10_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_10_load"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="742" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="7">
<![CDATA[
.split43:3 %input_img_load_10 = load i7 %input_img_addr_10

]]></Node>
<StgValue><ssdm name="input_img_load_10"/></StgValue>
</operation>

<operation id="743" st_id="133" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="7">
<![CDATA[
.split43:6 %layer1_weights_10_load = load i7 %layer1_weights_10_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_10_load"/></StgValue>
</operation>

<operation id="744" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split43:8 %icmp_ln12_10 = icmp_eq  i7 %add_ln10_10, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_10"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="745" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
.split43:4 %bitcast_ln12_10 = bitcast i32 %input_img_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln12_10"/></StgValue>
</operation>

<operation id="746" st_id="134" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split43:7 %mul_s = fmul i32 %bitcast_ln12_10, i32 %layer1_weights_10_load

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="747" st_id="135" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split43:7 %mul_s = fmul i32 %bitcast_ln12_10, i32 %layer1_weights_10_load

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="748" st_id="136" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split43:7 %mul_s = fmul i32 %bitcast_ln12_10, i32 %layer1_weights_10_load

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="749" st_id="137" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split43:7 %mul_s = fmul i32 %bitcast_ln12_10, i32 %layer1_weights_10_load

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="750" st_id="138" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split43:9 %sum_21 = facc i32 @_ssdm_op_FACC, i32 %mul_s, i1 %icmp_ln12_10

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="751" st_id="139" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split43:9 %sum_21 = facc i32 @_ssdm_op_FACC, i32 %mul_s, i1 %icmp_ln12_10

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="752" st_id="140" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split43:9 %sum_21 = facc i32 @_ssdm_op_FACC, i32 %mul_s, i1 %icmp_ln12_10

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="753" st_id="141" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split43:9 %sum_21 = facc i32 @_ssdm_op_FACC, i32 %mul_s, i1 %icmp_ln12_10

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="754" st_id="142" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split43:9 %sum_21 = facc i32 @_ssdm_op_FACC, i32 %mul_s, i1 %icmp_ln12_10

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="755" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split43:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="756" st_id="143" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split43:9 %sum_21 = facc i32 @_ssdm_op_FACC, i32 %mul_s, i1 %icmp_ln12_10

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>

<operation id="757" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
.split43:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="758" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_10 = getelementptr i32 %output_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="output_0_addr_10"/></StgValue>
</operation>

<operation id="759" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_20, i5 %output_0_addr_10

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="760" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="761" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_11 = phi i7 %add_ln10_11, void %.split41, i7 0, void

]]></Node>
<StgValue><ssdm name="k_11"/></StgValue>
</operation>

<operation id="762" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_22 = phi i32 %sum_23, void %.split41, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>

<operation id="763" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_11 = add i7 %k_11, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_11"/></StgValue>
</operation>

<operation id="764" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="765" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_11 = icmp_eq  i7 %k_11, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_11"/></StgValue>
</operation>

<operation id="766" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="767" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_11, void %.split41, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="768" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="7">
<![CDATA[
.split41:0 %k_11_cast = zext i7 %k_11

]]></Node>
<StgValue><ssdm name="k_11_cast"/></StgValue>
</operation>

<operation id="769" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split41:2 %input_img_addr_11 = getelementptr i32 %input_img, i64 0, i64 %k_11_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_11"/></StgValue>
</operation>

<operation id="770" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="7">
<![CDATA[
.split41:3 %input_img_load_11 = load i7 %input_img_addr_11

]]></Node>
<StgValue><ssdm name="input_img_load_11"/></StgValue>
</operation>

<operation id="771" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split41:5 %layer1_weights_11_addr = getelementptr i32 %layer1_weights_11, i64 0, i64 %k_11_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_11_addr"/></StgValue>
</operation>

<operation id="772" st_id="145" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="7">
<![CDATA[
.split41:6 %layer1_weights_11_load = load i7 %layer1_weights_11_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_11_load"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="773" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="7">
<![CDATA[
.split41:3 %input_img_load_11 = load i7 %input_img_addr_11

]]></Node>
<StgValue><ssdm name="input_img_load_11"/></StgValue>
</operation>

<operation id="774" st_id="146" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="7">
<![CDATA[
.split41:6 %layer1_weights_11_load = load i7 %layer1_weights_11_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_11_load"/></StgValue>
</operation>

<operation id="775" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split41:8 %icmp_ln12_11 = icmp_eq  i7 %add_ln10_11, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_11"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="776" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32">
<![CDATA[
.split41:4 %bitcast_ln12_11 = bitcast i32 %input_img_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln12_11"/></StgValue>
</operation>

<operation id="777" st_id="147" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split41:7 %mul_10 = fmul i32 %bitcast_ln12_11, i32 %layer1_weights_11_load

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="778" st_id="148" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split41:7 %mul_10 = fmul i32 %bitcast_ln12_11, i32 %layer1_weights_11_load

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="779" st_id="149" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split41:7 %mul_10 = fmul i32 %bitcast_ln12_11, i32 %layer1_weights_11_load

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="780" st_id="150" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split41:7 %mul_10 = fmul i32 %bitcast_ln12_11, i32 %layer1_weights_11_load

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="781" st_id="151" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split41:9 %sum_23 = facc i32 @_ssdm_op_FACC, i32 %mul_10, i1 %icmp_ln12_11

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="782" st_id="152" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split41:9 %sum_23 = facc i32 @_ssdm_op_FACC, i32 %mul_10, i1 %icmp_ln12_11

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="783" st_id="153" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split41:9 %sum_23 = facc i32 @_ssdm_op_FACC, i32 %mul_10, i1 %icmp_ln12_11

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="784" st_id="154" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split41:9 %sum_23 = facc i32 @_ssdm_op_FACC, i32 %mul_10, i1 %icmp_ln12_11

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="785" st_id="155" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split41:9 %sum_23 = facc i32 @_ssdm_op_FACC, i32 %mul_10, i1 %icmp_ln12_11

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="786" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="787" st_id="156" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split41:9 %sum_23 = facc i32 @_ssdm_op_FACC, i32 %mul_10, i1 %icmp_ln12_11

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>

<operation id="788" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
.split41:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="789" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_11 = getelementptr i32 %output_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="output_0_addr_11"/></StgValue>
</operation>

<operation id="790" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_22, i5 %output_0_addr_11

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="791" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="792" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_12 = phi i7 %add_ln10_12, void %.split39, i7 0, void

]]></Node>
<StgValue><ssdm name="k_12"/></StgValue>
</operation>

<operation id="793" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_24 = phi i32 %sum_25, void %.split39, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>

<operation id="794" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_12 = add i7 %k_12, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_12"/></StgValue>
</operation>

<operation id="795" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="796" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_12 = icmp_eq  i7 %k_12, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_12"/></StgValue>
</operation>

<operation id="797" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="798" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_12, void %.split39, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="799" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="7">
<![CDATA[
.split39:0 %k_12_cast = zext i7 %k_12

]]></Node>
<StgValue><ssdm name="k_12_cast"/></StgValue>
</operation>

<operation id="800" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split39:2 %input_img_addr_12 = getelementptr i32 %input_img, i64 0, i64 %k_12_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_12"/></StgValue>
</operation>

<operation id="801" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="7">
<![CDATA[
.split39:3 %input_img_load_12 = load i7 %input_img_addr_12

]]></Node>
<StgValue><ssdm name="input_img_load_12"/></StgValue>
</operation>

<operation id="802" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split39:5 %layer1_weights_12_addr = getelementptr i32 %layer1_weights_12, i64 0, i64 %k_12_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_12_addr"/></StgValue>
</operation>

<operation id="803" st_id="158" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="7">
<![CDATA[
.split39:6 %layer1_weights_12_load = load i7 %layer1_weights_12_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_12_load"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="804" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="7">
<![CDATA[
.split39:3 %input_img_load_12 = load i7 %input_img_addr_12

]]></Node>
<StgValue><ssdm name="input_img_load_12"/></StgValue>
</operation>

<operation id="805" st_id="159" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="7">
<![CDATA[
.split39:6 %layer1_weights_12_load = load i7 %layer1_weights_12_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_12_load"/></StgValue>
</operation>

<operation id="806" st_id="159" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split39:8 %icmp_ln12_12 = icmp_eq  i7 %add_ln10_12, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_12"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="807" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32">
<![CDATA[
.split39:4 %bitcast_ln12_12 = bitcast i32 %input_img_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln12_12"/></StgValue>
</operation>

<operation id="808" st_id="160" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split39:7 %mul_11 = fmul i32 %bitcast_ln12_12, i32 %layer1_weights_12_load

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="809" st_id="161" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split39:7 %mul_11 = fmul i32 %bitcast_ln12_12, i32 %layer1_weights_12_load

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="810" st_id="162" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split39:7 %mul_11 = fmul i32 %bitcast_ln12_12, i32 %layer1_weights_12_load

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="811" st_id="163" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split39:7 %mul_11 = fmul i32 %bitcast_ln12_12, i32 %layer1_weights_12_load

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="812" st_id="164" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split39:9 %sum_25 = facc i32 @_ssdm_op_FACC, i32 %mul_11, i1 %icmp_ln12_12

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="813" st_id="165" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split39:9 %sum_25 = facc i32 @_ssdm_op_FACC, i32 %mul_11, i1 %icmp_ln12_12

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="814" st_id="166" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split39:9 %sum_25 = facc i32 @_ssdm_op_FACC, i32 %mul_11, i1 %icmp_ln12_12

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="815" st_id="167" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split39:9 %sum_25 = facc i32 @_ssdm_op_FACC, i32 %mul_11, i1 %icmp_ln12_12

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="816" st_id="168" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split39:9 %sum_25 = facc i32 @_ssdm_op_FACC, i32 %mul_11, i1 %icmp_ln12_12

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="817" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split39:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="818" st_id="169" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split39:9 %sum_25 = facc i32 @_ssdm_op_FACC, i32 %mul_11, i1 %icmp_ln12_12

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>

<operation id="819" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
.split39:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="820" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_12 = getelementptr i32 %output_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="output_0_addr_12"/></StgValue>
</operation>

<operation id="821" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_24, i5 %output_0_addr_12

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="822" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="823" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_13 = phi i7 %add_ln10_13, void %.split37, i7 0, void

]]></Node>
<StgValue><ssdm name="k_13"/></StgValue>
</operation>

<operation id="824" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_26 = phi i32 %sum_27, void %.split37, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>

<operation id="825" st_id="171" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_13 = add i7 %k_13, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_13"/></StgValue>
</operation>

<operation id="826" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="827" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_13 = icmp_eq  i7 %k_13, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_13"/></StgValue>
</operation>

<operation id="828" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="829" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_13, void %.split37, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="830" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="7">
<![CDATA[
.split37:0 %k_13_cast = zext i7 %k_13

]]></Node>
<StgValue><ssdm name="k_13_cast"/></StgValue>
</operation>

<operation id="831" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split37:2 %input_img_addr_13 = getelementptr i32 %input_img, i64 0, i64 %k_13_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_13"/></StgValue>
</operation>

<operation id="832" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="7">
<![CDATA[
.split37:3 %input_img_load_13 = load i7 %input_img_addr_13

]]></Node>
<StgValue><ssdm name="input_img_load_13"/></StgValue>
</operation>

<operation id="833" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split37:5 %layer1_weights_13_addr = getelementptr i32 %layer1_weights_13, i64 0, i64 %k_13_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_13_addr"/></StgValue>
</operation>

<operation id="834" st_id="171" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="7">
<![CDATA[
.split37:6 %layer1_weights_13_load = load i7 %layer1_weights_13_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_13_load"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="835" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="7">
<![CDATA[
.split37:3 %input_img_load_13 = load i7 %input_img_addr_13

]]></Node>
<StgValue><ssdm name="input_img_load_13"/></StgValue>
</operation>

<operation id="836" st_id="172" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="7">
<![CDATA[
.split37:6 %layer1_weights_13_load = load i7 %layer1_weights_13_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_13_load"/></StgValue>
</operation>

<operation id="837" st_id="172" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split37:8 %icmp_ln12_13 = icmp_eq  i7 %add_ln10_13, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_13"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="838" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32">
<![CDATA[
.split37:4 %bitcast_ln12_13 = bitcast i32 %input_img_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln12_13"/></StgValue>
</operation>

<operation id="839" st_id="173" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split37:7 %mul_12 = fmul i32 %bitcast_ln12_13, i32 %layer1_weights_13_load

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="840" st_id="174" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split37:7 %mul_12 = fmul i32 %bitcast_ln12_13, i32 %layer1_weights_13_load

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="841" st_id="175" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split37:7 %mul_12 = fmul i32 %bitcast_ln12_13, i32 %layer1_weights_13_load

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="842" st_id="176" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split37:7 %mul_12 = fmul i32 %bitcast_ln12_13, i32 %layer1_weights_13_load

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="843" st_id="177" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split37:9 %sum_27 = facc i32 @_ssdm_op_FACC, i32 %mul_12, i1 %icmp_ln12_13

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="844" st_id="178" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split37:9 %sum_27 = facc i32 @_ssdm_op_FACC, i32 %mul_12, i1 %icmp_ln12_13

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="845" st_id="179" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split37:9 %sum_27 = facc i32 @_ssdm_op_FACC, i32 %mul_12, i1 %icmp_ln12_13

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="846" st_id="180" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split37:9 %sum_27 = facc i32 @_ssdm_op_FACC, i32 %mul_12, i1 %icmp_ln12_13

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="847" st_id="181" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split37:9 %sum_27 = facc i32 @_ssdm_op_FACC, i32 %mul_12, i1 %icmp_ln12_13

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="848" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split37:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="849" st_id="182" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split37:9 %sum_27 = facc i32 @_ssdm_op_FACC, i32 %mul_12, i1 %icmp_ln12_13

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>

<operation id="850" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
.split37:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="851" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_13 = getelementptr i32 %output_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="output_0_addr_13"/></StgValue>
</operation>

<operation id="852" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_26, i5 %output_0_addr_13

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="853" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="854" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_14 = phi i7 %add_ln10_14, void %.split35, i7 0, void

]]></Node>
<StgValue><ssdm name="k_14"/></StgValue>
</operation>

<operation id="855" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_28 = phi i32 %sum_29, void %.split35, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>

<operation id="856" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_14 = add i7 %k_14, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_14"/></StgValue>
</operation>

<operation id="857" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="858" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_14 = icmp_eq  i7 %k_14, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_14"/></StgValue>
</operation>

<operation id="859" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="860" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_14, void %.split35, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="861" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="7">
<![CDATA[
.split35:0 %k_14_cast = zext i7 %k_14

]]></Node>
<StgValue><ssdm name="k_14_cast"/></StgValue>
</operation>

<operation id="862" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split35:2 %input_img_addr_14 = getelementptr i32 %input_img, i64 0, i64 %k_14_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_14"/></StgValue>
</operation>

<operation id="863" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="7">
<![CDATA[
.split35:3 %input_img_load_14 = load i7 %input_img_addr_14

]]></Node>
<StgValue><ssdm name="input_img_load_14"/></StgValue>
</operation>

<operation id="864" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split35:5 %layer1_weights_14_addr = getelementptr i32 %layer1_weights_14, i64 0, i64 %k_14_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_14_addr"/></StgValue>
</operation>

<operation id="865" st_id="184" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="7">
<![CDATA[
.split35:6 %layer1_weights_14_load = load i7 %layer1_weights_14_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_14_load"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="866" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="7">
<![CDATA[
.split35:3 %input_img_load_14 = load i7 %input_img_addr_14

]]></Node>
<StgValue><ssdm name="input_img_load_14"/></StgValue>
</operation>

<operation id="867" st_id="185" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="7">
<![CDATA[
.split35:6 %layer1_weights_14_load = load i7 %layer1_weights_14_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_14_load"/></StgValue>
</operation>

<operation id="868" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split35:8 %icmp_ln12_14 = icmp_eq  i7 %add_ln10_14, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_14"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="869" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32">
<![CDATA[
.split35:4 %bitcast_ln12_14 = bitcast i32 %input_img_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln12_14"/></StgValue>
</operation>

<operation id="870" st_id="186" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split35:7 %mul_13 = fmul i32 %bitcast_ln12_14, i32 %layer1_weights_14_load

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="871" st_id="187" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split35:7 %mul_13 = fmul i32 %bitcast_ln12_14, i32 %layer1_weights_14_load

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="872" st_id="188" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split35:7 %mul_13 = fmul i32 %bitcast_ln12_14, i32 %layer1_weights_14_load

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="873" st_id="189" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split35:7 %mul_13 = fmul i32 %bitcast_ln12_14, i32 %layer1_weights_14_load

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="874" st_id="190" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split35:9 %sum_29 = facc i32 @_ssdm_op_FACC, i32 %mul_13, i1 %icmp_ln12_14

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="875" st_id="191" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split35:9 %sum_29 = facc i32 @_ssdm_op_FACC, i32 %mul_13, i1 %icmp_ln12_14

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="876" st_id="192" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split35:9 %sum_29 = facc i32 @_ssdm_op_FACC, i32 %mul_13, i1 %icmp_ln12_14

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="877" st_id="193" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split35:9 %sum_29 = facc i32 @_ssdm_op_FACC, i32 %mul_13, i1 %icmp_ln12_14

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="878" st_id="194" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split35:9 %sum_29 = facc i32 @_ssdm_op_FACC, i32 %mul_13, i1 %icmp_ln12_14

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="879" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split35:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="880" st_id="195" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split35:9 %sum_29 = facc i32 @_ssdm_op_FACC, i32 %mul_13, i1 %icmp_ln12_14

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>

<operation id="881" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
.split35:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="882" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_14 = getelementptr i32 %output_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="output_0_addr_14"/></StgValue>
</operation>

<operation id="883" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_28, i5 %output_0_addr_14

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="884" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="885" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_15 = phi i7 %add_ln10_15, void %.split33, i7 0, void

]]></Node>
<StgValue><ssdm name="k_15"/></StgValue>
</operation>

<operation id="886" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_30 = phi i32 %sum_31, void %.split33, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>

<operation id="887" st_id="197" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_15 = add i7 %k_15, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_15"/></StgValue>
</operation>

<operation id="888" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="889" st_id="197" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_15 = icmp_eq  i7 %k_15, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_15"/></StgValue>
</operation>

<operation id="890" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="891" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_15, void %.split33, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="892" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="7">
<![CDATA[
.split33:0 %k_15_cast = zext i7 %k_15

]]></Node>
<StgValue><ssdm name="k_15_cast"/></StgValue>
</operation>

<operation id="893" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split33:2 %input_img_addr_15 = getelementptr i32 %input_img, i64 0, i64 %k_15_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_15"/></StgValue>
</operation>

<operation id="894" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="7">
<![CDATA[
.split33:3 %input_img_load_15 = load i7 %input_img_addr_15

]]></Node>
<StgValue><ssdm name="input_img_load_15"/></StgValue>
</operation>

<operation id="895" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split33:5 %layer1_weights_15_addr = getelementptr i32 %layer1_weights_15, i64 0, i64 %k_15_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_15_addr"/></StgValue>
</operation>

<operation id="896" st_id="197" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="7">
<![CDATA[
.split33:6 %layer1_weights_15_load = load i7 %layer1_weights_15_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_15_load"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="897" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="7">
<![CDATA[
.split33:3 %input_img_load_15 = load i7 %input_img_addr_15

]]></Node>
<StgValue><ssdm name="input_img_load_15"/></StgValue>
</operation>

<operation id="898" st_id="198" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="7">
<![CDATA[
.split33:6 %layer1_weights_15_load = load i7 %layer1_weights_15_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_15_load"/></StgValue>
</operation>

<operation id="899" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split33:8 %icmp_ln12_15 = icmp_eq  i7 %add_ln10_15, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_15"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="900" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32">
<![CDATA[
.split33:4 %bitcast_ln12_15 = bitcast i32 %input_img_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln12_15"/></StgValue>
</operation>

<operation id="901" st_id="199" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split33:7 %mul_14 = fmul i32 %bitcast_ln12_15, i32 %layer1_weights_15_load

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="902" st_id="200" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split33:7 %mul_14 = fmul i32 %bitcast_ln12_15, i32 %layer1_weights_15_load

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="903" st_id="201" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split33:7 %mul_14 = fmul i32 %bitcast_ln12_15, i32 %layer1_weights_15_load

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="904" st_id="202" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split33:7 %mul_14 = fmul i32 %bitcast_ln12_15, i32 %layer1_weights_15_load

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="905" st_id="203" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split33:9 %sum_31 = facc i32 @_ssdm_op_FACC, i32 %mul_14, i1 %icmp_ln12_15

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="906" st_id="204" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split33:9 %sum_31 = facc i32 @_ssdm_op_FACC, i32 %mul_14, i1 %icmp_ln12_15

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="907" st_id="205" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split33:9 %sum_31 = facc i32 @_ssdm_op_FACC, i32 %mul_14, i1 %icmp_ln12_15

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="908" st_id="206" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split33:9 %sum_31 = facc i32 @_ssdm_op_FACC, i32 %mul_14, i1 %icmp_ln12_15

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="909" st_id="207" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split33:9 %sum_31 = facc i32 @_ssdm_op_FACC, i32 %mul_14, i1 %icmp_ln12_15

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="910" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split33:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="911" st_id="208" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split33:9 %sum_31 = facc i32 @_ssdm_op_FACC, i32 %mul_14, i1 %icmp_ln12_15

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>

<operation id="912" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
.split33:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="913" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_15 = getelementptr i32 %output_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="output_0_addr_15"/></StgValue>
</operation>

<operation id="914" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_30, i5 %output_0_addr_15

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="915" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="916" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_16 = phi i7 %add_ln10_16, void %.split31, i7 0, void

]]></Node>
<StgValue><ssdm name="k_16"/></StgValue>
</operation>

<operation id="917" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_32 = phi i32 %sum_33, void %.split31, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>

<operation id="918" st_id="210" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_16 = add i7 %k_16, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_16"/></StgValue>
</operation>

<operation id="919" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="920" st_id="210" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_16 = icmp_eq  i7 %k_16, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_16"/></StgValue>
</operation>

<operation id="921" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="922" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_16, void %.split31, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="923" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="7">
<![CDATA[
.split31:0 %k_16_cast = zext i7 %k_16

]]></Node>
<StgValue><ssdm name="k_16_cast"/></StgValue>
</operation>

<operation id="924" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split31:2 %input_img_addr_16 = getelementptr i32 %input_img, i64 0, i64 %k_16_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_16"/></StgValue>
</operation>

<operation id="925" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="7">
<![CDATA[
.split31:3 %input_img_load_16 = load i7 %input_img_addr_16

]]></Node>
<StgValue><ssdm name="input_img_load_16"/></StgValue>
</operation>

<operation id="926" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split31:5 %layer1_weights_16_addr = getelementptr i32 %layer1_weights_16, i64 0, i64 %k_16_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_16_addr"/></StgValue>
</operation>

<operation id="927" st_id="210" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="7">
<![CDATA[
.split31:6 %layer1_weights_16_load = load i7 %layer1_weights_16_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_16_load"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="928" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="7">
<![CDATA[
.split31:3 %input_img_load_16 = load i7 %input_img_addr_16

]]></Node>
<StgValue><ssdm name="input_img_load_16"/></StgValue>
</operation>

<operation id="929" st_id="211" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="7">
<![CDATA[
.split31:6 %layer1_weights_16_load = load i7 %layer1_weights_16_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_16_load"/></StgValue>
</operation>

<operation id="930" st_id="211" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split31:8 %icmp_ln12_16 = icmp_eq  i7 %add_ln10_16, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_16"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="931" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32">
<![CDATA[
.split31:4 %bitcast_ln12_16 = bitcast i32 %input_img_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln12_16"/></StgValue>
</operation>

<operation id="932" st_id="212" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split31:7 %mul_15 = fmul i32 %bitcast_ln12_16, i32 %layer1_weights_16_load

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="933" st_id="213" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split31:7 %mul_15 = fmul i32 %bitcast_ln12_16, i32 %layer1_weights_16_load

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="934" st_id="214" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split31:7 %mul_15 = fmul i32 %bitcast_ln12_16, i32 %layer1_weights_16_load

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="935" st_id="215" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split31:7 %mul_15 = fmul i32 %bitcast_ln12_16, i32 %layer1_weights_16_load

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="936" st_id="216" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split31:9 %sum_33 = facc i32 @_ssdm_op_FACC, i32 %mul_15, i1 %icmp_ln12_16

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="937" st_id="217" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split31:9 %sum_33 = facc i32 @_ssdm_op_FACC, i32 %mul_15, i1 %icmp_ln12_16

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="938" st_id="218" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split31:9 %sum_33 = facc i32 @_ssdm_op_FACC, i32 %mul_15, i1 %icmp_ln12_16

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="939" st_id="219" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split31:9 %sum_33 = facc i32 @_ssdm_op_FACC, i32 %mul_15, i1 %icmp_ln12_16

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="940" st_id="220" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split31:9 %sum_33 = facc i32 @_ssdm_op_FACC, i32 %mul_15, i1 %icmp_ln12_16

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="941" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split31:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="942" st_id="221" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split31:9 %sum_33 = facc i32 @_ssdm_op_FACC, i32 %mul_15, i1 %icmp_ln12_16

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>

<operation id="943" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
.split31:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="944" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_16 = getelementptr i32 %output_0, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="output_0_addr_16"/></StgValue>
</operation>

<operation id="945" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_32, i5 %output_0_addr_16

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="946" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="947" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_17 = phi i7 %add_ln10_17, void %.split29, i7 0, void

]]></Node>
<StgValue><ssdm name="k_17"/></StgValue>
</operation>

<operation id="948" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_34 = phi i32 %sum_35, void %.split29, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>

<operation id="949" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_17 = add i7 %k_17, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_17"/></StgValue>
</operation>

<operation id="950" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="951" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_17 = icmp_eq  i7 %k_17, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_17"/></StgValue>
</operation>

<operation id="952" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="953" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_17, void %.split29, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="954" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="7">
<![CDATA[
.split29:0 %k_17_cast = zext i7 %k_17

]]></Node>
<StgValue><ssdm name="k_17_cast"/></StgValue>
</operation>

<operation id="955" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split29:2 %input_img_addr_17 = getelementptr i32 %input_img, i64 0, i64 %k_17_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_17"/></StgValue>
</operation>

<operation id="956" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="7">
<![CDATA[
.split29:3 %input_img_load_17 = load i7 %input_img_addr_17

]]></Node>
<StgValue><ssdm name="input_img_load_17"/></StgValue>
</operation>

<operation id="957" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split29:5 %layer1_weights_17_addr = getelementptr i32 %layer1_weights_17, i64 0, i64 %k_17_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_17_addr"/></StgValue>
</operation>

<operation id="958" st_id="223" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="7">
<![CDATA[
.split29:6 %layer1_weights_17_load = load i7 %layer1_weights_17_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_17_load"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="959" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="7">
<![CDATA[
.split29:3 %input_img_load_17 = load i7 %input_img_addr_17

]]></Node>
<StgValue><ssdm name="input_img_load_17"/></StgValue>
</operation>

<operation id="960" st_id="224" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="7">
<![CDATA[
.split29:6 %layer1_weights_17_load = load i7 %layer1_weights_17_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_17_load"/></StgValue>
</operation>

<operation id="961" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split29:8 %icmp_ln12_17 = icmp_eq  i7 %add_ln10_17, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_17"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="962" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32">
<![CDATA[
.split29:4 %bitcast_ln12_17 = bitcast i32 %input_img_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln12_17"/></StgValue>
</operation>

<operation id="963" st_id="225" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split29:7 %mul_16 = fmul i32 %bitcast_ln12_17, i32 %layer1_weights_17_load

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="964" st_id="226" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split29:7 %mul_16 = fmul i32 %bitcast_ln12_17, i32 %layer1_weights_17_load

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="965" st_id="227" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split29:7 %mul_16 = fmul i32 %bitcast_ln12_17, i32 %layer1_weights_17_load

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="966" st_id="228" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split29:7 %mul_16 = fmul i32 %bitcast_ln12_17, i32 %layer1_weights_17_load

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="967" st_id="229" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split29:9 %sum_35 = facc i32 @_ssdm_op_FACC, i32 %mul_16, i1 %icmp_ln12_17

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="968" st_id="230" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split29:9 %sum_35 = facc i32 @_ssdm_op_FACC, i32 %mul_16, i1 %icmp_ln12_17

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="969" st_id="231" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split29:9 %sum_35 = facc i32 @_ssdm_op_FACC, i32 %mul_16, i1 %icmp_ln12_17

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="970" st_id="232" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split29:9 %sum_35 = facc i32 @_ssdm_op_FACC, i32 %mul_16, i1 %icmp_ln12_17

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="971" st_id="233" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split29:9 %sum_35 = facc i32 @_ssdm_op_FACC, i32 %mul_16, i1 %icmp_ln12_17

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="972" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split29:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="973" st_id="234" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split29:9 %sum_35 = facc i32 @_ssdm_op_FACC, i32 %mul_16, i1 %icmp_ln12_17

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>

<operation id="974" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
.split29:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="975" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_17 = getelementptr i32 %output_0, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="output_0_addr_17"/></StgValue>
</operation>

<operation id="976" st_id="235" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_34, i5 %output_0_addr_17

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="977" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="978" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_18 = phi i7 %add_ln10_18, void %.split27, i7 0, void

]]></Node>
<StgValue><ssdm name="k_18"/></StgValue>
</operation>

<operation id="979" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_36 = phi i32 %sum_37, void %.split27, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>

<operation id="980" st_id="236" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_18 = add i7 %k_18, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_18"/></StgValue>
</operation>

<operation id="981" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="982" st_id="236" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_18 = icmp_eq  i7 %k_18, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_18"/></StgValue>
</operation>

<operation id="983" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="984" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_18, void %.split27, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="985" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="7">
<![CDATA[
.split27:0 %k_18_cast = zext i7 %k_18

]]></Node>
<StgValue><ssdm name="k_18_cast"/></StgValue>
</operation>

<operation id="986" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split27:2 %input_img_addr_18 = getelementptr i32 %input_img, i64 0, i64 %k_18_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_18"/></StgValue>
</operation>

<operation id="987" st_id="236" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="7">
<![CDATA[
.split27:3 %input_img_load_18 = load i7 %input_img_addr_18

]]></Node>
<StgValue><ssdm name="input_img_load_18"/></StgValue>
</operation>

<operation id="988" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split27:5 %layer1_weights_18_addr = getelementptr i32 %layer1_weights_18, i64 0, i64 %k_18_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_18_addr"/></StgValue>
</operation>

<operation id="989" st_id="236" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="7">
<![CDATA[
.split27:6 %layer1_weights_18_load = load i7 %layer1_weights_18_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_18_load"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="990" st_id="237" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="7">
<![CDATA[
.split27:3 %input_img_load_18 = load i7 %input_img_addr_18

]]></Node>
<StgValue><ssdm name="input_img_load_18"/></StgValue>
</operation>

<operation id="991" st_id="237" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="7">
<![CDATA[
.split27:6 %layer1_weights_18_load = load i7 %layer1_weights_18_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_18_load"/></StgValue>
</operation>

<operation id="992" st_id="237" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split27:8 %icmp_ln12_18 = icmp_eq  i7 %add_ln10_18, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_18"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="993" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32">
<![CDATA[
.split27:4 %bitcast_ln12_18 = bitcast i32 %input_img_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln12_18"/></StgValue>
</operation>

<operation id="994" st_id="238" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split27:7 %mul_17 = fmul i32 %bitcast_ln12_18, i32 %layer1_weights_18_load

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="995" st_id="239" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split27:7 %mul_17 = fmul i32 %bitcast_ln12_18, i32 %layer1_weights_18_load

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="996" st_id="240" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split27:7 %mul_17 = fmul i32 %bitcast_ln12_18, i32 %layer1_weights_18_load

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="997" st_id="241" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split27:7 %mul_17 = fmul i32 %bitcast_ln12_18, i32 %layer1_weights_18_load

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="998" st_id="242" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split27:9 %sum_37 = facc i32 @_ssdm_op_FACC, i32 %mul_17, i1 %icmp_ln12_18

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="999" st_id="243" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split27:9 %sum_37 = facc i32 @_ssdm_op_FACC, i32 %mul_17, i1 %icmp_ln12_18

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1000" st_id="244" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split27:9 %sum_37 = facc i32 @_ssdm_op_FACC, i32 %mul_17, i1 %icmp_ln12_18

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1001" st_id="245" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split27:9 %sum_37 = facc i32 @_ssdm_op_FACC, i32 %mul_17, i1 %icmp_ln12_18

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1002" st_id="246" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split27:9 %sum_37 = facc i32 @_ssdm_op_FACC, i32 %mul_17, i1 %icmp_ln12_18

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1003" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split27:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="1004" st_id="247" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split27:9 %sum_37 = facc i32 @_ssdm_op_FACC, i32 %mul_17, i1 %icmp_ln12_18

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>

<operation id="1005" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
.split27:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1006" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_18 = getelementptr i32 %output_0, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="output_0_addr_18"/></StgValue>
</operation>

<operation id="1007" st_id="248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_36, i5 %output_0_addr_18

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="1008" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1009" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_19 = phi i7 %add_ln10_19, void %.split25, i7 0, void

]]></Node>
<StgValue><ssdm name="k_19"/></StgValue>
</operation>

<operation id="1010" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_38 = phi i32 %sum_39, void %.split25, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>

<operation id="1011" st_id="249" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_19 = add i7 %k_19, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_19"/></StgValue>
</operation>

<operation id="1012" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1013" st_id="249" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_19 = icmp_eq  i7 %k_19, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_19"/></StgValue>
</operation>

<operation id="1014" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="1015" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_19, void %.split25, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="1016" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="7">
<![CDATA[
.split25:0 %k_19_cast = zext i7 %k_19

]]></Node>
<StgValue><ssdm name="k_19_cast"/></StgValue>
</operation>

<operation id="1017" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split25:2 %input_img_addr_19 = getelementptr i32 %input_img, i64 0, i64 %k_19_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_19"/></StgValue>
</operation>

<operation id="1018" st_id="249" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="7">
<![CDATA[
.split25:3 %input_img_load_19 = load i7 %input_img_addr_19

]]></Node>
<StgValue><ssdm name="input_img_load_19"/></StgValue>
</operation>

<operation id="1019" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split25:5 %layer1_weights_19_addr = getelementptr i32 %layer1_weights_19, i64 0, i64 %k_19_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_19_addr"/></StgValue>
</operation>

<operation id="1020" st_id="249" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="7">
<![CDATA[
.split25:6 %layer1_weights_19_load = load i7 %layer1_weights_19_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_19_load"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1021" st_id="250" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="7">
<![CDATA[
.split25:3 %input_img_load_19 = load i7 %input_img_addr_19

]]></Node>
<StgValue><ssdm name="input_img_load_19"/></StgValue>
</operation>

<operation id="1022" st_id="250" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="7">
<![CDATA[
.split25:6 %layer1_weights_19_load = load i7 %layer1_weights_19_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_19_load"/></StgValue>
</operation>

<operation id="1023" st_id="250" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split25:8 %icmp_ln12_19 = icmp_eq  i7 %add_ln10_19, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_19"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1024" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32">
<![CDATA[
.split25:4 %bitcast_ln12_19 = bitcast i32 %input_img_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln12_19"/></StgValue>
</operation>

<operation id="1025" st_id="251" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split25:7 %mul_18 = fmul i32 %bitcast_ln12_19, i32 %layer1_weights_19_load

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1026" st_id="252" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split25:7 %mul_18 = fmul i32 %bitcast_ln12_19, i32 %layer1_weights_19_load

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1027" st_id="253" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split25:7 %mul_18 = fmul i32 %bitcast_ln12_19, i32 %layer1_weights_19_load

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1028" st_id="254" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split25:7 %mul_18 = fmul i32 %bitcast_ln12_19, i32 %layer1_weights_19_load

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1029" st_id="255" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split25:9 %sum_39 = facc i32 @_ssdm_op_FACC, i32 %mul_18, i1 %icmp_ln12_19

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1030" st_id="256" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split25:9 %sum_39 = facc i32 @_ssdm_op_FACC, i32 %mul_18, i1 %icmp_ln12_19

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1031" st_id="257" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split25:9 %sum_39 = facc i32 @_ssdm_op_FACC, i32 %mul_18, i1 %icmp_ln12_19

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1032" st_id="258" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split25:9 %sum_39 = facc i32 @_ssdm_op_FACC, i32 %mul_18, i1 %icmp_ln12_19

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1033" st_id="259" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split25:9 %sum_39 = facc i32 @_ssdm_op_FACC, i32 %mul_18, i1 %icmp_ln12_19

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1034" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split25:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="1035" st_id="260" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split25:9 %sum_39 = facc i32 @_ssdm_op_FACC, i32 %mul_18, i1 %icmp_ln12_19

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>

<operation id="1036" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
.split25:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1037" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_19 = getelementptr i32 %output_0, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="output_0_addr_19"/></StgValue>
</operation>

<operation id="1038" st_id="261" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_38, i5 %output_0_addr_19

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="1039" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1040" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_20 = phi i7 %add_ln10_20, void %.split23, i7 0, void

]]></Node>
<StgValue><ssdm name="k_20"/></StgValue>
</operation>

<operation id="1041" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_40 = phi i32 %sum_41, void %.split23, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>

<operation id="1042" st_id="262" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_20 = add i7 %k_20, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_20"/></StgValue>
</operation>

<operation id="1043" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1044" st_id="262" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_20 = icmp_eq  i7 %k_20, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_20"/></StgValue>
</operation>

<operation id="1045" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="1046" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_20, void %.split23, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="1047" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="7">
<![CDATA[
.split23:0 %k_20_cast = zext i7 %k_20

]]></Node>
<StgValue><ssdm name="k_20_cast"/></StgValue>
</operation>

<operation id="1048" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:2 %input_img_addr_20 = getelementptr i32 %input_img, i64 0, i64 %k_20_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_20"/></StgValue>
</operation>

<operation id="1049" st_id="262" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="7">
<![CDATA[
.split23:3 %input_img_load_20 = load i7 %input_img_addr_20

]]></Node>
<StgValue><ssdm name="input_img_load_20"/></StgValue>
</operation>

<operation id="1050" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:5 %layer1_weights_20_addr = getelementptr i32 %layer1_weights_20, i64 0, i64 %k_20_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_20_addr"/></StgValue>
</operation>

<operation id="1051" st_id="262" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="7">
<![CDATA[
.split23:6 %layer1_weights_20_load = load i7 %layer1_weights_20_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_20_load"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1052" st_id="263" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="7">
<![CDATA[
.split23:3 %input_img_load_20 = load i7 %input_img_addr_20

]]></Node>
<StgValue><ssdm name="input_img_load_20"/></StgValue>
</operation>

<operation id="1053" st_id="263" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="7">
<![CDATA[
.split23:6 %layer1_weights_20_load = load i7 %layer1_weights_20_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_20_load"/></StgValue>
</operation>

<operation id="1054" st_id="263" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split23:8 %icmp_ln12_20 = icmp_eq  i7 %add_ln10_20, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_20"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1055" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32">
<![CDATA[
.split23:4 %bitcast_ln12_20 = bitcast i32 %input_img_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln12_20"/></StgValue>
</operation>

<operation id="1056" st_id="264" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split23:7 %mul_19 = fmul i32 %bitcast_ln12_20, i32 %layer1_weights_20_load

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1057" st_id="265" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split23:7 %mul_19 = fmul i32 %bitcast_ln12_20, i32 %layer1_weights_20_load

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1058" st_id="266" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split23:7 %mul_19 = fmul i32 %bitcast_ln12_20, i32 %layer1_weights_20_load

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1059" st_id="267" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split23:7 %mul_19 = fmul i32 %bitcast_ln12_20, i32 %layer1_weights_20_load

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1060" st_id="268" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split23:9 %sum_41 = facc i32 @_ssdm_op_FACC, i32 %mul_19, i1 %icmp_ln12_20

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1061" st_id="269" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split23:9 %sum_41 = facc i32 @_ssdm_op_FACC, i32 %mul_19, i1 %icmp_ln12_20

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1062" st_id="270" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split23:9 %sum_41 = facc i32 @_ssdm_op_FACC, i32 %mul_19, i1 %icmp_ln12_20

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1063" st_id="271" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split23:9 %sum_41 = facc i32 @_ssdm_op_FACC, i32 %mul_19, i1 %icmp_ln12_20

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1064" st_id="272" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split23:9 %sum_41 = facc i32 @_ssdm_op_FACC, i32 %mul_19, i1 %icmp_ln12_20

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1065" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split23:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="1066" st_id="273" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split23:9 %sum_41 = facc i32 @_ssdm_op_FACC, i32 %mul_19, i1 %icmp_ln12_20

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>

<operation id="1067" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
.split23:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1068" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_20 = getelementptr i32 %output_0, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="output_0_addr_20"/></StgValue>
</operation>

<operation id="1069" st_id="274" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_40, i5 %output_0_addr_20

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="1070" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1071" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_21 = phi i7 %add_ln10_21, void %.split21, i7 0, void

]]></Node>
<StgValue><ssdm name="k_21"/></StgValue>
</operation>

<operation id="1072" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_42 = phi i32 %sum_43, void %.split21, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_42"/></StgValue>
</operation>

<operation id="1073" st_id="275" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_21 = add i7 %k_21, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_21"/></StgValue>
</operation>

<operation id="1074" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1075" st_id="275" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_21 = icmp_eq  i7 %k_21, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_21"/></StgValue>
</operation>

<operation id="1076" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="1077" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_21, void %.split21, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="1078" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="7">
<![CDATA[
.split21:0 %k_21_cast = zext i7 %k_21

]]></Node>
<StgValue><ssdm name="k_21_cast"/></StgValue>
</operation>

<operation id="1079" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split21:2 %input_img_addr_21 = getelementptr i32 %input_img, i64 0, i64 %k_21_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_21"/></StgValue>
</operation>

<operation id="1080" st_id="275" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="7">
<![CDATA[
.split21:3 %input_img_load_21 = load i7 %input_img_addr_21

]]></Node>
<StgValue><ssdm name="input_img_load_21"/></StgValue>
</operation>

<operation id="1081" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split21:5 %layer1_weights_21_addr = getelementptr i32 %layer1_weights_21, i64 0, i64 %k_21_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_21_addr"/></StgValue>
</operation>

<operation id="1082" st_id="275" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="7">
<![CDATA[
.split21:6 %layer1_weights_21_load = load i7 %layer1_weights_21_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_21_load"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1083" st_id="276" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="7">
<![CDATA[
.split21:3 %input_img_load_21 = load i7 %input_img_addr_21

]]></Node>
<StgValue><ssdm name="input_img_load_21"/></StgValue>
</operation>

<operation id="1084" st_id="276" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="7">
<![CDATA[
.split21:6 %layer1_weights_21_load = load i7 %layer1_weights_21_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_21_load"/></StgValue>
</operation>

<operation id="1085" st_id="276" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split21:8 %icmp_ln12_21 = icmp_eq  i7 %add_ln10_21, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_21"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1086" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32">
<![CDATA[
.split21:4 %bitcast_ln12_21 = bitcast i32 %input_img_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln12_21"/></StgValue>
</operation>

<operation id="1087" st_id="277" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split21:7 %mul_20 = fmul i32 %bitcast_ln12_21, i32 %layer1_weights_21_load

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1088" st_id="278" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split21:7 %mul_20 = fmul i32 %bitcast_ln12_21, i32 %layer1_weights_21_load

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="1089" st_id="279" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split21:7 %mul_20 = fmul i32 %bitcast_ln12_21, i32 %layer1_weights_21_load

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="1090" st_id="280" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split21:7 %mul_20 = fmul i32 %bitcast_ln12_21, i32 %layer1_weights_21_load

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="1091" st_id="281" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split21:9 %sum_43 = facc i32 @_ssdm_op_FACC, i32 %mul_20, i1 %icmp_ln12_21

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="1092" st_id="282" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split21:9 %sum_43 = facc i32 @_ssdm_op_FACC, i32 %mul_20, i1 %icmp_ln12_21

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="1093" st_id="283" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split21:9 %sum_43 = facc i32 @_ssdm_op_FACC, i32 %mul_20, i1 %icmp_ln12_21

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="1094" st_id="284" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split21:9 %sum_43 = facc i32 @_ssdm_op_FACC, i32 %mul_20, i1 %icmp_ln12_21

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="1095" st_id="285" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split21:9 %sum_43 = facc i32 @_ssdm_op_FACC, i32 %mul_20, i1 %icmp_ln12_21

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="1096" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split21:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="1097" st_id="286" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split21:9 %sum_43 = facc i32 @_ssdm_op_FACC, i32 %mul_20, i1 %icmp_ln12_21

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>

<operation id="1098" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
.split21:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="1099" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_21 = getelementptr i32 %output_0, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="output_0_addr_21"/></StgValue>
</operation>

<operation id="1100" st_id="287" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_42, i5 %output_0_addr_21

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="1101" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="1102" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_22 = phi i7 %add_ln10_22, void %.split19, i7 0, void

]]></Node>
<StgValue><ssdm name="k_22"/></StgValue>
</operation>

<operation id="1103" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_44 = phi i32 %sum_45, void %.split19, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_44"/></StgValue>
</operation>

<operation id="1104" st_id="288" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_22 = add i7 %k_22, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_22"/></StgValue>
</operation>

<operation id="1105" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1106" st_id="288" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_22 = icmp_eq  i7 %k_22, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_22"/></StgValue>
</operation>

<operation id="1107" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="1108" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_22, void %.split19, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="1109" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="7">
<![CDATA[
.split19:0 %k_22_cast = zext i7 %k_22

]]></Node>
<StgValue><ssdm name="k_22_cast"/></StgValue>
</operation>

<operation id="1110" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:2 %input_img_addr_22 = getelementptr i32 %input_img, i64 0, i64 %k_22_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_22"/></StgValue>
</operation>

<operation id="1111" st_id="288" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="7">
<![CDATA[
.split19:3 %input_img_load_22 = load i7 %input_img_addr_22

]]></Node>
<StgValue><ssdm name="input_img_load_22"/></StgValue>
</operation>

<operation id="1112" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:5 %layer1_weights_22_addr = getelementptr i32 %layer1_weights_22, i64 0, i64 %k_22_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_22_addr"/></StgValue>
</operation>

<operation id="1113" st_id="288" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="7">
<![CDATA[
.split19:6 %layer1_weights_22_load = load i7 %layer1_weights_22_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_22_load"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="1114" st_id="289" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="7">
<![CDATA[
.split19:3 %input_img_load_22 = load i7 %input_img_addr_22

]]></Node>
<StgValue><ssdm name="input_img_load_22"/></StgValue>
</operation>

<operation id="1115" st_id="289" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="7">
<![CDATA[
.split19:6 %layer1_weights_22_load = load i7 %layer1_weights_22_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_22_load"/></StgValue>
</operation>

<operation id="1116" st_id="289" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split19:8 %icmp_ln12_22 = icmp_eq  i7 %add_ln10_22, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_22"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="1117" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32">
<![CDATA[
.split19:4 %bitcast_ln12_22 = bitcast i32 %input_img_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln12_22"/></StgValue>
</operation>

<operation id="1118" st_id="290" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split19:7 %mul_21 = fmul i32 %bitcast_ln12_22, i32 %layer1_weights_22_load

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="1119" st_id="291" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split19:7 %mul_21 = fmul i32 %bitcast_ln12_22, i32 %layer1_weights_22_load

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="1120" st_id="292" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split19:7 %mul_21 = fmul i32 %bitcast_ln12_22, i32 %layer1_weights_22_load

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="1121" st_id="293" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split19:7 %mul_21 = fmul i32 %bitcast_ln12_22, i32 %layer1_weights_22_load

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="1122" st_id="294" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split19:9 %sum_45 = facc i32 @_ssdm_op_FACC, i32 %mul_21, i1 %icmp_ln12_22

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="1123" st_id="295" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split19:9 %sum_45 = facc i32 @_ssdm_op_FACC, i32 %mul_21, i1 %icmp_ln12_22

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="1124" st_id="296" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split19:9 %sum_45 = facc i32 @_ssdm_op_FACC, i32 %mul_21, i1 %icmp_ln12_22

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="1125" st_id="297" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split19:9 %sum_45 = facc i32 @_ssdm_op_FACC, i32 %mul_21, i1 %icmp_ln12_22

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="1126" st_id="298" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split19:9 %sum_45 = facc i32 @_ssdm_op_FACC, i32 %mul_21, i1 %icmp_ln12_22

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="1127" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split19:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="1128" st_id="299" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split19:9 %sum_45 = facc i32 @_ssdm_op_FACC, i32 %mul_21, i1 %icmp_ln12_22

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>

<operation id="1129" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
.split19:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="1130" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_22 = getelementptr i32 %output_0, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="output_0_addr_22"/></StgValue>
</operation>

<operation id="1131" st_id="300" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_44, i5 %output_0_addr_22

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="1132" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="1133" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_23 = phi i7 %add_ln10_23, void %.split17, i7 0, void

]]></Node>
<StgValue><ssdm name="k_23"/></StgValue>
</operation>

<operation id="1134" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_46 = phi i32 %sum_47, void %.split17, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_46"/></StgValue>
</operation>

<operation id="1135" st_id="301" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_23 = add i7 %k_23, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_23"/></StgValue>
</operation>

<operation id="1136" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1137" st_id="301" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_23 = icmp_eq  i7 %k_23, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_23"/></StgValue>
</operation>

<operation id="1138" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="1139" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_23, void %.split17, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="1140" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="7">
<![CDATA[
.split17:0 %k_23_cast = zext i7 %k_23

]]></Node>
<StgValue><ssdm name="k_23_cast"/></StgValue>
</operation>

<operation id="1141" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:2 %input_img_addr_23 = getelementptr i32 %input_img, i64 0, i64 %k_23_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_23"/></StgValue>
</operation>

<operation id="1142" st_id="301" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="7">
<![CDATA[
.split17:3 %input_img_load_23 = load i7 %input_img_addr_23

]]></Node>
<StgValue><ssdm name="input_img_load_23"/></StgValue>
</operation>

<operation id="1143" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:5 %layer1_weights_23_addr = getelementptr i32 %layer1_weights_23, i64 0, i64 %k_23_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_23_addr"/></StgValue>
</operation>

<operation id="1144" st_id="301" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="7">
<![CDATA[
.split17:6 %layer1_weights_23_load = load i7 %layer1_weights_23_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_23_load"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="1145" st_id="302" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="7">
<![CDATA[
.split17:3 %input_img_load_23 = load i7 %input_img_addr_23

]]></Node>
<StgValue><ssdm name="input_img_load_23"/></StgValue>
</operation>

<operation id="1146" st_id="302" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="7">
<![CDATA[
.split17:6 %layer1_weights_23_load = load i7 %layer1_weights_23_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_23_load"/></StgValue>
</operation>

<operation id="1147" st_id="302" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split17:8 %icmp_ln12_23 = icmp_eq  i7 %add_ln10_23, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_23"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="1148" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32">
<![CDATA[
.split17:4 %bitcast_ln12_23 = bitcast i32 %input_img_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln12_23"/></StgValue>
</operation>

<operation id="1149" st_id="303" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split17:7 %mul_22 = fmul i32 %bitcast_ln12_23, i32 %layer1_weights_23_load

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="1150" st_id="304" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split17:7 %mul_22 = fmul i32 %bitcast_ln12_23, i32 %layer1_weights_23_load

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="1151" st_id="305" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split17:7 %mul_22 = fmul i32 %bitcast_ln12_23, i32 %layer1_weights_23_load

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="1152" st_id="306" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split17:7 %mul_22 = fmul i32 %bitcast_ln12_23, i32 %layer1_weights_23_load

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="1153" st_id="307" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split17:9 %sum_47 = facc i32 @_ssdm_op_FACC, i32 %mul_22, i1 %icmp_ln12_23

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="1154" st_id="308" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split17:9 %sum_47 = facc i32 @_ssdm_op_FACC, i32 %mul_22, i1 %icmp_ln12_23

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="1155" st_id="309" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split17:9 %sum_47 = facc i32 @_ssdm_op_FACC, i32 %mul_22, i1 %icmp_ln12_23

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="1156" st_id="310" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split17:9 %sum_47 = facc i32 @_ssdm_op_FACC, i32 %mul_22, i1 %icmp_ln12_23

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="1157" st_id="311" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split17:9 %sum_47 = facc i32 @_ssdm_op_FACC, i32 %mul_22, i1 %icmp_ln12_23

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="1158" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split17:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="1159" st_id="312" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split17:9 %sum_47 = facc i32 @_ssdm_op_FACC, i32 %mul_22, i1 %icmp_ln12_23

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>

<operation id="1160" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
.split17:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="1161" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_23 = getelementptr i32 %output_0, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="output_0_addr_23"/></StgValue>
</operation>

<operation id="1162" st_id="313" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_46, i5 %output_0_addr_23

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="1163" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="1164" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_24 = phi i7 %add_ln10_24, void %.split15, i7 0, void

]]></Node>
<StgValue><ssdm name="k_24"/></StgValue>
</operation>

<operation id="1165" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_48 = phi i32 %sum_49, void %.split15, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_48"/></StgValue>
</operation>

<operation id="1166" st_id="314" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_24 = add i7 %k_24, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_24"/></StgValue>
</operation>

<operation id="1167" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1168" st_id="314" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_24 = icmp_eq  i7 %k_24, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_24"/></StgValue>
</operation>

<operation id="1169" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="1170" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_24, void %.split15, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="1171" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="7">
<![CDATA[
.split15:0 %k_24_cast = zext i7 %k_24

]]></Node>
<StgValue><ssdm name="k_24_cast"/></StgValue>
</operation>

<operation id="1172" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:2 %input_img_addr_24 = getelementptr i32 %input_img, i64 0, i64 %k_24_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_24"/></StgValue>
</operation>

<operation id="1173" st_id="314" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="7">
<![CDATA[
.split15:3 %input_img_load_24 = load i7 %input_img_addr_24

]]></Node>
<StgValue><ssdm name="input_img_load_24"/></StgValue>
</operation>

<operation id="1174" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:5 %layer1_weights_24_addr = getelementptr i32 %layer1_weights_24, i64 0, i64 %k_24_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_24_addr"/></StgValue>
</operation>

<operation id="1175" st_id="314" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="7">
<![CDATA[
.split15:6 %layer1_weights_24_load = load i7 %layer1_weights_24_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_24_load"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="1176" st_id="315" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="7">
<![CDATA[
.split15:3 %input_img_load_24 = load i7 %input_img_addr_24

]]></Node>
<StgValue><ssdm name="input_img_load_24"/></StgValue>
</operation>

<operation id="1177" st_id="315" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="7">
<![CDATA[
.split15:6 %layer1_weights_24_load = load i7 %layer1_weights_24_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_24_load"/></StgValue>
</operation>

<operation id="1178" st_id="315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split15:8 %icmp_ln12_24 = icmp_eq  i7 %add_ln10_24, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_24"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="1179" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32">
<![CDATA[
.split15:4 %bitcast_ln12_24 = bitcast i32 %input_img_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln12_24"/></StgValue>
</operation>

<operation id="1180" st_id="316" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split15:7 %mul_23 = fmul i32 %bitcast_ln12_24, i32 %layer1_weights_24_load

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="1181" st_id="317" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split15:7 %mul_23 = fmul i32 %bitcast_ln12_24, i32 %layer1_weights_24_load

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="1182" st_id="318" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split15:7 %mul_23 = fmul i32 %bitcast_ln12_24, i32 %layer1_weights_24_load

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="1183" st_id="319" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split15:7 %mul_23 = fmul i32 %bitcast_ln12_24, i32 %layer1_weights_24_load

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="1184" st_id="320" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split15:9 %sum_49 = facc i32 @_ssdm_op_FACC, i32 %mul_23, i1 %icmp_ln12_24

]]></Node>
<StgValue><ssdm name="sum_49"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="1185" st_id="321" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split15:9 %sum_49 = facc i32 @_ssdm_op_FACC, i32 %mul_23, i1 %icmp_ln12_24

]]></Node>
<StgValue><ssdm name="sum_49"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="1186" st_id="322" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split15:9 %sum_49 = facc i32 @_ssdm_op_FACC, i32 %mul_23, i1 %icmp_ln12_24

]]></Node>
<StgValue><ssdm name="sum_49"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="1187" st_id="323" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split15:9 %sum_49 = facc i32 @_ssdm_op_FACC, i32 %mul_23, i1 %icmp_ln12_24

]]></Node>
<StgValue><ssdm name="sum_49"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="1188" st_id="324" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split15:9 %sum_49 = facc i32 @_ssdm_op_FACC, i32 %mul_23, i1 %icmp_ln12_24

]]></Node>
<StgValue><ssdm name="sum_49"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="1189" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split15:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="1190" st_id="325" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split15:9 %sum_49 = facc i32 @_ssdm_op_FACC, i32 %mul_23, i1 %icmp_ln12_24

]]></Node>
<StgValue><ssdm name="sum_49"/></StgValue>
</operation>

<operation id="1191" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
.split15:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="1192" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_24 = getelementptr i32 %output_0, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="output_0_addr_24"/></StgValue>
</operation>

<operation id="1193" st_id="326" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_48, i5 %output_0_addr_24

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="1194" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="1195" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_25 = phi i7 %add_ln10_25, void %.split13, i7 0, void

]]></Node>
<StgValue><ssdm name="k_25"/></StgValue>
</operation>

<operation id="1196" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_50 = phi i32 %sum_51, void %.split13, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_50"/></StgValue>
</operation>

<operation id="1197" st_id="327" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_25 = add i7 %k_25, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_25"/></StgValue>
</operation>

<operation id="1198" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1199" st_id="327" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_25 = icmp_eq  i7 %k_25, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_25"/></StgValue>
</operation>

<operation id="1200" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="1201" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_25, void %.split13, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="1202" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="7">
<![CDATA[
.split13:0 %k_25_cast = zext i7 %k_25

]]></Node>
<StgValue><ssdm name="k_25_cast"/></StgValue>
</operation>

<operation id="1203" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:2 %input_img_addr_25 = getelementptr i32 %input_img, i64 0, i64 %k_25_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_25"/></StgValue>
</operation>

<operation id="1204" st_id="327" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="7">
<![CDATA[
.split13:3 %input_img_load_25 = load i7 %input_img_addr_25

]]></Node>
<StgValue><ssdm name="input_img_load_25"/></StgValue>
</operation>

<operation id="1205" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:5 %layer1_weights_25_addr = getelementptr i32 %layer1_weights_25, i64 0, i64 %k_25_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_25_addr"/></StgValue>
</operation>

<operation id="1206" st_id="327" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="7">
<![CDATA[
.split13:6 %layer1_weights_25_load = load i7 %layer1_weights_25_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_25_load"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="1207" st_id="328" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="7">
<![CDATA[
.split13:3 %input_img_load_25 = load i7 %input_img_addr_25

]]></Node>
<StgValue><ssdm name="input_img_load_25"/></StgValue>
</operation>

<operation id="1208" st_id="328" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="7">
<![CDATA[
.split13:6 %layer1_weights_25_load = load i7 %layer1_weights_25_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_25_load"/></StgValue>
</operation>

<operation id="1209" st_id="328" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split13:8 %icmp_ln12_25 = icmp_eq  i7 %add_ln10_25, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_25"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="1210" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32">
<![CDATA[
.split13:4 %bitcast_ln12_25 = bitcast i32 %input_img_load_25

]]></Node>
<StgValue><ssdm name="bitcast_ln12_25"/></StgValue>
</operation>

<operation id="1211" st_id="329" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13:7 %mul_24 = fmul i32 %bitcast_ln12_25, i32 %layer1_weights_25_load

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="1212" st_id="330" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13:7 %mul_24 = fmul i32 %bitcast_ln12_25, i32 %layer1_weights_25_load

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="1213" st_id="331" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13:7 %mul_24 = fmul i32 %bitcast_ln12_25, i32 %layer1_weights_25_load

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="1214" st_id="332" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13:7 %mul_24 = fmul i32 %bitcast_ln12_25, i32 %layer1_weights_25_load

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="1215" st_id="333" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split13:9 %sum_51 = facc i32 @_ssdm_op_FACC, i32 %mul_24, i1 %icmp_ln12_25

]]></Node>
<StgValue><ssdm name="sum_51"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="1216" st_id="334" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split13:9 %sum_51 = facc i32 @_ssdm_op_FACC, i32 %mul_24, i1 %icmp_ln12_25

]]></Node>
<StgValue><ssdm name="sum_51"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="1217" st_id="335" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split13:9 %sum_51 = facc i32 @_ssdm_op_FACC, i32 %mul_24, i1 %icmp_ln12_25

]]></Node>
<StgValue><ssdm name="sum_51"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="1218" st_id="336" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split13:9 %sum_51 = facc i32 @_ssdm_op_FACC, i32 %mul_24, i1 %icmp_ln12_25

]]></Node>
<StgValue><ssdm name="sum_51"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="1219" st_id="337" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split13:9 %sum_51 = facc i32 @_ssdm_op_FACC, i32 %mul_24, i1 %icmp_ln12_25

]]></Node>
<StgValue><ssdm name="sum_51"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="1220" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="1221" st_id="338" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split13:9 %sum_51 = facc i32 @_ssdm_op_FACC, i32 %mul_24, i1 %icmp_ln12_25

]]></Node>
<StgValue><ssdm name="sum_51"/></StgValue>
</operation>

<operation id="1222" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
.split13:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="1223" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_25 = getelementptr i32 %output_0, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="output_0_addr_25"/></StgValue>
</operation>

<operation id="1224" st_id="339" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_50, i5 %output_0_addr_25

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="1225" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="1226" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_26 = phi i7 %add_ln10_26, void %.split11, i7 0, void

]]></Node>
<StgValue><ssdm name="k_26"/></StgValue>
</operation>

<operation id="1227" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_52 = phi i32 %sum_53, void %.split11, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_52"/></StgValue>
</operation>

<operation id="1228" st_id="340" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_26 = add i7 %k_26, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_26"/></StgValue>
</operation>

<operation id="1229" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1230" st_id="340" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_26 = icmp_eq  i7 %k_26, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_26"/></StgValue>
</operation>

<operation id="1231" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="1232" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_26, void %.split11, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="1233" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="7">
<![CDATA[
.split11:0 %k_26_cast = zext i7 %k_26

]]></Node>
<StgValue><ssdm name="k_26_cast"/></StgValue>
</operation>

<operation id="1234" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:2 %input_img_addr_26 = getelementptr i32 %input_img, i64 0, i64 %k_26_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_26"/></StgValue>
</operation>

<operation id="1235" st_id="340" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="7">
<![CDATA[
.split11:3 %input_img_load_26 = load i7 %input_img_addr_26

]]></Node>
<StgValue><ssdm name="input_img_load_26"/></StgValue>
</operation>

<operation id="1236" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:5 %layer1_weights_26_addr = getelementptr i32 %layer1_weights_26, i64 0, i64 %k_26_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_26_addr"/></StgValue>
</operation>

<operation id="1237" st_id="340" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="7">
<![CDATA[
.split11:6 %layer1_weights_26_load = load i7 %layer1_weights_26_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_26_load"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="1238" st_id="341" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="7">
<![CDATA[
.split11:3 %input_img_load_26 = load i7 %input_img_addr_26

]]></Node>
<StgValue><ssdm name="input_img_load_26"/></StgValue>
</operation>

<operation id="1239" st_id="341" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="7">
<![CDATA[
.split11:6 %layer1_weights_26_load = load i7 %layer1_weights_26_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_26_load"/></StgValue>
</operation>

<operation id="1240" st_id="341" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split11:8 %icmp_ln12_26 = icmp_eq  i7 %add_ln10_26, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_26"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="1241" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32">
<![CDATA[
.split11:4 %bitcast_ln12_26 = bitcast i32 %input_img_load_26

]]></Node>
<StgValue><ssdm name="bitcast_ln12_26"/></StgValue>
</operation>

<operation id="1242" st_id="342" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:7 %mul_25 = fmul i32 %bitcast_ln12_26, i32 %layer1_weights_26_load

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="1243" st_id="343" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:7 %mul_25 = fmul i32 %bitcast_ln12_26, i32 %layer1_weights_26_load

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="1244" st_id="344" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:7 %mul_25 = fmul i32 %bitcast_ln12_26, i32 %layer1_weights_26_load

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="1245" st_id="345" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:7 %mul_25 = fmul i32 %bitcast_ln12_26, i32 %layer1_weights_26_load

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="1246" st_id="346" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split11:9 %sum_53 = facc i32 @_ssdm_op_FACC, i32 %mul_25, i1 %icmp_ln12_26

]]></Node>
<StgValue><ssdm name="sum_53"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="1247" st_id="347" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split11:9 %sum_53 = facc i32 @_ssdm_op_FACC, i32 %mul_25, i1 %icmp_ln12_26

]]></Node>
<StgValue><ssdm name="sum_53"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="1248" st_id="348" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split11:9 %sum_53 = facc i32 @_ssdm_op_FACC, i32 %mul_25, i1 %icmp_ln12_26

]]></Node>
<StgValue><ssdm name="sum_53"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="1249" st_id="349" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split11:9 %sum_53 = facc i32 @_ssdm_op_FACC, i32 %mul_25, i1 %icmp_ln12_26

]]></Node>
<StgValue><ssdm name="sum_53"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="1250" st_id="350" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split11:9 %sum_53 = facc i32 @_ssdm_op_FACC, i32 %mul_25, i1 %icmp_ln12_26

]]></Node>
<StgValue><ssdm name="sum_53"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="1251" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="1252" st_id="351" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split11:9 %sum_53 = facc i32 @_ssdm_op_FACC, i32 %mul_25, i1 %icmp_ln12_26

]]></Node>
<StgValue><ssdm name="sum_53"/></StgValue>
</operation>

<operation id="1253" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0">
<![CDATA[
.split11:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="1254" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_26 = getelementptr i32 %output_0, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="output_0_addr_26"/></StgValue>
</operation>

<operation id="1255" st_id="352" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_52, i5 %output_0_addr_26

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="1256" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="1257" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_27 = phi i7 %add_ln10_27, void %.split9, i7 0, void

]]></Node>
<StgValue><ssdm name="k_27"/></StgValue>
</operation>

<operation id="1258" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_54 = phi i32 %sum_55, void %.split9, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_54"/></StgValue>
</operation>

<operation id="1259" st_id="353" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_27 = add i7 %k_27, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_27"/></StgValue>
</operation>

<operation id="1260" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1261" st_id="353" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_27 = icmp_eq  i7 %k_27, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_27"/></StgValue>
</operation>

<operation id="1262" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="1263" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_27, void %.split9, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="1264" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="7">
<![CDATA[
.split9:0 %k_27_cast = zext i7 %k_27

]]></Node>
<StgValue><ssdm name="k_27_cast"/></StgValue>
</operation>

<operation id="1265" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:2 %input_img_addr_27 = getelementptr i32 %input_img, i64 0, i64 %k_27_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_27"/></StgValue>
</operation>

<operation id="1266" st_id="353" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="7">
<![CDATA[
.split9:3 %input_img_load_27 = load i7 %input_img_addr_27

]]></Node>
<StgValue><ssdm name="input_img_load_27"/></StgValue>
</operation>

<operation id="1267" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:5 %layer1_weights_27_addr = getelementptr i32 %layer1_weights_27, i64 0, i64 %k_27_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_27_addr"/></StgValue>
</operation>

<operation id="1268" st_id="353" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="7">
<![CDATA[
.split9:6 %layer1_weights_27_load = load i7 %layer1_weights_27_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_27_load"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="1269" st_id="354" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="7">
<![CDATA[
.split9:3 %input_img_load_27 = load i7 %input_img_addr_27

]]></Node>
<StgValue><ssdm name="input_img_load_27"/></StgValue>
</operation>

<operation id="1270" st_id="354" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="7">
<![CDATA[
.split9:6 %layer1_weights_27_load = load i7 %layer1_weights_27_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_27_load"/></StgValue>
</operation>

<operation id="1271" st_id="354" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split9:8 %icmp_ln12_27 = icmp_eq  i7 %add_ln10_27, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_27"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="1272" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32">
<![CDATA[
.split9:4 %bitcast_ln12_27 = bitcast i32 %input_img_load_27

]]></Node>
<StgValue><ssdm name="bitcast_ln12_27"/></StgValue>
</operation>

<operation id="1273" st_id="355" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9:7 %mul_26 = fmul i32 %bitcast_ln12_27, i32 %layer1_weights_27_load

]]></Node>
<StgValue><ssdm name="mul_26"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="1274" st_id="356" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9:7 %mul_26 = fmul i32 %bitcast_ln12_27, i32 %layer1_weights_27_load

]]></Node>
<StgValue><ssdm name="mul_26"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="1275" st_id="357" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9:7 %mul_26 = fmul i32 %bitcast_ln12_27, i32 %layer1_weights_27_load

]]></Node>
<StgValue><ssdm name="mul_26"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="1276" st_id="358" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9:7 %mul_26 = fmul i32 %bitcast_ln12_27, i32 %layer1_weights_27_load

]]></Node>
<StgValue><ssdm name="mul_26"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="1277" st_id="359" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split9:9 %sum_55 = facc i32 @_ssdm_op_FACC, i32 %mul_26, i1 %icmp_ln12_27

]]></Node>
<StgValue><ssdm name="sum_55"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="1278" st_id="360" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split9:9 %sum_55 = facc i32 @_ssdm_op_FACC, i32 %mul_26, i1 %icmp_ln12_27

]]></Node>
<StgValue><ssdm name="sum_55"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="1279" st_id="361" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split9:9 %sum_55 = facc i32 @_ssdm_op_FACC, i32 %mul_26, i1 %icmp_ln12_27

]]></Node>
<StgValue><ssdm name="sum_55"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="1280" st_id="362" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split9:9 %sum_55 = facc i32 @_ssdm_op_FACC, i32 %mul_26, i1 %icmp_ln12_27

]]></Node>
<StgValue><ssdm name="sum_55"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="1281" st_id="363" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split9:9 %sum_55 = facc i32 @_ssdm_op_FACC, i32 %mul_26, i1 %icmp_ln12_27

]]></Node>
<StgValue><ssdm name="sum_55"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="1282" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="1283" st_id="364" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split9:9 %sum_55 = facc i32 @_ssdm_op_FACC, i32 %mul_26, i1 %icmp_ln12_27

]]></Node>
<StgValue><ssdm name="sum_55"/></StgValue>
</operation>

<operation id="1284" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
.split9:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="1285" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_27 = getelementptr i32 %output_0, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="output_0_addr_27"/></StgValue>
</operation>

<operation id="1286" st_id="365" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_54, i5 %output_0_addr_27

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="1287" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="1288" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_28 = phi i7 %add_ln10_28, void %.split7, i7 0, void

]]></Node>
<StgValue><ssdm name="k_28"/></StgValue>
</operation>

<operation id="1289" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_56 = phi i32 %sum_57, void %.split7, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_56"/></StgValue>
</operation>

<operation id="1290" st_id="366" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_28 = add i7 %k_28, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_28"/></StgValue>
</operation>

<operation id="1291" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1292" st_id="366" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_28 = icmp_eq  i7 %k_28, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_28"/></StgValue>
</operation>

<operation id="1293" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="1294" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_28, void %.split7, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="1295" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="7">
<![CDATA[
.split7:0 %k_28_cast = zext i7 %k_28

]]></Node>
<StgValue><ssdm name="k_28_cast"/></StgValue>
</operation>

<operation id="1296" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:2 %input_img_addr_28 = getelementptr i32 %input_img, i64 0, i64 %k_28_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_28"/></StgValue>
</operation>

<operation id="1297" st_id="366" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="7">
<![CDATA[
.split7:3 %input_img_load_28 = load i7 %input_img_addr_28

]]></Node>
<StgValue><ssdm name="input_img_load_28"/></StgValue>
</operation>

<operation id="1298" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:5 %layer1_weights_28_addr = getelementptr i32 %layer1_weights_28, i64 0, i64 %k_28_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_28_addr"/></StgValue>
</operation>

<operation id="1299" st_id="366" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="7">
<![CDATA[
.split7:6 %layer1_weights_28_load = load i7 %layer1_weights_28_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_28_load"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="1300" st_id="367" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="7">
<![CDATA[
.split7:3 %input_img_load_28 = load i7 %input_img_addr_28

]]></Node>
<StgValue><ssdm name="input_img_load_28"/></StgValue>
</operation>

<operation id="1301" st_id="367" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="7">
<![CDATA[
.split7:6 %layer1_weights_28_load = load i7 %layer1_weights_28_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_28_load"/></StgValue>
</operation>

<operation id="1302" st_id="367" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split7:8 %icmp_ln12_28 = icmp_eq  i7 %add_ln10_28, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_28"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="1303" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32">
<![CDATA[
.split7:4 %bitcast_ln12_28 = bitcast i32 %input_img_load_28

]]></Node>
<StgValue><ssdm name="bitcast_ln12_28"/></StgValue>
</operation>

<operation id="1304" st_id="368" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:7 %mul_27 = fmul i32 %bitcast_ln12_28, i32 %layer1_weights_28_load

]]></Node>
<StgValue><ssdm name="mul_27"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="1305" st_id="369" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:7 %mul_27 = fmul i32 %bitcast_ln12_28, i32 %layer1_weights_28_load

]]></Node>
<StgValue><ssdm name="mul_27"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="1306" st_id="370" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:7 %mul_27 = fmul i32 %bitcast_ln12_28, i32 %layer1_weights_28_load

]]></Node>
<StgValue><ssdm name="mul_27"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="1307" st_id="371" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:7 %mul_27 = fmul i32 %bitcast_ln12_28, i32 %layer1_weights_28_load

]]></Node>
<StgValue><ssdm name="mul_27"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="1308" st_id="372" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split7:9 %sum_57 = facc i32 @_ssdm_op_FACC, i32 %mul_27, i1 %icmp_ln12_28

]]></Node>
<StgValue><ssdm name="sum_57"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="1309" st_id="373" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split7:9 %sum_57 = facc i32 @_ssdm_op_FACC, i32 %mul_27, i1 %icmp_ln12_28

]]></Node>
<StgValue><ssdm name="sum_57"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="1310" st_id="374" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split7:9 %sum_57 = facc i32 @_ssdm_op_FACC, i32 %mul_27, i1 %icmp_ln12_28

]]></Node>
<StgValue><ssdm name="sum_57"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="1311" st_id="375" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split7:9 %sum_57 = facc i32 @_ssdm_op_FACC, i32 %mul_27, i1 %icmp_ln12_28

]]></Node>
<StgValue><ssdm name="sum_57"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="1312" st_id="376" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split7:9 %sum_57 = facc i32 @_ssdm_op_FACC, i32 %mul_27, i1 %icmp_ln12_28

]]></Node>
<StgValue><ssdm name="sum_57"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="1313" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="1314" st_id="377" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split7:9 %sum_57 = facc i32 @_ssdm_op_FACC, i32 %mul_27, i1 %icmp_ln12_28

]]></Node>
<StgValue><ssdm name="sum_57"/></StgValue>
</operation>

<operation id="1315" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
.split7:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="1316" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_28 = getelementptr i32 %output_0, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="output_0_addr_28"/></StgValue>
</operation>

<operation id="1317" st_id="378" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_56, i5 %output_0_addr_28

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="1318" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="1319" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_29 = phi i7 %add_ln10_29, void %.split5, i7 0, void

]]></Node>
<StgValue><ssdm name="k_29"/></StgValue>
</operation>

<operation id="1320" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_58 = phi i32 %sum_59, void %.split5, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_58"/></StgValue>
</operation>

<operation id="1321" st_id="379" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_29 = add i7 %k_29, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_29"/></StgValue>
</operation>

<operation id="1322" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1323" st_id="379" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_29 = icmp_eq  i7 %k_29, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_29"/></StgValue>
</operation>

<operation id="1324" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="1325" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_29, void %.split5, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="1326" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="7">
<![CDATA[
.split5:0 %k_29_cast = zext i7 %k_29

]]></Node>
<StgValue><ssdm name="k_29_cast"/></StgValue>
</operation>

<operation id="1327" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:2 %input_img_addr_29 = getelementptr i32 %input_img, i64 0, i64 %k_29_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_29"/></StgValue>
</operation>

<operation id="1328" st_id="379" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="7">
<![CDATA[
.split5:3 %input_img_load_29 = load i7 %input_img_addr_29

]]></Node>
<StgValue><ssdm name="input_img_load_29"/></StgValue>
</operation>

<operation id="1329" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:5 %layer1_weights_29_addr = getelementptr i32 %layer1_weights_29, i64 0, i64 %k_29_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_29_addr"/></StgValue>
</operation>

<operation id="1330" st_id="379" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="7">
<![CDATA[
.split5:6 %layer1_weights_29_load = load i7 %layer1_weights_29_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_29_load"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="1331" st_id="380" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="7">
<![CDATA[
.split5:3 %input_img_load_29 = load i7 %input_img_addr_29

]]></Node>
<StgValue><ssdm name="input_img_load_29"/></StgValue>
</operation>

<operation id="1332" st_id="380" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="7">
<![CDATA[
.split5:6 %layer1_weights_29_load = load i7 %layer1_weights_29_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_29_load"/></StgValue>
</operation>

<operation id="1333" st_id="380" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split5:8 %icmp_ln12_29 = icmp_eq  i7 %add_ln10_29, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_29"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="1334" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32">
<![CDATA[
.split5:4 %bitcast_ln12_29 = bitcast i32 %input_img_load_29

]]></Node>
<StgValue><ssdm name="bitcast_ln12_29"/></StgValue>
</operation>

<operation id="1335" st_id="381" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:7 %mul_28 = fmul i32 %bitcast_ln12_29, i32 %layer1_weights_29_load

]]></Node>
<StgValue><ssdm name="mul_28"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="1336" st_id="382" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:7 %mul_28 = fmul i32 %bitcast_ln12_29, i32 %layer1_weights_29_load

]]></Node>
<StgValue><ssdm name="mul_28"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="1337" st_id="383" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:7 %mul_28 = fmul i32 %bitcast_ln12_29, i32 %layer1_weights_29_load

]]></Node>
<StgValue><ssdm name="mul_28"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="1338" st_id="384" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:7 %mul_28 = fmul i32 %bitcast_ln12_29, i32 %layer1_weights_29_load

]]></Node>
<StgValue><ssdm name="mul_28"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="1339" st_id="385" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split5:9 %sum_59 = facc i32 @_ssdm_op_FACC, i32 %mul_28, i1 %icmp_ln12_29

]]></Node>
<StgValue><ssdm name="sum_59"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="1340" st_id="386" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split5:9 %sum_59 = facc i32 @_ssdm_op_FACC, i32 %mul_28, i1 %icmp_ln12_29

]]></Node>
<StgValue><ssdm name="sum_59"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="1341" st_id="387" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split5:9 %sum_59 = facc i32 @_ssdm_op_FACC, i32 %mul_28, i1 %icmp_ln12_29

]]></Node>
<StgValue><ssdm name="sum_59"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="1342" st_id="388" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split5:9 %sum_59 = facc i32 @_ssdm_op_FACC, i32 %mul_28, i1 %icmp_ln12_29

]]></Node>
<StgValue><ssdm name="sum_59"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="1343" st_id="389" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split5:9 %sum_59 = facc i32 @_ssdm_op_FACC, i32 %mul_28, i1 %icmp_ln12_29

]]></Node>
<StgValue><ssdm name="sum_59"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="1344" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="1345" st_id="390" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split5:9 %sum_59 = facc i32 @_ssdm_op_FACC, i32 %mul_28, i1 %icmp_ln12_29

]]></Node>
<StgValue><ssdm name="sum_59"/></StgValue>
</operation>

<operation id="1346" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
.split5:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="1347" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_29 = getelementptr i32 %output_0, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="output_0_addr_29"/></StgValue>
</operation>

<operation id="1348" st_id="391" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_58, i5 %output_0_addr_29

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="1349" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="1350" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_30 = phi i7 %add_ln10_30, void %.split2, i7 0, void

]]></Node>
<StgValue><ssdm name="k_30"/></StgValue>
</operation>

<operation id="1351" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_60 = phi i32 %sum_61, void %.split2, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_60"/></StgValue>
</operation>

<operation id="1352" st_id="392" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_30 = add i7 %k_30, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_30"/></StgValue>
</operation>

<operation id="1353" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1354" st_id="392" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_30 = icmp_eq  i7 %k_30, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_30"/></StgValue>
</operation>

<operation id="1355" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="1356" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_30, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="1357" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="7">
<![CDATA[
.split2:0 %k_30_cast = zext i7 %k_30

]]></Node>
<StgValue><ssdm name="k_30_cast"/></StgValue>
</operation>

<operation id="1358" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:2 %input_img_addr_30 = getelementptr i32 %input_img, i64 0, i64 %k_30_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_30"/></StgValue>
</operation>

<operation id="1359" st_id="392" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="7">
<![CDATA[
.split2:3 %input_img_load_30 = load i7 %input_img_addr_30

]]></Node>
<StgValue><ssdm name="input_img_load_30"/></StgValue>
</operation>

<operation id="1360" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:5 %layer1_weights_30_addr = getelementptr i32 %layer1_weights_30, i64 0, i64 %k_30_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_30_addr"/></StgValue>
</operation>

<operation id="1361" st_id="392" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="7">
<![CDATA[
.split2:6 %layer1_weights_30_load = load i7 %layer1_weights_30_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_30_load"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="1362" st_id="393" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="7">
<![CDATA[
.split2:3 %input_img_load_30 = load i7 %input_img_addr_30

]]></Node>
<StgValue><ssdm name="input_img_load_30"/></StgValue>
</operation>

<operation id="1363" st_id="393" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="7">
<![CDATA[
.split2:6 %layer1_weights_30_load = load i7 %layer1_weights_30_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_30_load"/></StgValue>
</operation>

<operation id="1364" st_id="393" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:8 %icmp_ln12_30 = icmp_eq  i7 %add_ln10_30, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_30"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="1365" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32">
<![CDATA[
.split2:4 %bitcast_ln12_30 = bitcast i32 %input_img_load_30

]]></Node>
<StgValue><ssdm name="bitcast_ln12_30"/></StgValue>
</operation>

<operation id="1366" st_id="394" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:7 %mul_29 = fmul i32 %bitcast_ln12_30, i32 %layer1_weights_30_load

]]></Node>
<StgValue><ssdm name="mul_29"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="1367" st_id="395" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:7 %mul_29 = fmul i32 %bitcast_ln12_30, i32 %layer1_weights_30_load

]]></Node>
<StgValue><ssdm name="mul_29"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="1368" st_id="396" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:7 %mul_29 = fmul i32 %bitcast_ln12_30, i32 %layer1_weights_30_load

]]></Node>
<StgValue><ssdm name="mul_29"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="1369" st_id="397" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:7 %mul_29 = fmul i32 %bitcast_ln12_30, i32 %layer1_weights_30_load

]]></Node>
<StgValue><ssdm name="mul_29"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="1370" st_id="398" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split2:9 %sum_61 = facc i32 @_ssdm_op_FACC, i32 %mul_29, i1 %icmp_ln12_30

]]></Node>
<StgValue><ssdm name="sum_61"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="1371" st_id="399" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split2:9 %sum_61 = facc i32 @_ssdm_op_FACC, i32 %mul_29, i1 %icmp_ln12_30

]]></Node>
<StgValue><ssdm name="sum_61"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="1372" st_id="400" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split2:9 %sum_61 = facc i32 @_ssdm_op_FACC, i32 %mul_29, i1 %icmp_ln12_30

]]></Node>
<StgValue><ssdm name="sum_61"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="1373" st_id="401" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split2:9 %sum_61 = facc i32 @_ssdm_op_FACC, i32 %mul_29, i1 %icmp_ln12_30

]]></Node>
<StgValue><ssdm name="sum_61"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="1374" st_id="402" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split2:9 %sum_61 = facc i32 @_ssdm_op_FACC, i32 %mul_29, i1 %icmp_ln12_30

]]></Node>
<StgValue><ssdm name="sum_61"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="1375" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="1376" st_id="403" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split2:9 %sum_61 = facc i32 @_ssdm_op_FACC, i32 %mul_29, i1 %icmp_ln12_30

]]></Node>
<StgValue><ssdm name="sum_61"/></StgValue>
</operation>

<operation id="1377" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
.split2:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="1378" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_30 = getelementptr i32 %output_0, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="output_0_addr_30"/></StgValue>
</operation>

<operation id="1379" st_id="404" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_60, i5 %output_0_addr_30

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="1380" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="1381" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k_31 = phi i7 %add_ln10_31, void %.split, i7 0, void

]]></Node>
<StgValue><ssdm name="k_31"/></StgValue>
</operation>

<operation id="1382" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_62 = phi i32 %sum_63, void %.split, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_62"/></StgValue>
</operation>

<operation id="1383" st_id="405" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln10_31 = add i7 %k_31, i7 1

]]></Node>
<StgValue><ssdm name="add_ln10_31"/></StgValue>
</operation>

<operation id="1384" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1385" st_id="405" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln10_31 = icmp_eq  i7 %k_31, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln10_31"/></StgValue>
</operation>

<operation id="1386" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="1387" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10_31, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="1388" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="7">
<![CDATA[
.split:0 %k_31_cast = zext i7 %k_31

]]></Node>
<StgValue><ssdm name="k_31_cast"/></StgValue>
</operation>

<operation id="1389" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %input_img_addr_31 = getelementptr i32 %input_img, i64 0, i64 %k_31_cast

]]></Node>
<StgValue><ssdm name="input_img_addr_31"/></StgValue>
</operation>

<operation id="1390" st_id="405" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="7">
<![CDATA[
.split:3 %input_img_load_31 = load i7 %input_img_addr_31

]]></Node>
<StgValue><ssdm name="input_img_load_31"/></StgValue>
</operation>

<operation id="1391" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %layer1_weights_31_addr = getelementptr i32 %layer1_weights_31, i64 0, i64 %k_31_cast

]]></Node>
<StgValue><ssdm name="layer1_weights_31_addr"/></StgValue>
</operation>

<operation id="1392" st_id="405" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="7">
<![CDATA[
.split:6 %layer1_weights_31_load = load i7 %layer1_weights_31_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_31_load"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="1393" st_id="406" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="7">
<![CDATA[
.split:3 %input_img_load_31 = load i7 %input_img_addr_31

]]></Node>
<StgValue><ssdm name="input_img_load_31"/></StgValue>
</operation>

<operation id="1394" st_id="406" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="7">
<![CDATA[
.split:6 %layer1_weights_31_load = load i7 %layer1_weights_31_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_31_load"/></StgValue>
</operation>

<operation id="1395" st_id="406" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:8 %icmp_ln12_31 = icmp_eq  i7 %add_ln10_31, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln12_31"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="1396" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32">
<![CDATA[
.split:4 %bitcast_ln12_31 = bitcast i32 %input_img_load_31

]]></Node>
<StgValue><ssdm name="bitcast_ln12_31"/></StgValue>
</operation>

<operation id="1397" st_id="407" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %mul_30 = fmul i32 %bitcast_ln12_31, i32 %layer1_weights_31_load

]]></Node>
<StgValue><ssdm name="mul_30"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="1398" st_id="408" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %mul_30 = fmul i32 %bitcast_ln12_31, i32 %layer1_weights_31_load

]]></Node>
<StgValue><ssdm name="mul_30"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="1399" st_id="409" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %mul_30 = fmul i32 %bitcast_ln12_31, i32 %layer1_weights_31_load

]]></Node>
<StgValue><ssdm name="mul_30"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="1400" st_id="410" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %mul_30 = fmul i32 %bitcast_ln12_31, i32 %layer1_weights_31_load

]]></Node>
<StgValue><ssdm name="mul_30"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="1401" st_id="411" stage="6" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split:9 %sum_63 = facc i32 @_ssdm_op_FACC, i32 %mul_30, i1 %icmp_ln12_31

]]></Node>
<StgValue><ssdm name="sum_63"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="1402" st_id="412" stage="5" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split:9 %sum_63 = facc i32 @_ssdm_op_FACC, i32 %mul_30, i1 %icmp_ln12_31

]]></Node>
<StgValue><ssdm name="sum_63"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="1403" st_id="413" stage="4" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split:9 %sum_63 = facc i32 @_ssdm_op_FACC, i32 %mul_30, i1 %icmp_ln12_31

]]></Node>
<StgValue><ssdm name="sum_63"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="1404" st_id="414" stage="3" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split:9 %sum_63 = facc i32 @_ssdm_op_FACC, i32 %mul_30, i1 %icmp_ln12_31

]]></Node>
<StgValue><ssdm name="sum_63"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="1405" st_id="415" stage="2" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split:9 %sum_63 = facc i32 @_ssdm_op_FACC, i32 %mul_30, i1 %icmp_ln12_31

]]></Node>
<StgValue><ssdm name="sum_63"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="1406" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="1407" st_id="416" stage="1" lat="6">
<core>FAcc_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split:9 %sum_63 = facc i32 @_ssdm_op_FACC, i32 %mul_30, i1 %icmp_ln12_31

]]></Node>
<StgValue><ssdm name="sum_63"/></StgValue>
</operation>

<operation id="1408" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
.split:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="1409" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_31 = getelementptr i32 %output_0, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="output_0_addr_31"/></StgValue>
</operation>

<operation id="1410" st_id="417" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln14 = store i32 %sum_62, i5 %output_0_addr_31

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="1411" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0">
<![CDATA[
:2 %ret_ln17 = ret

]]></Node>
<StgValue><ssdm name="ret_ln17"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
