library IEEE;
use IEEE.Std_Logic_1164.all;

entity decod7segJogo is
port (C: in std_logic_vector(1 downto 0);
		F: out std_logic_vector(7 downto 0)
);
end decod7segJogo;

architecture arqDecodJogo of decod7segJogo is
begin
	F <= 	"00" when C = "1000000" else
			"01" when C = "1111001" else
			"10" when C = "0100100" else
		   "11"
			
											
end arqDecodJogo;