git clone --depth 1 --no-tags https://github.com/va7deo/TerraCresta.git f:/verilog_sva_gh_scraper/data/full_repos/477132127
git clone --depth 1 --no-tags https://github.com/pulp-platform/gpio.git f:/verilog_sva_gh_scraper/data/full_repos/481495853
git clone --depth 1 --no-tags https://github.com/wshenyi/EECS-470-FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/486741195
git clone --depth 1 --no-tags https://github.com/mtabini/G76-Mini.git f:/verilog_sva_gh_scraper/data/full_repos/477211357
git clone --depth 1 --no-tags https://github.com/mahmutefil/AXI2APB-Bridge-Design-and-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/480245358
git clone --depth 1 --no-tags https://github.com/jopdorp/MiSTer-Discrete.git f:/verilog_sva_gh_scraper/data/full_repos/480119809
git clone --depth 1 --no-tags https://github.com/mbits-mirafra/pulpino__spi_master__subsystem_verification.git f:/verilog_sva_gh_scraper/data/full_repos/484030086
git clone --depth 1 --no-tags https://github.com/Hazem-ali/SystemVerilog-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/487509655
git clone --depth 1 --no-tags https://github.com/Nimausfi/UVM_RAL_DMA.git f:/verilog_sva_gh_scraper/data/full_repos/489525057
git clone --depth 1 --no-tags https://github.com/TrymenT-AlphA/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/467907529
git clone --depth 1 --no-tags https://github.com/mbits-mirafra/spi_avip.git f:/verilog_sva_gh_scraper/data/full_repos/484028328
git clone --depth 1 --no-tags https://github.com/CompuSAR/Apple2plus.git f:/verilog_sva_gh_scraper/data/full_repos/489558579
git clone --depth 1 --no-tags https://github.com/PhigentRobotics/Phigent_Heimdallr.git f:/verilog_sva_gh_scraper/data/full_repos/472676378
git clone --depth 1 --no-tags https://github.com/QianfengClarkShen/Tbps_CRC.git f:/verilog_sva_gh_scraper/data/full_repos/468122441
git clone --depth 1 --no-tags https://github.com/guanzetong/OoO_processor.git f:/verilog_sva_gh_scraper/data/full_repos/484866753
git clone --depth 1 --no-tags https://github.com/amichai-bd/CPUGarageChallenge.git f:/verilog_sva_gh_scraper/data/full_repos/474438309
git clone --depth 1 --no-tags https://github.com/sandy30538/NTUEE-DCLAB-Materials.git f:/verilog_sva_gh_scraper/data/full_repos/486441484
git clone --depth 1 --no-tags https://github.com/krallis/Game_Of_Life_A_Hardware_Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/480076793
git clone --depth 1 --no-tags https://github.com/YanWQ-monad/SUSTech_CS207_Project-Tangram.git f:/verilog_sva_gh_scraper/data/full_repos/487925865
git clone --depth 1 --no-tags https://github.com/LinkZyy/fpga_puf_axi.git f:/verilog_sva_gh_scraper/data/full_repos/483982922
git clone --depth 1 --no-tags https://github.com/merledu/verification_training.git f:/verilog_sva_gh_scraper/data/full_repos/469718323
git clone --depth 1 --no-tags https://github.com/saweraxahra/AHB-lite-Verification-in-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/476222840
git clone --depth 1 --no-tags https://github.com/WajahatRiaz/Simple-Memory-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/485159656
git clone --depth 1 --no-tags https://github.com/fvutils/uvmf-full.git f:/verilog_sva_gh_scraper/data/full_repos/476824392
git clone --depth 1 --no-tags https://github.com/MohamedAli25/APB-Agent.git f:/verilog_sva_gh_scraper/data/full_repos/468821766
git clone --depth 1 --no-tags https://github.com/jayhusemi/ravenoc.git f:/verilog_sva_gh_scraper/data/full_repos/488410687
git clone --depth 1 --no-tags https://github.com/mbits-mirafra/pulpino__spi_master__ip_verification.git f:/verilog_sva_gh_scraper/data/full_repos/484029476
git clone --depth 1 --no-tags https://github.com/SokesFly/ICdesign.git f:/verilog_sva_gh_scraper/data/full_repos/468311353
git clone --depth 1 --no-tags https://github.com/cicero884/homework_judge.git f:/verilog_sva_gh_scraper/data/full_repos/483135169
git clone --depth 1 --no-tags https://github.com/ZXMicroJack/amstrad-cpc.git f:/verilog_sva_gh_scraper/data/full_repos/477479182
git clone --depth 1 --no-tags https://github.com/Ashwin-Rajesh/Cordic_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/466952625
git clone --depth 1 --no-tags https://github.com/techylax/healthmonitorsystem.git f:/verilog_sva_gh_scraper/data/full_repos/488216983
git clone --depth 1 --no-tags https://github.com/hassankhairi/SHA256-Hashing.git f:/verilog_sva_gh_scraper/data/full_repos/469946097
git clone --depth 1 --no-tags https://github.com/SrikarVanavasam/systolic-array.git f:/verilog_sva_gh_scraper/data/full_repos/485511373
git clone --depth 1 --no-tags https://github.com/WeikangQiao/TopSort.git f:/verilog_sva_gh_scraper/data/full_repos/473038662
git clone --depth 1 --no-tags https://github.com/kirkster96/VerilogTutorials.git f:/verilog_sva_gh_scraper/data/full_repos/486007744
git clone --depth 1 --no-tags https://github.com/YeuzhiHere/AHB-Lite-VIP.git f:/verilog_sva_gh_scraper/data/full_repos/466830868
git clone --depth 1 --no-tags https://github.com/amrfatouh/digital-verification-codes.git f:/verilog_sva_gh_scraper/data/full_repos/467690155
git clone --depth 1 --no-tags https://github.com/facebookexperimental/fnob.git f:/verilog_sva_gh_scraper/data/full_repos/468221745
git clone --depth 1 --no-tags https://github.com/Nikola2444/RISC-V-vector-processor.git f:/verilog_sva_gh_scraper/data/full_repos/471417975
git clone --depth 1 --no-tags https://github.com/MarleyLobao/UVM_calculator.git f:/verilog_sva_gh_scraper/data/full_repos/475424449
git clone --depth 1 --no-tags https://github.com/JochiSt/AI_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/475894943
git clone --depth 1 --no-tags https://github.com/Taybaa/2021-MS-EE-49.git f:/verilog_sva_gh_scraper/data/full_repos/476007709
git clone --depth 1 --no-tags https://github.com/Braalfa/VectorizedCPU.git f:/verilog_sva_gh_scraper/data/full_repos/482044611
git clone --depth 1 --no-tags https://github.com/dywsjtu/2-Way-Superscalar-P6-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/482608597
git clone --depth 1 --no-tags https://github.com/kopylovvasily/5G_Polar_Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/478757260
git clone --depth 1 --no-tags https://github.com/UDXS/e260c_adpcm.git f:/verilog_sva_gh_scraper/data/full_repos/485586454
git clone --depth 1 --no-tags https://github.com/Minz9/SNN-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/485858752
git clone --depth 1 --no-tags https://github.com/ShaheerSajid/RISCV-Compliant-Divider.git f:/verilog_sva_gh_scraper/data/full_repos/485963097
git clone --depth 1 --no-tags https://github.com/xiongrob/EECS470_final_proj.git f:/verilog_sva_gh_scraper/data/full_repos/468962580
git clone --depth 1 --no-tags https://github.com/Italiant/ELEC4720.git f:/verilog_sva_gh_scraper/data/full_repos/474185172
git clone --depth 1 --no-tags https://github.com/EHammer98/BESJ-Basys3.git f:/verilog_sva_gh_scraper/data/full_repos/468359988
git clone --depth 1 --no-tags https://github.com/mahmutefil/APB-Slave-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/467072641
git clone --depth 1 --no-tags https://github.com/Vu-Gia-Khiem/I2C.git f:/verilog_sva_gh_scraper/data/full_repos/478884409
git clone --depth 1 --no-tags https://github.com/ShaheerSajid/SM4-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/485963448
git clone --depth 1 --no-tags https://github.com/312hzeng/FPGA_Pacman.git f:/verilog_sva_gh_scraper/data/full_repos/489551340
git clone --depth 1 --no-tags https://github.com/shawn110285/soc_ip.git f:/verilog_sva_gh_scraper/data/full_repos/479646426
git clone --depth 1 --no-tags https://github.com/Muhammad-Zohaib-Arshad/AMBA-AHB-Lite-Protocol-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/476347572
git clone --depth 1 --no-tags https://github.com/sfmth/basic-computer.git f:/verilog_sva_gh_scraper/data/full_repos/491017172
git clone --depth 1 --no-tags https://github.com/ekonwang/MIPS-CPU-yikun.git f:/verilog_sva_gh_scraper/data/full_repos/470939788
git clone --depth 1 --no-tags https://github.com/v1s10n-1/SPI-Module-in-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/472389924
git clone --depth 1 --no-tags https://github.com/weisrc/nesv.git f:/verilog_sva_gh_scraper/data/full_repos/479899878
git clone --depth 1 --no-tags https://github.com/chirpdx/Bids22.git f:/verilog_sva_gh_scraper/data/full_repos/478659238
git clone --depth 1 --no-tags https://github.com/frymire/fsm-kc-705.git f:/verilog_sva_gh_scraper/data/full_repos/479535516
git clone --depth 1 --no-tags https://github.com/LispEngineer/symbolics-console-kbdm.git f:/verilog_sva_gh_scraper/data/full_repos/489827304
git clone --depth 1 --no-tags https://github.com/lild4d4/usm_microcontroller_v1.git f:/verilog_sva_gh_scraper/data/full_repos/471190750
git clone --depth 1 --no-tags https://github.com/geoneill12/zig-zag.git f:/verilog_sva_gh_scraper/data/full_repos/471555338
git clone --depth 1 --no-tags https://github.com/Minahil-Naveed/AHB-LITE-Interface-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/476252369
git clone --depth 1 --no-tags https://github.com/charlotte-mu/ICC2020_univ.git f:/verilog_sva_gh_scraper/data/full_repos/476236684
git clone --depth 1 --no-tags https://github.com/Rana-Yehya/Simple-ALU-design-and-UVM-verfication.git f:/verilog_sva_gh_scraper/data/full_repos/481203651
git clone --depth 1 --no-tags https://github.com/archanakatariya/AHB-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/488165725
git clone --depth 1 --no-tags https://github.com/devanshi-jain/max_finder.git f:/verilog_sva_gh_scraper/data/full_repos/487033763
git clone --depth 1 --no-tags https://github.com/OmarAbdelSamea/system-verilog-scoreboard.git f:/verilog_sva_gh_scraper/data/full_repos/482070557
git clone --depth 1 --no-tags https://github.com/Soultopia/Heimdallr.git f:/verilog_sva_gh_scraper/data/full_repos/471574454
git clone --depth 1 --no-tags https://github.com/Marcuss2/crabriscv.git f:/verilog_sva_gh_scraper/data/full_repos/472689754
git clone --depth 1 --no-tags https://github.com/31shal/uvm-config-db-usage-in-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/475760018
git clone --depth 1 --no-tags https://github.com/lild4d4/cpu_usm_v1.git f:/verilog_sva_gh_scraper/data/full_repos/470699236
git clone --depth 1 --no-tags https://github.com/pulp-platform/pulp-io.git f:/verilog_sva_gh_scraper/data/full_repos/481376872
git clone --depth 1 --no-tags https://github.com/Starrynightzyq/my-uvm-demo.git f:/verilog_sva_gh_scraper/data/full_repos/490667530
git clone --depth 1 --no-tags https://github.com/giacomovitangeli/light-hash-aes-sbox.git f:/verilog_sva_gh_scraper/data/full_repos/488133942
git clone --depth 1 --no-tags https://github.com/XingJiangFelix/picoMIPS_SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/489102695
git clone --depth 1 --no-tags https://github.com/jideoyelayo1/PongGameVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/477021760
git clone --depth 1 --no-tags https://github.com/xue59/ECE437-MIPS-CPU-Project.git f:/verilog_sva_gh_scraper/data/full_repos/485578322
git clone --depth 1 --no-tags https://github.com/robfinch/BlackWidow.git f:/verilog_sva_gh_scraper/data/full_repos/484413590
git clone --depth 1 --no-tags https://github.com/tyleryouk/decodersandencoders.git f:/verilog_sva_gh_scraper/data/full_repos/488057924
git clone --depth 1 --no-tags https://github.com/RevanthNandamuri1341b0/APB_SLAVE-Verification-Environment.git f:/verilog_sva_gh_scraper/data/full_repos/469116466
git clone --depth 1 --no-tags https://github.com/2019-MSEE-40/Verification-of-AHB-Lite-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/475836661
git clone --depth 1 --no-tags https://github.com/Ghilga/projeto-cci2-az80.git f:/verilog_sva_gh_scraper/data/full_repos/477923109
git clone --depth 1 --no-tags https://github.com/gggmmm/minmax.git f:/verilog_sva_gh_scraper/data/full_repos/471980499
git clone --depth 1 --no-tags https://github.com/Nimausfi/UVM_TB_RAM.git f:/verilog_sva_gh_scraper/data/full_repos/488335628
git clone --depth 1 --no-tags https://github.com/wjy99-c/HFuzz.git f:/verilog_sva_gh_scraper/data/full_repos/490457918
git clone --depth 1 --no-tags https://github.com/WilsonHWS159/2022Digital_IC_design.git f:/verilog_sva_gh_scraper/data/full_repos/477110656
git clone --depth 1 --no-tags https://github.com/PrashanthHC16/RISCV-Vector-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/480073508
git clone --depth 1 --no-tags https://github.com/luisjo81/CE4301-ProyectoGrupal1.git f:/verilog_sva_gh_scraper/data/full_repos/485568463
git clone --depth 1 --no-tags https://github.com/SerLippo/sl_apb_vip.git f:/verilog_sva_gh_scraper/data/full_repos/484263184
git clone --depth 1 --no-tags https://github.com/ahmed192a/Digital-Verification-.git f:/verilog_sva_gh_scraper/data/full_repos/480893318
git clone --depth 1 --no-tags https://github.com/redchenjs/axi_video_gen.git f:/verilog_sva_gh_scraper/data/full_repos/477242732
git clone --depth 1 --no-tags https://github.com/GCET231/fpga_labs_21_2.git f:/verilog_sva_gh_scraper/data/full_repos/477955211
git clone --depth 1 --no-tags https://github.com/leoqiao18/pacman.git f:/verilog_sva_gh_scraper/data/full_repos/479487445
git clone --depth 1 --no-tags https://github.com/oliuba/Monte-Carlo-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/486313369
